## TRAQ

Reference Manual

## Proprietary Statement

Notice is hereby given that all data contained in, revealed by, or shown on this document, whether a drawing or other writing, is proprietary and belongs to DSP TECHNOLOGY INC., Fremont, California. It is furnished and received in confidence solely for information purposes or procurement of the product to which it relates. Neither the document nor any information/data contained in it shall be used for any other purpose or duplicated or disclosed in whole or in part to anyone else without the prior written authorization of DSP TECHNOLOGY INC. in each instance. If such written authorization be given by DSPT, any disclosure or revelation by the recipient to anyone else shall be accompanied by a written statement incorporating the language and contents of this legend.

## Table of Contents

Section 1 TRAQ System ..... 1
System Description ..... 1...
TRAQ Controllers. ..... 2...
TRAQ Memories ..... 3.
Analog-To-Digital Converters ..... 4..
Digital-to-Digital Converters ..... 5...
Typical TRAQ Configurations. ..... 5...
TRAQ Current and Power Requirements. ..... 6.
TRAQ Installation ..... 7....
System Interconnections ..... 7...
Section 24012 and 4032 TRAQ Controllers ..... 11
General Description ..... 11..
Model 4012P and Model 4032P ..... 12.
Models 4012 and 4032 Differences ..... 13
System Diagnostics ..... 13.
Section 3 Front Panel Indicators ..... 15
Alphanumeric LED Indicators. ..... 15.
Front Panel LED Indicators ..... 21.
Front Panel Switch Controls ..... 22.
Front Panel Signals ..... 23.
Model 4012P and Model 4032P Rear Panel Signals ..... 24
Front and Rear Panel Flat Cable Bus Connectors. ..... 25
Section 4 Programming the 4012/4032 Control Registers. ..... 27
CAMAC Control ..... 27..
Controlling Sampling and Data Readout From CAMAC ..... 30
Section 5 Writing Common 4012/4032 Control Registers ..... 31
Data Streamout. ..... 35.
Data Streamout with Auto-restart ..... 36
Section 6 Model 4012 Control Registers ..... 39
Section 74032 Control Registers ..... 43
Section 8 Reading the 4012/4032 Control Registers ..... 49
Model 4012 Only ..... 53.
Model 4032 Only ..... 5.3.
Section 9 Diagnostics ..... 55
Section 10 Switch Options ..... 65
CLK2 16th Bit Set ..... 65.
Installation of TRAQ Firmware. ..... 66.
Section 11 Series 5000 Memory Modules. ..... 67
General Description ..... 67.
Front Panel Indicators and Controls ..... 67.
LED Indicators ..... 6.7.
Module ID Switches ..... 68.
Module Switch Settings. ..... 69.
Input Signal (5200 Series Only) ..... 69.
Write Lock. ..... 7.
Section 12 TRAQ Digitizer Modules ..... 71
TRAQ Digitizer Module Specifications ..... 72
Temperature Range ..... 72.
Front Panel Description ..... 73.
LED Indicators ..... 73.
Module ID Switches ..... 73.
Input Signal Connectors ..... 74
Bipolar/Unipolar Input Option ..... 74
Input Signal Connection ..... 7.5.
2812M ..... 7.6.
Signal Conditioning. ..... 76.
Section 13 Data Acquisition Module ..... 79
Model $281212 \mathrm{bit} / 100 \mathrm{kHz} / 8$ Channel ADC . ..... 79
Bipolar/Unipolar Signal Input Options. ..... 79
Bipolar Calibration and Alignment ..... 79
Unipolar Calibration and Alignment. ..... 80
Common Mode Rejection ..... 81
Model 281414 bit/100 kHz/4 Channel ADC. ..... 81
Bipolar Calibration and Alignment ..... 81
Model 284014 bit/ 1 mHz/4 Channel ADC ..... 81
Bipolar Calibration and Alignment ..... 81
Model 282412 bit/2 mHz/1 Channel ADC ..... 82
Bipolar Calibration and Alignment ..... 82
Unipolar Calibration and Alignment ..... 83
Model 286012 bit/ 1 mHz/4 Channel ADC. ..... 83
Bipolar/Unipolar Signal Input Options ..... 83
Bipolar ..... 83...
Unipolar ..... 83.
Calibration and Alignment ..... 83.
Bipolar Mode Calibration ..... 83.
Appendices
Schematics
Index

# SECTION 1 TRAQ System 

## System Description

DSP Technology's TRAQ system is a modular product which acquires analog or digital data from multiple input channels and stores the information in local memory at rates up to 8 million data samples per second. Modular memory and analog digitizing (or digital interface) units allow easy system field expansion or reconfiguration.

Each TRAQ system is defined by one controller ( 4012 A or P ; 4032 A or P ), at least one memory module (5003, 5004, 5200..5032) and at least one digitizer module or input channel (2812, 2824, 2814, 2860...).

Data transferred from the digitizer modules to memory is initiated by a clock pulse which the controller generates from an internal crystal or an external signal. There are actually two selectable internal clocks (CLK1, CLK2) which can be controlled by the user. This allows selected portions of the data to be sampled at different rates. There are many instances where some portions of the data which has higher frequency components needs to be sampled at faster rates. The 4012/4032 will accept an external control signal which causes the unit to switch between the two clock frequencies. There is also available a mode which enables the controller to switch to the second frequency after detecting a "stop trigger." When the controller is sampling with the second clock (CLK2) the 16th bit of the data (MSB) can be set to a binary one. This allows the user to differentiate data sampled at the two clock rates.

## NOTE

This option can be defeated by a jumper strap if the 16th bit is used by the digitizer unit. (See Section 10.)

Once the digitizer units receive the clock pulse (conversion command) all analog data is sampled simultaneously and digital data is stored in local digitizer buffer memories. Analog data is captured by sample \& hold circuits which hold the signals constant as the analog to digital converters (ADCs) operate. Each sample \& hold feeds directly into its own ADC . At the end of the conversion cycle, a signal is sent back to the controller
signaling that data is ready for readout. The controller then sequentially reads data for all required channels. The user can select the Number Of Channels (NOC) that are actively converting. As NOC is decreased the controller will allocate more memory storage for the active channels. Data is transferred sequentially as 16 -bit words to the controller at a 8 Megasample/second rate. The controller double buffers the digitizer data, forming a 32bit word which is stored in memory. When sampling is started the first data sample is stored at address zero of the memory and subsequent data at the next incremental memory location. After the memory is filled, new data is written over the previous data starting at address zero. This continues in a "round robin" fashion until a "stop trigger" is received. The "stop trigger" is either an external TTL signal, a front panel switch, or a computer command. This trigger initiates the "post trigger" sampling sequence which determines how much data is recorded before the trigger versus after the trigger. If "PTS" is set to " $8 / 8$ " then all data is post trigger and sampling will stop once the entire memory is filled one more time.(i.e.,. if the memory size/channel is 32 K samples; another 32 K samples of data is recorded). If "PTS" $=" 0 / 8$ " then recording stops immediately and all the data was recorded before the time of the trigger. The controller allows the user not only to select the amount of memory per data channel, but also to divide this memory in $1 / 8$ th segments of post and pre-trigger data. The controller keeps track of where the earliest recorded sample resides in memory. All data read, or displayed starts from this sample.

After recording is complete the controller will display the data (through a digital-toanalog converter) or read it out to the computer. Data can be read starting at any 1024 block in the record. Also data readout can terminate at any point in the record and immediately go to another channel for readout.

## TRAQ Controllers

The system controller is in command of all data acquisition. It communicates with the computer or user (through front panel controls) to determine the required sampling rate, pre/post trigger information, number of active data channels, memory allocation, data display and data readout. All control settings can be saved in a non-volatile memory to be restored on power-up. Communication with the computer is via the CAMAC bus; however, all data acquisition is passed through two private busses. Data from the input units is sequentially passed to the controller and then out to memory. The data is sequentially retrieved by the controller for display and readout.

The controller also executes a set of diagnostic routines on command or power up. These routines will usually catch and isolate any fatal system problem.

There are presently four controllers available for the TRAQ system:

| Controller | TRAOMemory Limitations | Comments |
| :---: | :---: | :---: |
| 4012A | 16 MegaSamples total; 4 MegaSamples/Channel | Standard Controller |
| 4012P | 16 MegaSamples total; 4 MegaSamples/Channel | Data retention on power down. (Requires battery backed-up TRAQ memory modules) |
| 4032A | 256 MegaSamples total; 256 MegaSamples/Channel | Standard Controller |
| 4032P | 256 MegaSamples total; 256 MegaSamples/Channel | Data retention on power down. (Requires battery backed-up TRAQ memory modules) |

The $4012 \mathrm{P} / 4032 \mathrm{P}$ units are used in environments where data retention upon loss of power is critical and they have extra control signals to protect acquired data. The 4012P has an optional reserved memory section for calibration data. These controllers are used with 5204 memory modules (internal batteries) or $5008 \mathrm{Bs}, 5432 \mathrm{Bs}$ (using external batteries).

## TRAQ Memories

The amount of data storage in a TRAQ system depends on the selected controller and memory module.

| Morel | Menory Size <br> MegaSamples) | Max <br> Moduleskystent | Comments |
| :---: | :---: | :---: | :---: |
| 5004B | 1 | 8 | 4012 or 4032 Controller |
| 5005 | 2 | 4 | 4012 or 4032 Controller |
| 5006 | 4 | 4 | 4012 or 4032 Controller |
| 5007 | 6 | 1 | 4012 or 4032 Controller |
| 5008 | 8 | 4 | 4012 or 4032 Controller |
| 5408 | 8 | 8 | 4032 Controller |
| 5416 | 16 | 8 | 4032 Controller |
| 5424 | 24 | 8 | 4032 Controller |


| 5432 | 32 | 8 | 4032 Controller |
| :---: | :---: | :---: | :--- |
| 5204 | 0.5 | 8 | 4012 or 4032 Controller; <br> Internal Battery Retention |

## © NOTE

5005..5008 and 5408. 5432 are also available in $B$ version for external battery backup.

All memory modules on a system should be of the same type. If modules are mixed, consult the factory for configuration information.

## Analog-To-Digital Converters

A variety of analog to digital conversion units are currently available for the TRAQ system. A maximum of 256 digitizer channels can be run on one system but the total throughput rate cannot exceed 8 million samples per second. The total throughput is calculated as the product of the number of active digitizer channels times the sampling rate.

Presently the following units are available:

| Model | Numberof Chamels/Module | Maximumi Conversion Rate/Chamel | Re¢junifn |
| :---: | :---: | :---: | :---: |
| 2812 | 8 | 100 KiloSamples/Sec | 12 |
| 2814 | 4 | 100 KiloSamples/Sec | 14 |
| 2824 | 1 | 2 MegaSamples/Sec | 12 |
| 2840 | 4 | 1 MegaSamples/Sec | 14 |
| 2860 | 4 | 1 MegaSamples/Sec | 12 |

## Digital-to-Digital Converters

Two modules, 2932 and 2904, are available for inputting digital information. The 2904 is used to record encoder signals from rotating devices and is not covered in this manual (see 2904 manual). The 2932 is a general purpose digital input module which will record two 16-bit TTL channels (32-bits) into TRAQ simultaneously with ADC data from the analog-to-digital channels. It also contains spare wire wrap socket space and a CAMAC interface for user customization.

## Typical TRAQ Configurations

| Contwoller | Memory | Allowalle MemorySyes | Max Number of ADC channels |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 281\% | 2868 |
| $4012 \mathrm{~A} / \mathrm{P}$ | 5004B | 1 to 8 Meg | 80 | 8 |
| $4032 \mathrm{~A} / \mathrm{P}$ | 5432 | 32 to 256 Meg | 80 | 8 |

## INOTE

This assumes that each channel of the
2812 is sampling at 100 kHz
2860 is sampling at 1 MHz

## TRAQ Current and Power Requirements



## TRAQ Installation

The minimum system configuration consists of one signal conversion channel (ADC), one controller, and 1 Megasample of memory. A CAMAC crate is also required and usually a crate controller to allow the TRAQ system to communicate with a computer. (Only one crate controller is required for each CAMAC crate).

## System Interconnections

1) The memory modules are connected to the controller via a 50 pin flat cable. This cable plugs into the front panel TRAQBUS connectors. The memory modules usually reside to the left of the controller in the crate. This keeps the flat cable from interfering with the other controller signal cables. TRAQ systems are delivered with flat cables built for the system configuration ordered. If the system configuration is not specified, the cables will correspond to an equal distribution of ADC modules and memories.
2) During power-up diagnostics the controller will determine how much memory is on the bus. There must be at least 1024 K words. The diagnostic routines will fail at the MEM1 test if no memory is found. Memory modules must have their I.D. switches set so that one module has $\mathrm{D}=0$, another $\mathrm{ID}=1$, etc., (see Section 11, Memory Modules).
3) The modules can be located in any order in the crate relative to the controller. The 50 -pin flat cable connector should be as short as possible to reduce bus noise and crosstalk. Refer to the memory module sections and the diagnostic section of this manual for further information regarding memory configurations.
4) The digitizer modules are connected to the controller through a 40 pin flat cable at the rear of the modules. This cable is also built for the system configuration originally ordered. The digitizer modules are usually installed to the right of the controller in the crate. The first digitizer module must have its ID. switch set to zero, the second to one, etc. The modules can be located in any order relative to the $4012 / 4032$. For DSP digitizers (ex: 2812,8 channel ADC), channel 1 will correspond to channel 1 of the module with ID. switch set to zero; channel 9 will correspond to channel 1 of the module with $\mathbb{D}$. switch set to 1 , etc.
5) After installing the units in the crate and connecting the two flat cable connectors, turn on the crate power. The controller will now sequence through a set of
diagnostics. If any problem is found the controller will display a "FAIL" message at the current diagnostic. Refer to the diagnostic part of the controller section.

## DI NOTE

The controller is not able to check the connection to the digitizer units. This can be checked by setting NOC to the maximum number of channels and CLK1 to the maximum conversion rate. Depress the "start" sampling switch and check that the "CVT" and "SEL" LEDs on the digitizer modules are on. Also the "DACY" LEDs on the memory modules should be on. If more than one memory module is present the "SEL" LEDs should be blinking on/off at a rate dependent on the sampling speed. If this fails check the cable interconnection between the controller and the digitizers.
6) A failed digitizer or memory can usually be determined without removing the interconnection cable. To locate a failed memory just change the D to a number out of the contiguous memory address range (and the other memory IDs to fill in for the removed module), and repower the system.

## ■ EXAMPLE

Consider a four module memory system where the third module is suspected to have failed:

| Module Numier | IV Defore: | IVAIter |
| :---: | :---: | :---: |
| 1 | 0 | 0 |
| 2 | 1 | 1 |
| 3 | 2 | 15 |
| 4 | 3 | 2 |

When the system is re-powered the controller will find only 3 modules in the system (the controller assumes that an empty address space means the end of the memory chain). If the system is now functional, module 3 has failed.

The digitizers can be checked in the same fashion except that it is not necessary to re-power the system. A failed digitizer can also be isolated by changing NOC. This will reduce the number of active channels and not address the modules with higher IDs.
7) When using the TRAQ system for transient recording there are several parameters that must be set carefully:
a) NOC (number of active ADC channels) must be equal to or less than the number of actual digitizer channels. The 4012/4032 expects a "handshake" signal from each channel when transferring data and if no channel is present the controller will wait indefinitely for the handshake.
b) CLK1 or CLK2 must not be greater than the maximum conversion speed of the channels or else erroneous data will be recorded. Also, the user must be careful not to select a combination of NOC and CLK1, CLK2 which exceeds the maximum TRAQBUS speed of 8 megasamples/second. For instance,

CLK1 (FREQUENCY) $<=8 \mathrm{MHz} /$ NOC
CLK2 (FREQUENCY) $<=8 \mathrm{MHz} / \mathrm{NOC}$

## ■ EXAMPLE

Using 50 active channels of 2812 modules, each channel converting at 100 kHz gives:
(50 channels) $\times(100 \mathrm{KHz})=5000$ kilo samples/second (5 megasamples/second)
which therefore does not exceed the maximum bus rate.
c) Since the controller accommodates a large amount of memory/channel the user should be careful that "stop triggers" are not generated before sufficient
samples have been recorded or old and new data will be intermixed. This is especially true when PTS $=0$ (all pre trigger information).

## $\square$ EXAMPLE

Consider using one active channel at 1 MHz ( $\mathrm{NOC}=1, \mathrm{CLK} 1$ $=1 \mathrm{MHz}$ ) and one megaword of memory. With these parameters it requires one second to sample all of memory. If PTS=0 and the "stop trigger" is received $1 / 2$ second after sampling begins the last $1 / 2$ of memory is never written into and will contain old data. If PTS $=8 / 8$ there is no problem as all the data (and all of memory) will be recorded after the "stop trigger" arrives.

# Model 4012 and Model 4032 TRAQ 

 Controllers Operational Description
## General Description

The DSP models 4012 (A and P) and 4032 (A and P) TRAQ system controllers direct the flow of data between signal conversion units such as analog to digital converters (ADCs), scalers, etc. and memory storage units (Models 5004B, 5008). Up to 256 signal conversion channels can be controlled by one controller with a maximum TRAQBUS transfer rate of 8 million samples per second. Up to 16 megasamples of 16 bit data can be stored using a 4012 Controller and 256 megasamples using a 4032.

As the number of active channels are decreased the controller will allocate more memory to each channel. Also the controller allows the user to increase the number of active channels (NOC) in increments of two (except for NOC=1), i.e. NOC can be $1,2,4,6,8$, 10..256. The memory size (record size) allocated to each channel is set by the controller and depends on the number of active channels and the total memory size. The user may select record sizes from the maximum memory/channel allowed down to 1024 samples. Once data acquisition is initiated the memory is written into continuously until a "stop trigger" is received which causes the controller to stop sampling after the correct number of post trigger samples have been recorded. The number of post-trigger samples is set in increments of $1 / 8$ of the record size ( $0,1 / 8,2 / 8 \ldots 8 / 8$ ). The "stop trigger" is either an external TTL signal, front panel switch, or computer command.

After completion of sampling, data is either displayed (through a digital-to-analog converter) or read to the computer. The controller has an internal 12 bit digital-to-analog converter which allows the user to view a reconstructed analog waveform on an oscilloscope. A trigger is also provided to synchronize the display. Data is displayed or read starting at the earliest sample recorded. The user can select which channel to display or read. The controller displays all of the recorded data; however, data can be read by the computer starting at any 1 K (1024) block.

Signal conversion units are DSP units such as Models 2812 and 2824. Two clock frequencies are available to accommodate switchable sampling rates and are controlled by either:

1) An external control signal "CLK SWI" which activates the first clock (CLK1) when the signal is at TTL low and the second clock (CLK2) when "CLK SWI" is TTL high.
2) The "TRIG" signal which causes the controller to start counting down the preset number of post-trigger samples. In this mode all pre-trigger samples are recorded using CLK1 and all post-trigger samples using CLK2.

The controller can also be clocked using an external user supplied signal. The sampling clock is available to synchronize other controllers.

All controller parameters can be set from front panel switches and through CAMAC from a computer. These parameters can be stored in nonvolatile memory and automatically reloaded on power-up. Also on power-up, the controller sequences through a series of diagnostics and notifies the user if a problem is detected (see DIAGNOSTIC section).

## Models 4012P/4032P

The 4012 P and 4032 P are special versions of the 4012 A and 4032 A . The systems differ from the standard units in that:

1) There is a "LOCKOUT" signal which can force the controllers to always be in the LOCAL control mode and lockout the remote computer.
2) There are two signals which if received in the correct order will start the controller digitizing:
a) "MASTER ARM"
b) "MASTER ENABLED"
3) The controllers record the memory address of the first sample digitized in a non-volatile memory chip. After power-up this address is restored and data can be displayed/read from the battery backed-up memory modules.
4) The 5204 memory modules used in these systems have an input signal "WRITE LOCK" which prohibits the controllers from overwriting the memories.

An additional calibration data block is available only for the 4012:

A 128 K sample section of memory can be reserved for calibration data. If enabled, the 4012 will display a total memory size which is 128 K less than on the TRAQBUS as this memory is reserved for calibration data only. When the unit is in the acquisition calibration mode, "ACQ CAL", data is digitized as usual, however, after recording is complete the last 2048 samples of data for each channel are transferred to the reserved memory section (approximately $1 / 2$ second is required to transfer data for each channel). The only time data is ever written into the reserved memory section is during this transfer time. The acquisition mode "ACQ DATA" is the standard mode. Data can be read from both the calibration and data sections of memory depending which acquisition mode is enabled. This feature requires a minimum memory size of 256 K samples and can be enabled or disabled from the front panel (MCAL function) or by the computer.

The 4012P and 4032P users must be sure that "4012 P" (or "4032 P") has been saved in the non-volatile RAM. On power-up the unit checks this control setting and aborts the memory diagnostics if " 4012 P " is set, otherwise the data will be rewritten. The firmware also checks for a valid control setting; detection of an invalid control word forces a default setting to the " 4012 A " mode but no memory diagnostics.

## Model 4012 and Model 4032 Differences

The 4032 is an upgraded version of the 4012 and is able to read/write larger memory sizes. The 4012 is limited to 16 megasamples of storage while the 4032 is able to address 256 megasamples. The only functional differences are in the CAMAC control commands. (See Programming the Control Registers Section).

## System Diagnostics

Whenever the controller's microprocessor is reset, either by the front panel reset button or a CAMAC Z (or C) command a series of diagnostic tests are performed. Failure to pass any of these test indicates the system is not functional (refer to Diagnostic Test section).

## SECTION 3 Front Panel Indicators and Controls

## Alphanumeric LED Indicators

The controller has two alphanumeric LED displays which are controlled by two corresponding rotary switches. The function switch selects a control to be set and the value switch selects the control parameter to be used. As the value switch is incremented/decremented the new values are used by the internal processor to set control registers. Once sampling is initiated the values are locked-in and changing the switch values will only affect the next recording. If the controller is in remote mode only the local/remote control and the display channel can be changed. When the controller is initialized by a CAMAC clear ( $Z$ or $C$ ) or the front panel reset a series of diagnostic tests are performed (see diagnostic section). If any of these tests fail, a "FAL" message will be displayed on the value LED with the corresponding test on the function LED. Failure to complete these tests indicates that the unit is not functional.

| Finction | Walue | Description |
| :---: | :---: | :---: |
| $\stackrel{N}{4}$ | DATA | The unit is enabled to take data in the standard recording mode. |
|  | CAL | The unit is enabled to take data for calibration recording. After calibration is complete the last 2048 samples for each channel are transferred to the reserved calibration memory.(4012 only) |
| लाइए | NONE | Both internal clocks(CLK1 \& CLK2) and the external clock input are disabled. |
|  | EXT | The external clock input is enabled and the internal clocks, CLK1 \& CLK2, are disabled. |
|  | INT | The internal clocks (CLK1 \& CLK2) are enabled and the external clock input is disabled. |
|  | NONE | Switching between CLK1 and CLK2 is disabled. |
|  | FTRG | CLK1 is enabled when the SWI front panel input is TTL low. CLK2 is enabled when SWI is TTL high. <br> NOTE <br> CLK1 is the normal sampling clock. When CLK2 is active the 16 th bit of the data is set to 1 . |
|  | STRG | CLK2 is enabled after receipt of a stop trigger. (All posttrigger samples are taken with CLK2) |



| Function | value | Description |
| :---: | :---: | :---: |
| Brsp | 1..NOC | Displays recorded data from the selected channel through the "Display Out" front panel connector to an attached oscilloscope. NOC (number of active channels) is selected by the NOC control. The display is active only after sampling is complete and if there is no CAMAC readout. All data is displayed except when $\mathrm{NOC}=1$ which displays every other data sample. |
| RNCR | 1,10,100,1000 | Selects the increment/decrement value used by MSCH. |



| Finction | Yăூூ\% | Description |
| :---: | :---: | :---: |
| Mone | LOCL | Front panel controls are enabled and computer control is locked-out. |
|  | RMOT | Computer control is enabled and front panel controls are locked-out. <br> NOTE <br> The computer can override the LOCL control and change to RMOT. Also the front panel can override RMOT and change to LOCL. The display control can be set in RMOT mode. |
| $\begin{aligned} & 4012 \mathrm{e} \\ & \text { enser } \\ & \text { in } \end{aligned}$ | A | Sets control firmware to run 4012A or 4032A code. |
|  | P | Sets control firmware to run 4012P or 4032P code. |
| Mesil | NO | All TRAQ memory is used for data acquisition. <br> (required for $4032 \& 4032 \mathrm{P}$ units) |
|  | YES | A 128 K data block is reserved for calibration data. <br> NOTE <br> Only available for 4012 units. |


| Noe. | $\begin{aligned} & 1,2,4,6 . \\ & 256 \end{aligned}$ | Sets the number of active ADC channels. <br> NOC can be set from one to the total number of available ADC channels. <br> NOTE <br> Do not set NOC greater than the total number of available ADC channels. |
| :---: | :---: | :---: |
| PRHV/ | xxxx | Displays the current revision level of the microprocessor firmware. This message is only displayed after power-up diagnostics are completed. |
| PIS | $\begin{aligned} & 0 / 8,1 / 8 . . \\ & 8 / 8 \end{aligned}$ | Sets the number of post-trigger samples in $1 / 8$ intervals. <br> $0 / 8$ : all data is recorded before the trigger. <br> $1 / 8: 1 / 8$ of the data is recorded after the trigger, $7 / 8$ before. <br> $4 / 8: 1 / 2$ of the data will be recorded after the stop trigger; $1 / 2$ before the trigger <br> 8/8: all of the channel's data will be recorded after the stop trigger. |



## Front Panel LED Indicators

| N | Momentary LED. On for approximately $1 / 2 \mathrm{sec}$ when the Controller is addressed by the CAMAC dataway. |
| :---: | :---: |
| MSTI | Not Used |


| lom | On when the controller is in local mode off when in remote mode. |
| :---: | :---: |
| लWI | On when the controller is recording data. |

## Front Panel Switch Controls

| STIARTI <br> STOP | Two position momentary switch. The "START" position starts sampling, and the "STOP" position generates a stop trigger (equivalent to the front panel trigger input). The controller will initiate or reinstate sampling any time "START" sampling is depressed. After "STOP" sampling is depressed, no further stop triggers will be acknowledged (until sampling is restarted.) <br> NOTE <br> This switch is not active in the remote mode. |
| :---: | :---: |
| RSII | Resets the microprocessor and initiates the power-up diagnostic sequences. |

## Front Panel Signals

(The following signals use LEMO, single pin, coax connectors)


| ClIMN | External clock which initiates sampling of all active ADC channels, positive edge sensitive, TTL, 1 Kohm impedance. The clock frequency may change arbitrarily but the user must insure glitch free transitions. |
| :---: | :---: |
| लूझOUH | TTL signal at the same frequency as the selected clock frequency (internal or external). Will drive one 50 ohm load. |
| Cur swil | TTL signal which causes the sampling rate to change from CLK1 to CLK2 if enabled. 1 Kohm impedance, TTL low enables CLK1, TTL high enables CLK2. |
| HUS REG | Not Used |

## Model 4012P and Model 4032P Rear Panel Signals

(The following signals use LEMO, single pin, coax connectors)

| ARMI | Optically isolated, TTL signal, protected to $\pm 300$ Volts. A high TTL level must be detected by the controller followed by MASTER ENABLE before digitizing will be initiated. There should be at least a $100 \mu \mathrm{sec}$. time delay between assertion of MASTER ARM and MASTER ENABLE. Requires approximately 1 mA to activate at <br> 3 Volts. |
| :---: | :---: |
| MASIIER BAMBHIN: | Optically isolated, TTL signal, protected to $\pm 300$ Volts. A high TTL level must be detected after assertion of MASTER ARM before digitizing will be initiated. Requires approximately 1 mA to activate at 3 Volts. |
| MASIER woekOUT | Optically isolated, TTL signal, protected to $\pm 300$ Volts. A low TTL (or absence of) signal forces the controller into the local control mode. A high TTL level allows the remote control level to be activated. Requires approximately 1 mA to activate at 3 Volts. |

## Front and Rear Panel Flat Cable Bus Connectors

| IRA Qaus | 50-pin connector, TTL signals. 32 bits of multiplexed data/address and 12 control signals. Transfers data from the TRAQ controller to memory modules or slave controllers. |
| :---: | :---: |
| ABMESS | Rear panel, 40 pin, connector, TTL levels. Transfers data from signal conversion units to the TRAQ controller. |

# Section 4 Programming the 4012/4032 Control Registers 

## CAMAC Control

The following list describes the response of the $4012 / 4032$ to the CAMAC dataway commands. All commands require $N($ station number ) and return $X=1$ and $Q=1$ unless stated.

| F(\%)\&Ot | Read data from the requested command register (see READING the 4012 CONTROL REGISTERS). |
| :---: | :---: |
| Her | Read data for the selected channel number. Each F(2)*A(0) command reads one data sample and increments TRAQ memory to read the next sample. Data transfer rates up to the maximum CAMAC rates. Before data readout can proceed the correct CAMAC commands must be issued. |
| L(8) A (0) | Read module D. ("4012" or "4032") |
| F(8)【A(0) | Returns $\mathrm{Q}=1$ if the internal LAM is on, regardless if the LAM was enabled by $\mathrm{F}(26)^{*} \mathrm{~A}(0)$ or not. |
| Re | Start sampling. (Only in remote control mode). There is, approximately, a $500 \mu \mathrm{sec}$ delay from receipt of the $\mathrm{F}(9) * \mathrm{~A}(0)$ command to the actual start of sampling. |
| F(0)\%A(0). | Reset LAM Turns the internal and external(CAMAC dataway) LAM off. |
| Fingan) | Selects a command register for reading/writing.(see WRITING the 4012 CONTROL REGISTERS, this section). |
|  | Disables the LAM (look-at-me) signal from the CAMAC dataway However the internal status can be monitored by the $\mathrm{F}(8) * \mathrm{~A}(0)$ command ( $\mathrm{Q}=1$ returned if the internal LAM is on). |



Control registers are programmed using the $\mathrm{F}(17)^{*} \mathrm{~A}(0)$ command and W16-W1 CAMAC write lines. The W16-W13 lines address the control registers and W12-W1 contain the data to be loaded.

If the $4012 / 4032$ controller is in the local control mode, only the local/remote (see 8 below) register can be changed. After commanding the unit to the remote mode all registers can be changed. As new values are programmed into the controller, the new values/functions are displayed on the front panel LEDs.

Since all command registers are read/written through the microprocessor there is a response time of approximately several hundred microseconds. The controller will respond with a $\mathrm{Q}=1$ on $\mathrm{F} 17 * \mathrm{~A}(0)\left[\mathrm{F}(0)^{*} \mathrm{~A}(0)\right]$ if the unit is ready to accept (read) the command ( data ), otherwise a $\mathrm{Q}=0$ is generated. When reading the control registers, which requires $\mathrm{F}(17)^{*} \mathrm{~A}(0)$ to be followed by $\mathrm{F}(0)^{*} \mathrm{~A}(0)$, both commands must be executed before the next $\mathrm{F}(17)^{*} \mathrm{~A}(0)$ can be generated. It is recommended that a minimum of 500
$\mu \mathrm{sec}$ delay be inserted between all commands which address the 4012 control registers. This applies for $F(17), F(0)$, and $F(9)$ commands.

## Controlling Sampling and Data Readout From CAMAC



## SECTION 5

## Writing Common 4012/4032 Control

Registers

$$
\mathbf{F}(17)^{*} \mathbf{A}(0)^{*}[(\mathbf{W} 16 . . \mathbf{W} 13=\text { Command })(\mathbf{W} 12 . . W 1=\text { Data })]
$$

## NOTE

COMMAND $=$ upper 4 write bits (W16..W13) in hex
DATA $\quad=$ lower 12 write bits (W12..W1) in decimal

| Iunction | Command | Data |  |
| :---: | :---: | :---: | :---: |
| SET <br> MUMPER <br> OHACIIVE <br> CHANNELS | 1 | $\begin{aligned} & 1,2 \\ & 4, \ldots 256 \end{aligned}$ | $1=1$ active ch . <br> $2=2$ active ch. <br> $256=256$ active ch. <br> NOTE <br> Do not program more active channels than the total number of ADC channels, otherwise the controller will always be waiting for a "conversion complete" signal from the erroneous channels |




| SBT ClikR FREQUENCY | 5 | 0,1,..17 | Same as CLK1 <br> NOTES <br> 1. The W16 data bit is set to 1 (if enabled) for data sampled when CLK2 is active- see DATA FORMAT section <br> 2. Do not set CLK2 frequencies higher than the maximum conversion rate of the ADC modules or the maximum transfer rate of the bus |
| :---: | :---: | :---: | :---: |
| SET Clock switcting CONTROL | 6 | 0,1,2 | $0=$ No switching from clock 1 to clock 2 <br> $1=$ Switch from clock 1 to clock 2 when front panel input signal "CLK SWI" is high [FTRG] <br> $2=$ Switch from clock 1 to clock 2 when "STOP TRG" received [STRG] |
| SET Clock CONTROL | 7 | 0,1,2 | $0=$ Both external and internal clocks are disabled. <br> 1 = External clock (front panel input signal) is enabled; internal clocks are disabled. <br> $2=$ Internal clocks are enabled and the external clock input is disabled. |


| SET <br> LOCAL <br> REMOTE <br> CONTROI | 8 | 0,1 | $0=$ Set to local control mode <br> $1=$ Set to remote control mode <br> NOTE <br> If the controller is in the local control mode the computer may override and set to remote mode. This is required in order to set any other control registers or read data. Also, the LOCAL/REMOTE can be changed from the front panel |
| :---: | :---: | :---: | :---: |
| SET THE <br> D/A <br> OUTPUT <br> DISPILAY <br> CHANNEI: | 9 | $\begin{aligned} & 1,2,3 \\ & 4,5, \ldots \\ & 256 \end{aligned}$ | $\begin{aligned} & {[\text { Data(decimal):] }} \\ & 1=\text { display channel } 1 \\ & 2 \text { = display channel } 2 \\ & \ldots \\ & 256 \text { = display channel } 256 \end{aligned}$ <br> Displays data from the selected channel, (see "DISPLAY OUT," SIGNALS section). <br> NOTE <br> Do not program a display channel greater then the number of active channels. If the controller is in the data readout mode then the display can be reactivated by reading out the last block of data in a channel until $\mathrm{Q}=0$ is returned on the 1025th read cycle. |


| SLILECTA CHANNDL: FOR <br> RHADOUT $1,2,3,45.5 .25 \%$ | A | $\begin{aligned} & 1,2,3, \\ & 4,5, \ldots \\ & 256, \\ & 512 \ldots \\ & 514 \end{aligned}$ | [Data(decimal):] <br> 1 : Select channel 1 for readout <br> 2 : Select channel 2 for readout <br> 256 : Select channel 256 for readout <br> 512 : DATA STREAMOUT <br> 513 : DATA STREAMOUT WITH AUTO RESTART <br> 514 : MEMORY DUMP <br> NOTE <br> This command must be executed at least once before data readout can begin. It is not necessary to re-issue the command if the channel readout number is not changed. Do not program a channel number greater than the active number of channels. |
| :---: | :---: | :---: | :---: |

## Data Streamout

If the channel number $=512$ then the controller will immediately enter the data streamout mode. Data is ready to read approximately 1.5 msec after issuing the command. This mode is useful for users who wish to read all TRAQ data without the overhead of setting up each channel and starting address (app. 3 msec ). This mode reads data out in the following the following sequence:

$$
\text { Channel(NOC), } \quad \text { Sample(1) }
$$

Channel(NOC-1), Sample(1)

Channel(1), Sample(1)
Channel(NOC), Sample(2)
Channel(NOC-1), Sample(2)

Channel(1), Sample(2),
etc.

## Data Streamout with Auto-restart

This mode allows the controller to continuously sample/read/sample... data. After the controller is commanded into this mode it will automatically enter the data readout mode after sampling is complete. The data is read in the same format as above. After the last data sample +1 is read the Controller will automatically restart sampling. This mode is enabled until the channel readout number is changed from 513.

Data Dump: The entire memory is readout starting at address 0 .

| SETIMODEI REGISTER | C | $\begin{aligned} & 1,2,4, \ldots \\ & 128 \end{aligned}$ | $\begin{aligned} & 1= \text { ACQUISITION MODE = DATA } \\ & 2= \text { ACQUISITION MODE = CALIBRATE } \\ &(4012 P \text { only }) \\ & 4= \text { ARM UNIT (P units only) } \\ & 8= \text { STOP SAMPLING } \\ & 16= \text { RUN 4012A CODE } \\ & 32= \text { RUN 4012P CODE } \\ & 64= \text { ENABLE CALIBRATION MEMORY } \\ & 128= \text { DISABLE CALIBRATION MEMORY } \\ &(64,128 \text { only for } 4012 P) \end{aligned}$ |
| :---: | :---: | :---: | :---: |

## In NOTES

Acquisition mode $=$ data is the standard transient capture mode and is the default on power-up.

Acquisition mode $=$ calibrate will transfer $2 k$ samples/ channel to the reserved memory after data is acquired.

Arm is the computer equivalent of the front panel MASTER ARM and must be (if in remote mode) before the Controller will accept the $F(9)$ command start digitizing.

Stop Sampling - This command will cause the controller to stop sampling immediately; executing the following:
a) The internal or external clock is immediately stopped.
b) The controller waits approximately $100 \mu \mathrm{sec}$ after disabling the clocks to allow all ADC converters to finish converting data.
c) The number of post-trigger samples is read by the controller.

If there have been no post-trigger samples (no stop trigger) then the earliest sample digitized is assumed to reside at the beginning of memory. The total number of samples converted is equal to the memory address of the last sample stored.

## $\mathbb{\square}$ NOTE

This will not be true if the memory address counters have wrapped around one time. It is advisable to use the forced stop mode only in all post-trigger mode. The user should be sure that a trigger is received before issuing this command.

If a stop trigger was received the total number of samples converted is equal to the number of programmed pre-trigger samples plus the number of post-trigger samples actually converted.
a) The number of samples converted is stored in registers for readout. (see $W=16, W=17$ under READING THE CONTROL REGISTERS)
b) If no post-trigger samples were recorded then a flag bit is stored to notify the user that no stop trigger was received. (see $W=14$ under READING THE CONTROL REGISTERS)

Run 4012A (4032A) code assumes the unit is a 4012A controller, 4012P a 4012P controller.

Enable/disable calibration memory reserves a 128 K memory block for the calibration data.

## Section 6

## Model 4012 Control Registers OnLy

| Function | Command | Data | Descriptiont |
| :---: | :---: | :---: | :---: |
| SET <br> MEMORY: <br> CHANMIIL | 3 | 1... 4095 | Set memory/channel in 1024 K sample increments. <br> The minimum memory/channel is 1 K and the maximum is determined by the number of active channels(NOC) and the total memory size or 4095 increments (4,193,280 samples/channel). <br> Maximum memory/channel $=$ NOC * integer(MSTO/NOC) where: <br> NOC $=$ NUMBER OF ACTIVE CHANNELS (1,2,4,6...256) <br> MSTO = TOTAL MEMORY SIZE (128K, 256,...) <br> MSTO is determined during the power-up diagnostic sequence. The 4012 will default to the maximum memory/channel for any value out of bounds. |



## NOTE

The 4012 will not respond to this command unless the unit is both in the remote mode and sampling is complete. Data readout will start approximately $500 \mu \mathrm{sec}$. after receipt of this command. A LAM will be generated when data is ready for readout.

The LAM should be reset , $F(10)^{*} A(0)$, before readout begins. $A \quad Q=1$ on $F(2)^{*} A(0)$ will be generated for valid read data. $A Q=0$ on $F(2)^{*} A(0)$ will be generated after aill data from the selected channel has been read. Also, the 4012 will be in the display mode (front panel "DISPLAY OUT" active) until this command is received and will return to the display mode after the last 1 K block of data has been read from the channel. It is not necessary to read all data from the channel before reading another channel or skipping to some other 1K data block.

| SAYH CONTROL RLELSTERS | D | 0 | All control settings are saved in the non-volatile memory and used as control parameters on power-up. The 4012 contains a non-volatile memory chip. The chip will retain the control parameters indefinitely but has a limited number of SAVE cycles (approximately 1000). |
| :---: | :---: | :---: | :---: |
| RESTORE CONTROIL RICGISIERS | E | 0 | Restores the control settings using the values stored in non-volatile memory. This is done automatically on power-up. |
| IVIIIATE <br> POWER-UP <br> DIACNOSTIC <br> TESTS | F | 0 | Allow approximately 3 seconds to execute. This test will reset the system (same as power-up). If using the 4012P firmware mode (see SET MODE REGISTER (12) ) this test will NOT exercise TRAQ memories which would write overwrite data. |

## SECTION 7 <br> 4032 CONTROL Registers Only

| SET <br> MEMORYI | 3 | 1... 4095 | Set lower 12 bits of the total Memory/Channel. |
| :---: | :---: | :---: | :---: |
| CHANNEL LOWER |  |  |  |
| SET <br> MEMORYI | D | 1... 4095 | Set upper 12 bits of the total Memory/Channel. |
| ChANNEL UPPER |  |  |  |

To set the 4032's MEMORY/CHANNEL requires using both:
a) SET MEMORY/CHANNEL LOWER
b) SET MEMORY/CHANNEL UPPER

SET MEMORY/CHANNEL UPPER and SET MEMORY/CHANNEL LOWER combine to form the full MEMORY/CHANNEL ( 1 k blocks) .

1) Use SET MEMORY/CHANNEL UPPER to set the upper 12 bits of MEMORY/CHANNEL
2) Use SET MEMORY/CHANNEL to set the lower 12 bits of MEMORY/CHANNEL

## NOTE

SET MEMORY/CHANNEL UPPER must always be programmed first and always followed by SET MEMORY/CHANNEL LOWER

## - EXAMPLE

Set MEMORY/CHANNEL to 8,389,632 Samples/Channel

1) $8,389,632 / 1024=8193$ (hex 2001) blocks of 1024 samples
2) $\operatorname{Int}[8193 / 4096]=2$ (Data for SET MEMORY/CHANNEL UPPER)
3) $8193-2 * 4096=1$ (Data for SET MEMORY/CHANNEL LOWER)

## M NOTE

Maximum memory/channel $=$ NOC * integer(MSTO/NOC) where:
NOC = NUMBER OF ACTIVE CHANNELS
(1,2,4,6...256)
MSTO $=$ TOTAL MEMORY SIZE $(128 \mathrm{~K}, 256, \ldots)$
MSTO is determined during the power-up diagnostic sequence. The 4032 will default to the maximum memory/channel for any value out of bounds.


To set the starting readout block number requires using both the
a) START DATA READOUT ADDRESS LOWER
b) START DATA READOUT ADDRESS UPPER

START DATA READOUT ADDRESS UPPER and START DATA READOUT ADDRESS LOWER combine to form the full start of data readout address ( 1 k blocks)

1) Use START DATA READOUT ADDRESS UPPER to set the upper 12 bits of the start address.
2) Use START DATA READOUT ADDRESS LOWER to set the lower 12 bits of start address.

## NOTE

START DATA READOUT ADDRESS UPPER must always be programmed first and always followed by START DATA READOUT ADDRESS LOWER.

## V EXAMPLE

Set start of readout to sample $8,389,632$.

1) $8,389,632 / 1024=8193$ (hex 2001) blocks of 1024 samples
2) $\operatorname{Int}[8193 / 4096]=2$ (Data for START DATA READOUT ADDRESS UPPER)
3) 8193-2*4096 = 1(Data for START DATA READOUT ADDRESS LOWER)

## NOTE

The 4032 will not respond to this command unless the unit is both in the remote mode and sampling is complete. Data readout will start approximately $500 \mu \mathrm{sec}$. after receipt of this command. A LAM will be generated when data is ready for readout.

The LAM should be reset , $F(10)^{*} A(0)$ before readout begins. $A \quad Q=1$ on $F(2)^{*} A(0)$ will be generated for valid read data. $A$ $Q=0$ on $F(2)^{*} A(0)$ will be generated after all data from the selected channel has been read. Also, the 4012 will be in the display mode (front panel "DISPLAY OUT" active) until this command is received and will return to the display mode after the last 1 K block of data has been read from the channel. It is not necessary to read all data from the channel before reading another channel or skipping to some other 1 K data block.

| SETAMOLE\% | F | 1,2,3 | $1=$ SAVE CONTROL REGISTERS |
| :---: | :---: | :---: | :---: |
| HEMSMAR\% |  |  | $2=\text { RESTORE CONTROL REGISTERS }$ |
|  |  |  | $\begin{aligned} & 3= \text { INITIATE POWER-UP DIAGNOSTIC } \\ & \text { TESTS } \end{aligned}$ |

SAVE CONTROL REGISTERS: All control settings are saved in the non-volatile memory and used as control parameters on power-up. The 4012 contains a non-volatile memory chip. The chip will retain the control parameters indefinitely but has a limited number of SAVE cycles (approximately 1000).

RESTORE CONTROL REGISTERS: Restores the control settings using the values stored in non-volatile memory. This is done automatically on power-up.

INITLATE POWER-UP DIAGNOSTIC TEST: Allow approximately 3 seconds or more to execute. This test will reset the system (same as power-up). If using the 4012 P firmware mode (see SET MODE REGISTER (12) ) this test will NOT exercise TRAQ memories which would write overwrite data.

## SECTION 8

## Reading The 4012/4032 Control

$\mathbf{F}(0)^{*} \mathbf{A}(0) * \mathbf{R}(\mathrm{R} 16 . . \mathrm{R} 1)$

Control registers can be read at any time, either in remote or local control mode. The registers are read using a two step command process:

1) Address the register with $\mathrm{F}(17)^{*} \mathrm{~A}(0)^{*} \mathrm{~W}$ (register address) which causes the TRAQ processor to fetch the register data.
2) Read the register data with $\mathrm{F}(0) * \mathrm{~A}(0) * \mathrm{R}$ (register data).

If the TRAQ controller is available to accept the $F(17)^{*} A(0)$ command, $\mathrm{Q}=1$ will be returned. The data to be read will be available within $500 \mu \mathrm{sec}$ and should be read by the $\mathrm{F}(0) * \mathrm{~A}(0)$ command within 1 sec after $\mathrm{F}(17)^{*} \mathrm{~A}(0)$. The controller will not respond for one second to any other CAMAC command while waiting for $\mathrm{F}(0) * \mathrm{~A}(0)$ to read the control register.

## NOTE

In the table below:
W corresponds to the W data (decimal) in the F17 command: $\mathrm{F}(17) \mathrm{A}(0) \mathrm{W}(\mathbf{W} 16-\mathrm{W} 1)$
$\mathbf{R}$ corresponds to the $\mathbf{R}$ data (decimal) in the F0 command: F(0)A(0)R(R16-R1)

CMD corresponds to the previous sections COMMAND value (hex).


| PEAD STATIUS | 14 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | READ (R8-R1) (BINARY) |  |  |  |  |  |  |  |
| Description | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| AO12 NOT sampling | x | x | x | x | x | x | x | 0 |
| 4012 sampling | x | x | x | x | x | x | x | 1 |
| Data actusition mode | x | x | x | x | x | x | 0 | x |
| Catibration acquisition mode | x | x | x | x | x | x | 1 | x |
| 4912 P 4032 P not master armed | x | x | x | x | x | 0 | x | x |



## NOTE

1) The 4012 will turn the LAM on when sampling is complete in the remote mode.
2) In calibration mode the 4012 will store $2 \mathrm{k} /$ samples per channel in the reserved calibration section of memory after data acquisition.
3) Stop trigger received before EOC: This status flag should be monitored when using the Stop Sampling Command. (See 12 under Writing the 4012 CONTROL REGISTERS.)


Read the total number of samples converted. This command is used when sampling has been forced to stop (see WRITING CONTROL REGISTERS). Returns the TOTAL number of samples converted:

TOTAL samples converted $=$ NOC $*$ samples
therefore if 1000 samples have been taken and Number Of Channels $=6$ then the total samples converted is 6000 .

TOTAL samples converted $=65536$ * (UPPER WORD) + LOWER WORD

## O NOTE

TOTAL samples converted can be greater than (record length * NOC) if no stop - trigger was received and the samples converted are greater than the record length.

| Reserved |  | 15 |
| :---: | :---: | :---: |
| RendMi R1GRI! | fi Samples Comerted, Lower Word | 16 |
| Remal Amberof Samples, Converted, Wpper Ward Mismi |  | 17 |

Read the total number of samples converted. This command is used when sampling has been forced to stop (see WRITING CONTROL REGISTERS). Returns the TOTAL number of samples converted:

TOTAL samples converted $=$ NOC $*$ samples
therefore if 1000 samples have been taken and Number Of Channels $=6$ then the total samples converted is 6000 .

TOTAL samples converted $=65536$ * (UPPER WORD) + LOWER WORD

## NOTE

TOTAL samples converted can be greater than (record length *NOC) if no stop - trigger was received and the samples converted are greater than the record length.

## Model 4012 Only

| Read Memomychanmelmathelest | 3 | 1,2.. | 3 |
| :---: | :---: | :---: | :---: |
|  | 11 | $1 . .4095$ | B |
|  | 12 | $\begin{aligned} & 128=128 \mathrm{~K} \\ & 256=256 \mathrm{~K}, \text { etc. } \end{aligned}$ | C |

## Model 4032 Only



## NOTE

Total Memory/Channel ( 1 k blocks) $=65536^{*}$ UPM+LPM

| WIMSY) /Read Iomal IRAO Miemomy Sime Upper | 20 |  |  |
| :---: | :---: | :---: | :---: |
|  | 21 |  |  |

## M NOTE

Total TRAQ Memory Size ( 1 k blocks) = 65536*TTMSU+TTMSL


## NOTE

Start Address for Data Readout (1k blocks) = 65536*SADU+SADL

## SECTION 9 Diagnostics

During the power-up sequence the TRAQ microprocessor runs a series of diagnostic tests. Failure to pass these tests implies the system is not functional. If a test does not pass a message will be displayed on the "value" LED display while the "function" LED displays the TEST being performed. For most of the test, the controller will continually loop through the failed test to facilitate oscilloscope probing of the failed circuitry. To restart the testing sequence hit the reset button or issue CAMAC $Z$ ( or $C$ ) commands. The tests are performed sequentially as listed below.

## NOTE

In the following discussions the 4012-01 board is on the left side (as viewed from the front) and the 4012-02 (processor board) is the board on the right. The 4012-03 is the front panel board. Also, 4012P units do not use the MEM2 and MEM4 tests as stored data would be erased after power-up.

| \%alme dr: | Function. |
| :---: | :---: |
| No Display |  |
| Eestisescryitions |  |
| Either the 4012-02 board has no +6 V power, the 4012-03 is not connected to the 4012 02 , or there is some failure on the 4012-02 (such as a bad PROM, RAM, etc.) that is inhibiting the processor from initializing. |  |
| Meck: |  |
| Check 4012-02 and 4012-03 connections, 4012-02 fuses. Or generate repetitive CAMAC Z(or C) cycles and probe the T.I. 9995 address/data lines for correct logic states. Immediately after reset, the processor will access the RAM memory (starting at location A000, hex) - check for memory access signals. |  |



## Test Description:

The processor writes an alternating 1010... and 0101... pattern into the onboard static RAM and attempts to read it back.

## Check:

The processor writes an alternating $1010 \ldots$ and $0101 \ldots$ pattern into the onboard static RAM and attempts to read it back.

| Value liED: | Function LED: |
| :---: | :---: |
| INTP | Fail |

## Test Description:

The processor sets-up the 9519 interrupt control chip, fires interrupt \#7 (internally) and checks the 9519's interrupt status register for interrupt \#7.

## Check:

Failure implies either a bad 9519 IC or bad connections to the chip. Since a message is being displayed, the processor and associated bus circuitry are probably O.K. Probe pin 1 of 1L (9519) for chip select. Also, check for wr(write) and rd(read).

| Yalue IED: | Function Leb: |  |
| :---: | :---: | :---: |
| L646 | Fail |  |

## Test Bescription:

This is the first test that checks board interconnections, the state of the 4012-01 board and the TRAQBUS. The processor loads a pattern (AAAA 5555, hex) into the LS646s $(6 \mathrm{H}-9 \mathrm{H})$ on the $4012-01$ board and then reads the pattern back.

## Check:

1) Remove the cable from the 50 pin TRAQBUS connector and restart the test. If the test passes, the problem is either a bad TRAQBUS cable or a bad memory module which is generating data on the bus when not addressed.
2) Check all fuses on the 4012-01 board and the interconnection cable between the 4012-01 and 4012-02
3) If the test still fails, this indicates a component failure on the 4012-01 or 4012-02 board. The 4012-01 has three data busses:
4) A 32-bit data bus (IB31-IB0); main data bus
5) A 16-bit data bus (MD15-MD0); CAMAC data bus
6) A 8-bit data bus (PD7-PD0); $\mu$-processor data bus

Communication between the microprocessor the IB bus is through the CAMAC MD bus; i.e., $\mu$-processor - CAMAC - data bus

After data bytes are latched into the LS646 B latches they are transferred to the A latches and then read back through the same data paths. Any problems on the TRAQBUS will show up during the LS646 B to A transfer. To check the data in the LS646 latches, trigger a scope on pin $9 \mathrm{H}(1)$, the signal which transfers the data in the latches. Check $6 \mathrm{H}(4$ to 11$), 7 \mathrm{H}(4-11)$, etc. for the AAAA 5555 pattern. Failure of the pattern at this point implies either bad signal levels on the PD, MD, or IB bus, defective ICs or bad enable, latch signals to the data path chips.


## Test Description:

Loads a 32-bit pattern (AAAA 5555, hex) into the 32-bit PTS counter and reads the pattern back.

## Check:

Since the "L646" test passed the data bus, connections between the 4012-01 and 401202 board are OK. Also, the $\mathrm{IB}, \mathrm{MD}$, and PD bus are OK. The transfer of data bytes to/from the microprocessor is the same as the "L646" test except data is latched into the PTS counters, not the LS646s. Data is transferred to internal 8-bit latches by strobing the LO-DMA-CNT line. Data is then read when RD-PTS-CNT line goes low ( 4 times to read 4 bytes).

| Value Leb: | Function IED: |  |
| :---: | :---: | :---: |
| ADDR | Fail |  |

## Test Description:

Loads a 32-bit test pattern (AAAA 5555) into the 32-bit address counter. This counter can auto-skip address in increments of 1 to 255 under hardware control only. It is used to readout the data for display or CAMAC.

## Whecle:

The previous tests have checked the $I B$ and other data busses. Therefore, any problems are probably associated with internal chip problems.


| Value liED: | Function IED: |
| :---: | :---: |
| ADAU | Fail |

## Test Description:

Loads zero into the address counters, 128 into the auto-skip register and checks for correct auto-incrementing of the address counters after generating address strobes. The test is performed 32 times (addresses 0 to 4096, in increments of 128). The addresses are read and checked after each of the 32 address strobes.

## Check:

Since test "ADDR" has passed, this test should only fail due to a faulty auto-increment register or faulty overflow logic from counters.


Loads FFFF FFFE (hex) into the address counters, increments two times and checks for overflow reset (address $=0$ ). The address overflow counter is used to reset the memory modules' internal address counters to zero after the end of memory has been reached during writing or reading. This counter is incremented each time counter (counts in 64 K increments) and reaches its terminal count when the memory space is exhausted. The overflow triggers a 50 nsec . reset pulse, which resets the controller and memory module internal address counters. On the first address cycle the addresses increment to FF FFFF, hex, and the next address cycle causes the overflow to reset the address counters and reload.

## Whecle:

Since the address counters have passed the three previous tests, any problems should be associated failed ICs.


## Test Descriptiont

Loads a 1 into the PTS counters, increments the counters 8 times and reads back the data. Repeats the same test starting with an initial count of FF, FFFF, and FF FFFF (hex).

## Check:

Since the "LPTS" test passed this test should only fail due failed ICs.

| Value IED: | Function Lem: |
| :---: | :---: |
| PTOV | Fail |

## Test Description:

Loads FFFF FFFE (hex) into the PTS counters, increments one time and checks for interrupt \#3 on. When the PTS counters. reach the terminal count of FFFF FFFF(hex), the DMARCO goes low which in turn generates interrupt \#3 to the 4012-02 board.

## Check:

Since the PTS counters have passed the "LPTS" and "PTIN" tests the only problems should be due to faulty overflow circuitry.


## Test Description:

This is the first test for the memory modules. At this point all of the 4012-01 diagnostics have passed. This test performs the following functions:

1) Determines how much memory is on the TRAQ bus.

Checks that interrupt \#6 in generated when the memory module returns the DARDY signal.

The 4012 assumes that there is at least 128 K words of memory on the bus and will fail the test if no memory module responds with a DARDY, when address FFFF (hex) is addressed. The modules are organized as 32 -bit words and each module's internal address counters range from FFFF-0000, hex. This is equivalent to $64 \mathrm{~K}, 32$-bit words or 128 K of 16 -bits words. The test proceeds as:

1) Address 0000 FFFF is loaded into the memory modules.
2) A data cycle (DACYC) is generated.
3) The processor looks for interrupt \#6 on.

If interrupt \#6 is not on after the first DACYC, the test fails as either no memory is present or there are logic problems.

If interrupt \#6 is on, the address is incremented by 64 K (i.e. to 1 FFFF , hex) and loaded into the memory module, which generates a DACYC. This continues unless a DARDY is not returned signifying no more memory is present.

## Check:

Check the I.D. switches on the memory modules. One of the units must have I.D. $=0$. Also check the TRAQ bus cable. If the test still fails, set another module on the bus to I.D. $=0$ (set the original modules' I.D. $=7$ ) and rerun the test. If the test now passes, the original module was faulty. If the test still fails, probe the DARDY signal on the 4012, sheet 2 . DARDY is an open collector signal so if any module is faulty, the line could be held down.


This test writes the address of the first word in each 32 bit, 64 k memory block on the TRAQ bus, i.e. the word at location 0000 is loaded with 0000 and then checked. The word at address 10000 (hex) is loaded with 10000 and then checked, etc. This is a very rough memory test to quickly see if there are any gross memory failures. This test will usually pickup any bad memory chips that are totally failing.

## Check:

Check which memory module has it SEL LED on. This is where the failure is occurring. Probe the data lines (synchronizing with DARDY to locate the bad memory chip).


## Test Descriptiont

This is the final diagnostic test and tests all the memory on the TRAQ bus in 1 k block increments. Data is written into memory using the address counters in the 4012-01. A 1 MHz clock is used to write the data. After the memory block is written, the processor reads and checks every 64th memory location. If the test fails, the processor will remain in a loop writing/reading at the block that failed. The value displayed on the LEDs is the block being tested.

## Check:

Check that the 1 MHz clock is working. If no clock is present, check the clock circuitry on the 4012-02 board. Otherwise, check the module for faulty logic or a bad memory locations.

## SECTION 10 Switch Options

## CLK2 16th Bit Set

The $4012 / 4032$ is normally delivered with the 16 th data bit set to the CLK2 status detect line. Whenever CLK2 is active the 16th bit of the data will be set to one (1). This option can be defeated by changing the switch settings on the 4012-01 board. This switch is accessible at the top of the module, left side.

This allows the 16th data bit from the signal channels to be stored in memory.


## Installation of TRAQ Firmware

Firmware for the $4012 / 4032$ is programmed into two 64 k EPROMs which can be field upgraded by installing new EPROM chips into the control board. Occasionally DSP may send out new revisions of this software. To install the new EPROMs place the unit on a table with the front panel facing you and:

1) Remove the back panel and open the unit (it may be necessary to remove the right side panel).
2) Remove the 28-pin integrated circuits in sockets E1 and E2 which are located at the top of the right side printed circuit board. The I.C. will have a revision number on it such as REV 1.10. Be sure to note the orientation which has pin 1 facing the rear of the module.
3) Install the new EPROMs in the same sockets with the same orientation.
4) Close the unit and remount the rear panel.
5) Install the unit in the crate and turn the power on. After diagnostics are complete the new revision number should be displayed.
6) If the unit does not power-up properly check for bent pins or incorrect installation of the EPROMs.

## SECTION 11 SERIES 5000 Memory Modules

## General Description

Models $5004, \ldots 5432$ and up are high density memory modules which store data from the TRAQ 4012/4032 controllers.

Memory in the units is organized as 32 -bit words. The units can write/read data at a maximum rate of 8.0 Megasamples/second (a sample is a 16 bit data word). The maximum number of modules on the bus is limited to 8 or the maximum allowed memory size ( 16 Megasamples for 4012 controllers; or 256 Megasamples for 4032 controllers). All communication with the memory module is through the front panel TRAQBUS connector; the CAMAC connector supplies power only. The TRAQBUS is a multiplexed address/data bus with the ability to write/read data up to 8.0 Megasamples/second. The memory consists of dynamic RAMS with on board refresh control or static rams (Model 5200 only).

## Front Panel Indicators and Controls

## LED Indicators



| waite | Indicates that the module is enabled for writing data to memory (when the LED is on) or reading to the Controller (when the LED is off). |
| :---: | :---: |
| SIEIL | Indicates that the module is selected for reading/writing. Only one memory module is selected at a time |
| IBSMPO | Indicates the position of the module ID switches. |
| wrill LOEK | Indicates that the memory cannot be over-written. (5200 series only) |

## Module ID Switches

ID3,ID2,ID1,ID0:

## NOTES

1) Some $500 \times$ module have only 2 or 3 ID switches
2) The following discussion assumes:
a) Only one type of memory module used (for example - multiple 5004 modules); consult the factory for ID switch settings if you need to mix different types of modules (example - 5005 and 5004).
b) Memory modules are installed immediately to the left of the controller.

Four switches which set the module identification number. The ID LEDs are on when the switch is in the "on" position. Up to 8 memory modules can be installed on the TRAQBUS and these switches determine which module will be "module $0, "$ "module 1, " etc. The ID switches must be set so that one module has ID zero, one module ID one, (up to the number of installed modules -1 ).

| D | ID3 | D2 | D1 | DD | Use this setting for module: |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | off | off | off | off | Module directly to left of controller |
| 1 | off | off | off | on | 2nd memory module to left of controller |
| 2 | off | off | on | off | 3rd memory module to left of controller |
| 3 | off | off | on | on | 4th memory module to left of controller |
| 4 | off | on | off | off | 5th memory module to left of controller |
| 5 | off | on | off | on | 6th memory module to left of controller |
| 6 | off | on | on | off | 7th memory module to left of controller |
| 7 | off | on | on | on | 8th memory module to left of controller |
| 8 | on | off | off | off | LD NOTE |
| 9 |  |  |  |  | Following ID's are used when <br> 10 |
| on | off | off | on | mixing different memory model types |  |
| 11 | on | off | on | on |  |
| 12 | on | on | off | off |  |
| 13 | on | on | off | on |  |
| 14 | on | on | on | off |  |
| 15 | on | on | on | on |  |

Anytime modules are added to the TRAQ system or ID numbers changed, the controller should be reset or re-powered to initiate diagnostics.

## Input Signal (5200 Series Only)

## Write Lock

TTL signal, LEMO type input connector, internally pulled-up to 5 Volts by a 10 Kohm resistor. Whenever the Write Lock input signal (WLIS) is driven to a TTL low, the memory cannot be overwritten with new data. When power is applied to the module an internal signal generates a write lock. As the controller starts its power-up diagnostics it will reset the internal write lock unless the WLIS signal is present. The presence of the WLIS will always prohibit overwriting the memory.

## Section 12 traQ Digitizer Modules

TRAQ data acquisition is performed by modular Analog-to-Digital Converters (ADCs). These modules include the 8 channel, ( 100 KHz DSP 2812), 4 channel ( 1 MHz DSP2860) and others. Multiple modules may be connected to form a multichannel ( 256 maximum) system. Features common to all DSP data acquisition modules are:

1) High Resolution
2) Simultaneous Sampling
3) Fully Independent Channels
4) Modularity

Each channel is fully independent, incorporating an individual fully differential amplifier, track and hold, and ADC. This allows any or all channels to be used simultaneously at a constant data acquisition rate.

## TRAQ Digitizer Module Specifications

| Model | 2812 | 2814 | 284\% | 2860 | 2824 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Sampling Rate (KiloSamplestSect | 100 | 100 | 1000 | 1000 | 2000 |
| Aumber of Chammels | 8 | 4 | 4 | 4 | 1 |
| Maximum Channels/Controller ar maximum Sampling Rate | 80 | 80 | 8 | 8 | 4 |
| Plesolution (bits) | 12 | 14 | 14 | 12 | 12 |
| Imput Vollage Range(volis) | $\pm 5$ | $\pm 10$ | $\pm 10$ | $\pm 5$ | $\pm 5$ |
| Inpu. Impedance (olm) | 100K | 100K | 100K | 100K | 100K |
| Bandurdilmesabient) | 50 K | 50K | 500K | 500K | 500K |
| Bundwidus (3ab)(14) | 100K | 100K | 1 M | 1 M | 1 M |
| EMRAR(acilom Hzedr. | 80 | 80 | 94 | 72 | 80 |
| CMMRMOLS! | $\pm 12$ | $\pm 12$ | $\pm 20$ | $\pm 12$ | $\pm 12$ |
| Impui Protection acy Molis) | $\pm 50$ | $\pm 50$ | $\pm 100$ | $\pm 50$ | $\pm 50$ |
| Demamerrom(\%) | $\pm 0.1$ | $\pm 0.1$ | $\pm 0.1$ | $\pm 0.1$ | $\pm 0.1$ |
| DCO Ofiset Error (\% of FS) | $\pm 0.1$ | $\pm 0.1$ | $\pm 0.1$ | $\pm 0.1$ | $\pm 0.1$ |
| Integral Nontlineariy, (LSBI) | $\pm 0.5$ | $\pm 0.5$ | $\pm 0.5$ | $\pm 0.5$ | $\pm 0.5$ |
| Differential Monm Inearity ISPI | 1 | 1 | 1.5 | 1 | 1 |
|  | $<15$ | $<15$ | $<15$ | $<15$ | $<15$ |
| Giamel Chanm Mime Skewl | <100 | <100 | $<100$ | $<100$ | $<100$ |

## Temperature Range

$\begin{array}{lr}\text { Operational: } & 10-55^{\circ} \\ \text { Storage: } & -5-85^{\circ}\end{array}$

## Front Panel Description

## LED Indicators

| ADCY | Momentary LED. Indicates that an address cycle has been generated. |
| :---: | :---: |
| cvt | Indicates module is performing analog to digital conversions. The indicator will appear to be continuously on for sampling rates greater than 10 samples per second. |
| SI | Indicates module is currently selected for data transfer from the internal data buffer. The indicator will appear to be continuously on for rates greater than 10 samples per second. |
| In3-min | Indicates module identification number (module address) as determined by MODULE ID switches. |

## Module ID Switches

Four switches which set the module identification number. The ID LEDs are on when the switch is in the "on" position. Up to 16 ADC modules can be installed on the ADCBUS and these switches determine which module will be "module 0 ," "module 1, " etc. The $\mathbb{D}$ switches must be set so that one module has D zero, one module D one, (up to the number of installed modules -1 ).

Data Acquisition module IDs must be set according to the following rules:
1)

| Madul. |  |  |  |  | Mlimael Munbers: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 B | 1103 | D2. | 1131: | 110 | 2812 | 2814 | 2840 | 2860 | 2824 |
| 0 | 0 | 0 | 0 | 0 | 1-8 | 1-4 | 1-4 | 1-4 | 1 |
| 1 | 0 | 0 | 0 | 1 | 8-16 | 5-8 | 5-8 | 5-8 | 2 |
| 2 | 0 | 0 | 1 | 0 | 17-24 | 9-12 | 9-12 | 9-12 | 3 |
| 15 | 1 | 1 | 1 | 1 | 120-128 | 60-64 | 60-64 | 60-64 | 16 |

2) A module with an $I D=0$ must be present in the system.
3) Module IDs must be contiguous (i.e., no gaps in channel numbers are allowed).
4) Module IDs must be unique (i.e., no modules with identical channel numbers are allowed).

## NOTE

The physical placement of modules on the TRAQ bus is not restricted.

## Input Signal Connectors

Differential input signal connectors mate with:
LEMO - F0.302 NYL U/3. 7 or equivalent.

## Bipolar/Unipolar Input Option

All digitizer modules are delivered and calibrated in the bipolar input mode. Some modules have internal jumpers for unipolar mode.

## NOTE

Internal jumpers are not computer readable.

| Mindel | 2812 | 2814 | 2840 | 2850 | 2824 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Briousammex vonimere | +4.998 | 9.9988 | 9.9988 | +4.998 | +4.998 |
| Priolsm Mrsuomisuct | -5.000 | -10.000 | -10.000 | -5.000 | -5.000 |
|  | 2048 | 8192 | 8192 | 2048 | 2048 |
|  | +9.998 |  |  | +9.998 | +9.998 |
| UMADMARMAMOMTASA | 0.0 |  |  | 0.0 | 0.0 |
|  | 0 |  |  | 0 | 0 |

Independent mode selection is available for each channel. Selection is made via jumpers within the module. Refer to the MODULE INFORMATION section of the manual for their locations.

## Input Signal Connection

Each ADC channel has a high impedance, wide bandwidth differential amplifier input.
Connector compatibility:

LEMO RA0.302NYL dual pin connector mates with LEMO F0.302NYLU/3.7


The 2812 M is a special version of the 2812 with a multipin cable input which is compatible with the 1008 amplifiers; this module uses an AMP 204731-1 w/ 205172-8 Female Pins which mates with AMP 204744-1 w/ 203816-3. The pin-out for this connector is:

| cHANMEI\% | ÆM | $\stackrel{\pi}{\mu}$ | SIG MAD |
| :---: | :---: | :---: | :---: |
| 1 | 1 A | 2A | 1B |
| 2 | 1 C | 2C | 2B |
| 3 | 4A | 5A | 4B |
| 4 | 4C | 5C | 5B |
| 5 | 8A | 9A | 8B |
| 6 | 8C | 9C | 9B |
| 7 | 11A | 12A | 11B |
| 8 | 11C | 12C | 12B |

## Signal Conditioning

In order to maintain signal quality and, therefore, digitizer accuracy, certain signal conditioning procedures must be observed when connecting the TRAQ system to a signal source.

1) Use differential connections for analog signals. If the source is single ended, connect one side of the differential pair to the source ground.
2) Use twisted pair shielded cables.
3) Shield all analog signals to minimize inter-channel coupling and noise pickup. Ground all shields at a single, common ground to avoid ground loops.
4) Use low impedance sources, cabling, and connections. The DSP ADCs can resolve a milliVolt Voltage changes. The signal source impedance, as measured at the TRAQ channel input, must be less than 200 Ohms in order to maintain system accuracy.


## SECTION 13 <br> Data Acquisition Module Specific Information

The following sections describe in detail each of the TRAQ Data Acquisition modules. This includes information on selecting available options and calibration procedures.

## Model 281212 bit / 100 kHz / 8 Channel ADC Bipolar/Unipolar Signal Input Options

1) To select BIPOLAR input option remove jumper labeled "UNI" next to R21 component at desired channel.
2) To select UNIPOLAR option, install jumper at position labeled "UNI" next to R21 component at desired channel.

## NOTES

1) Make sure R19 is 10 Kohms at the desired channel. On some early units R19 was 51.1 Kohms.
2) Signal input is connected to inverting channel input. Ground is connected to non-inverting channel input .

## Bipolar Calibration and Alignment

Each channel of the DSP 2812 has an individual set of calibration adjustments. Access to the offset, gain, and common mode rejection trims is achieved by removing the left-hand side cover. Drawing 2812A-01-AD indicates the location of each channel and the adjustments for each.

1) Set channel to bipolar mode.
2) Set digitizer sampling clock to 100 KHz .
3) Connect + ve channel input to gnd.

Connect -ve channel input to gnd
4) Digitize and average over 10 data samples.

Adjust R21 for averaged reading of 2048.
5) Connect +ve channel input to gnd.

Connect -ve channel input to +4.900 Volt reference.
6) Digitize and average over 10 data samples.

Adjust R22 for averaged reading of 41.
7) Connect $+v e$ channel input to +4.900 Volt reference.

Connect -ve channel input to +4.900 Volt reference.
8) Digitize and average over 10 data samples.

Adjust R25 for averaged reading of 2048.

## Unipolar Calibration and Alignment

1) Perform BIPOLAR MODE calibration first.
2) Set channel to unipolar mode.
3) Set digitizer sampling clock to 100 KHz .
4) Connect -ve channel input to +5.000 Volt reference.

Connect +ve channel input to gnd.
5) Digitize and average over 10 data samples.

Adjust R21 for averaged reading of 2048.

## Common Mode Rejection

1) Set channel to bipolar mode.
2) Connect + ve channel input to $10 \mathrm{v} \mathrm{pk}-\mathrm{pk} 25 \mathrm{KHz}$ sinewave.
3) Digitize and display reconstructed data.

Adjust R25 for minimum amplitude display.

## Model 281414 bit / 100 kHz / 4 Channel ADC Bipolar Calibration and Alignment

1) Set digitizer sampling clock to 100 kHz .
2) Connect both inputs of the unit under test to system ground. Adjust R19 until the digital data from the unit under test reads 8188 (decimal).
3) Connect the non-inverting input of the unit under test to the precision $D C$ source. Set the source output Voltage to 9.990 Volts. Adjust R18 until the digital data from the unit under test reads 16302.

## Model 284014 bit / 1 mHz / 4 Channel ADC Bipolar Calibration and Alignment

1) Set digitizer sampling clock to 100 kHz .
2) Connect both inputs of the unit under test to system ground. Adjust

Channel 1 R51

Channel 2 R69
Channel 3 R14
Channel 4 R32
until the digital data from the unit under test reads 8188 (decimal).
3) Connect the non inverting input of the unit under test to the precision DC source. Set the source output Voltage to 9.990 Volts. Adjust

Channel 1 R53
Channel 2 R21
Channel 3 R16
Channel 4 R34
until the digital data from the unit under test reads 16302 .

## Model 282412 bit / 2 mHz / 1 Channel ADC

Access to the DSP 2824 gain, offset, and common-mode rejection adjustments is achieved by removing the left hand side cover. Drawing 2824-01-AD indicates the locations of these adjustments.

## Bipolar Calibration and Alignment

1) Connect both inputs of the unit under test to system ground. Adjust R30 until the digital data from the unit under test reads 2048 (decimal).
2) Connect the non-inverting input of the unit under test to the precision DC source. Set the source output voltage to 4.974 Volts. Adjust R9 until the digital data from the unit under test reads 4085.
3) Repeat step 1. If no adjustment is necessary, continue to step 4; otherwise repeat steps 1 and 2 until there is no change when step 1 is repeated.
4) Connect both inputs of the unit under test to the precision voltage source. Adjust R10 until the digital data from the unit under test reads 2048.

## Unipolar Calibration and Alignment

1) Select BIPOLAR MODE* and perform BIPOLAR MODE calibration.
2) Select UNIPOLAR MODE*.
3) Connect both non-inverting and inverting inputs to ground. Adjust R30 until a digital reading of between 0 and 1 is recorded.

## NOTE

See sheet 1 of 2824 schematic for selecting UNIPOLAR or BIPOLAR MODES.

## Model 286012 Bit / 1mHz / 4 Channel ADC Bipolar/Unipolar Signal Input Options

## Bipolar

Install jumper at position labeled "BI" for the desired channel(s). (factory setting)

## Unipolar

Install jumper at position labeled "UNI" for the desired channel(s).

## Calibration and Alignment

Each channel of the DSP 2860 has an individual set of calibration adjustments. Access to the offset, gain, and common mode rejection trims is achieved by removing the left hand side cover. Drawing 2860-01-AD indicates the location of each channel and the adjustments for each.

## Bipolar Mode Calibration

1) Set channel to bipolar mode according to the previous section
2) Set digitizer sampling clock to 1 MHz .
3) Connect 0.000 Volt reference to + input of channel.

Connect 0.000 Volt reference to - input of channel.
4) Adjust R12 (Offset) so that the digitized readout from the Controller (averaged over 10 samples) reads $2047.5( \pm 0.5)$.
5) Connect +4.900 Volts reference to + input of channel.

Connect 0.000 Volts reference to - input of channel.
6) Digitize and average over 10 data samples.

Adjust R27 (+Gain) for averaged reading of 4054 ( $\pm 0.5$ ).
7) Connect +4.900 Volt reference to + input of channel.

Connect +4.900 Volt reference to - input of channel.
8) Digitize and average over 10 data samples.

Adjust R34 (-Gain) for averaged reading of $2047.5( \pm 0.5)$.

Appendices

## Ordering Information and Warranty

## Ordering

When ordering, please specify the complete Model Number along with any options, product description, and quantity. Orders may be placed by written order, telephone, TWX/Telex or FAX. Telephone orders must be confirmed in writing. All orders are subject to the approval of DSP Technology's Credit Department which is indicated by confirming sales order issued by the Company. The minimum order is one hundred ( $\$ 100$ ) dollars, excluding transportation charges.

Customers should send their orders to:

DSP Technology Inc.
Order Processing Department
48500 Kato Road
Fremont, CA 94538
Telephone: (415) 657-7555
Telex: 283608
FAX: 415-657-7576

## Pricing

Published prices cover standard packing only and do not include shipping, insurance, taxes, or any customs charges. All prices are subject to change without notice. All prices are F.O.B. Fremont, California. Please contact factory for volume discounts.

## Payment Terms

Unless otherwise indicated, terms of payment for domestic orders, except for turn-key module/system, are net thirty (30) days from date of shipment. Terms of payment for turn-key systems are $40 \%$ of the written contracted price
submitted with the purchase order, $40 \%$ due net 30 days after shipment, $20 \%$ due net 30 days after acceptance of the system at the customer's facility (which must be completed within 30 days after shipment). A turn-key system is defined as customized hardware and software combination for which performance specifications are written that communicate how the system will perform for a specific application. Terms for orders outside the U.S. are cash in advance or irrevocable letter of credit, unless other terms have been previously arranged.

All orders placed with DSP Technology are binding and are subject to a cancellation charge of twenty five (25) percent of the selling price if cancelled.

## Shipping

Domestic shipments are made by UPS, air freight, or truck. Shipping charges for UPS services are prepaid and charges added to the invoice, while other shipping methods are on a freightcollect basis. Overseas shipments are made by air freight.

Claims for shipping damages must be reported and confirmed in writing to the delivering carrier no later than fifteen (15) days after date of receipt. Claims for shortages of material must be made to DSP Technology within thirty (30) days after receipt of shipment.

## Returns

DSP Technology must be notified before any product is returned for any reason. The Customer Service Department must
issue a Returned Material Authorization (RMA) number before any product can be accepted for credit, exchange or repair.

All returns for credit or exchange are subject to DSP Technology's approval and will incur a restocking charge of twenty five (25) percent, as well as any incoming transportation charges or other fees incurred by DSP Technology Inc.

## Other Services

Contact DSP Technology for details regarding the following services: Onsite consultation, Service contracts, System integration, and Installation.

# PRODUCT <br> WARRANTY 

DSP TECHNOLOGY ("DSPT") warrants its products to be free from defects in material and workmanship and to meet DSPT's performance specifications. The warranty period which begins from the date of shipment to the buyer, is 90 days for ODAS products and one year for all other products. The warranty is limited by the paragraphs below.

## Return to Factory

If a buyer discovers a defect in a DSPT product covered by this agreement, buyer's exclusive remedy is to ship the product back to DSPT's Fremont factory, where DSPT will, at its option, either repair or replace the product. This remedy applies if DSPT receives the returned product on or before the tenth day after the expiration of the warranty period and the buyer notifies DSPT of the defect before returning the product.

## Cost of Repairs or Replacement

Buyer must prepay freight charges to DSPT. DSPT will pay standard return freight to buyer. Buyer will be charged for premium freight if that method of transport is requested by buyer. There is no other charge for repair or replacement of during warranty period.

## Transferable Warranties

In addition to the foregoing warranty, DSPT also provides the buyer the transferable warranty, if any, provided to DSPT by the manufacturers of other products such as terminals and disk systems supplied by DSPT as part of a total system.

## Limitation

The foregoing constitutes DSPT's entire warranty, expressed, implied, and/or statutory (except as to title), ad to any other party for any breach of such warranty and for damages, whether direct, special, incidental, or consequential.

[^0]Other than as expressly provided in this document, no warranties expressed or implied, including any warranty of merchantability of fitness for a particular purpose are made. No employee, representative, or agent or seller has any authority expressed or implied to alter or supplement the terms of this warranty.
























































## A

Alphanumeric LED Indicators, 15
Analog-to-Digital Converters, 4

B

Bipolar
Model 2860, 83
Bipolar Calibration and Alignment, 81
Model 2812, 79
Model 2824, 82
Model 2840, 81
Bipolar Mode Calibration
Model 2860, 83
Bipolar/Unipolar Signal Input Options
Bipolar, 83
Model 2812, 79
Model 2860, 83
BipolarCalibration and Alignment
Model 2814, 81

C

Calibration and Alignment
Model 2860, 83
CAMAC Control, 27

CLK2 16th Bit Set, 65
Common Mode Rejection
Model 2812, 81
Control Registers
Model 4012, 39
Model 4012 Only, 53
Model 4032, 43
Controlling Sampling and Data Readout From CAMAC, 30
D
Data Acquisition Module
Model 281212 bit/ $100 \mathrm{kHz} / 8$ Channel ADC, 79
Data Acquistion Module, 79
Data Streamout, 35
Data Streamout with Auto-restart, 36
Diagnostics, 55
Digital-to-Digtal Converters t, 5
F

Front and Rear Panel Flat Cable Bus Connectors, 25
Front Panel
LED Indicators, 21
Signals, 23
Switch Controls, 22
Front Panel Indicators and Controls, 15
Alphanumeric LED Indicators, 15
CAMAC Control, 27

Front and Rear Panel Flat Cable Bus Connectors, 25
Front Panel LED Indicators, 21
Front Panel Signals, 23
Front Panel Switch Controls, 22
LED Indicators, 67
Models 4012P/4032P Rear Panel Signals, 24
Front Panel Indicators and Controls for Model 5000 Series, 67
G
General Description
4012P/4032P, 12
Model 4012 and Model 4032, 11
Model 5000 Series, 67

I

Input Signal, 69
Installation, 7
System Interconnections, 7
TRAQ Firmware, 66
L
LED Indicators, 21
M
Memory Modules, 67
General, 67
Input Signal, 69
Write Lock, 70
Model 2812

Bipolar Calibration and Alignment, 79
Bipolar/Unipolar Signal Input Options, 79
Common Mode Rejection, 81
Unipolar Calibration and Alignment, 80
Model 281212 bit/ $100 \mathrm{kHz} / 8$ Channel ADC, 79
Model 2814, 81
Bipolar Calibration and Alignment, 81
Model 2824, 82
Bipolar Calibration and Alignment, 82
Unipolar Calibration and Alignment, 83
Model 2840, 81
Bipolar Calibration and Alignment, 81
Model 2860
Bipolar Mode Calibration, 83
Bipolar/Unipolar Signal Input Options, 83
Bipolar, 83
Unipolar, 83
Calibration and Alignment, 83
Model 286012 bit/ $/ \mathrm{mHz} / 4$ Channel ADC, 83
Model 4012, 53
Model 4012 and 4032 TRAQ Controllers, 11
Model 4012 and Model 4032
Differences, 13
Model 4012 and Model 4032 TRAQ Controllers
General

System Diagnostics, 13
General Description, 11
Model 4012 Control Registers, 39
Model 4012/4032 Control Registers
Reading, 49
Model 4012P and Model 4032P, 12
Model 4032, 53
Model 4032 Control Registers, 43
Model 4032/4012 Control Registers
Model 4012 Only, 53
Model 4032 Only, 53
Model 5000
Input Signal, 69
Model 5000 Series, 67
Front Panel Indicators and Controls, 67
LED Indicators, 67
Models 4012 and 4032 TRAQ Controllers
General Description
4012 and 4032 Differences, 13
4012P/4032P, 12
Models 4012/4032 Control Registers
Data Streamout, 35
Writing, 31
Models 4012P/4032P Rear Panel Signals, 24
Models 5000
Module ID Switches, 68
Module Switch Settings, ..... 69
Write Lock, 70
Models 5000 Memory Modules
General Description, 67
Module ID Switches, ..... 68
Module Switch Settings, 69
Module Switch Settings, ..... 69
P
Programming the $4012 / 4032$
Controlling Sampling and Data Readout From CAMAC, 30
Programming the 4012/4032 Control Registers, 27
R
Reading 4012/4032 Control Registers, ..... 49
S
Section 1 TRAQ System, 1, 10
Section 2 TRAQ Controllers, 11, 10-13
Section 3 Front Panel Indicators, 15, 13-25
Section 4 Programming the 4012/4032 Control Registers, 27, 30
Section 5 Writing 4012/4032 Control Registers, 31-38
Section 6 Model 4012 Control Registers, 39, 41
Section 7 Model 4032 Control Registers Only, 43-47
Section 8 Reading the 4012/4032 Control Registers, 49-54
Section 9 Diagnostics, 55-63
Section 10 Switch Options, 65-66

Section 11 Series 5000 Memory Modules, 67-70
Section 12 TRAQ Digitizer Modules, 71-77
Section 13 Data Acquisition Module, 79-84
Signals, 23
Switch Controls, 22
Switch Options, 65
CLK2 16th Bit Set, 65
Installation of TRAQ Firmware, 66
System Description, 1
System Diagnostics
Model 4012 and Model 4032, 13
System Interconnections, 7
T
TRAQ Contollers, 2
TRAQ Controllers
Model 4012 and Model 4032, 11
TRAQ Current and Power Requirements, 6
TRAQ Digitizer Modules, 71
Front Panel Description, 73
LED Indicators, 73
Module ID Switches, 73
Bipolar/Unipolar Input Option, 74
Input Signal Connectors, 74
Input Signal Connection, 75
2812M, 76

Signal Conditioning, 76
TRAQ Digitizer Module Specifications, 72
Temperature Range, 72
TRAQ Installation, 7
TRAQ Memories, 3
TRAQ System, 1
Analog-To-Digital Converters, 4
Digital-to-Digital Converters, 5
System Description, 1
TRAQ Controllers, 2
TRAQ Current and Power Requirements, 6
TRAQ Installation, 7
System Interconnections, 7
TRAQ Memories, 3
Typical TRAQ Configurations, 5
Typical TRAQ Configurations, 5
U
Unipolar
Model 2860, 83
Unipolar Calibration and Alignment
Model 2812, 80
Model 2824, 83
W
Write Lock, 70
Writing Common 4012/4032 Control Registers, 31

## Data Streamout, 35

Data Streamout with Auto-restart, 36


[^0]:    ${ }^{1}$ Excludes Software and ODAS Products

