

# Nx586<sup>™</sup> Processor and Nx587<sup>™</sup> Floating Point Coprocessor Databook

PRELIMINARY April 14, 1994

**NexGen™** Microproducts, Inc. 1623 Buckeye Drive Milpitas, CA 95035

### Copyright © 1993, 1994 by NexGen Microproducts, Inc.

The goal of this databook is to enable our customers to make informed purchase decisions and to design systems around our described products. Every effort is made to provide accurate information in support of these goals. However, representations made by this databook are not intended to describe the internal logic and physical design. Wherever product internals are discussed, the information should be construed as conceptual in nature. No presumptions should be made about the internal design based on this document. Information about the internal design of NexGen products is provided via nondisclosure agreement ("NDA") on a need to know basis.

The material in this document is for information only and is subject to change without notice. NexGen reserves the right to make changes in the product specification and design without reservation and without notice to its users. THIS DOCUMENT DOES NOT CONSTITUTE A WARRANTY OF ANY KIND WITH RESPECT TO THE NEXGEN INC. PRODUCTS, AND NEXGEN INC. SHALL NOT BE LIABLE FOR ANY ERRORS THAT APPEAR IN THIS DOCUMENT.

All purchases of NexGen products shall be subject to NexGen's standard terms and conditions of sale. THE WARRANTIES AND REMEDIES EXPRESSLY SET FORTH IN SUCH TERMS AND CONDITIONS SHALL BE THE SOLE WARRANTIES AND THE BUYER'S SOLE AND EXCLUSIVE REMEDIES, AND NEXGEN INC. SPECIFICALLY DISCLAIMS ANY AND ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, AGAINST INFRINGEMENT AND OF MERCHANTABILITY. No person is authorized to make any other warranty or representation concerning the performance of the NexGen products. In particular, NexGen's products are not specifically designed, manufactured or intended for sale as components for the planning, design, construction, maintenance, operation or use of any nuclear facility or other ultra-hazardous activity, and neither NexGen nor its suppliers shall have any liability with respect to such use

### Trademark Acknowledgments

NexGen, Nx586, Nx587, RISC86, NexBus, NxPCI, and NxVL are trademarks of NexGen Microproducts, Inc..

IBM, AT, and PS/2 are registered trademarks of International Business Machines, Inc. Intel is a registered trademark of Intel Corporation. i386, i387, i486 and Pentium are trademarks of Intel Corporation. Tri-state is a registered trademark of National Semiconductor Corporation. VL-Bus is a trademark of Video Electronics Standards Association.

#### Restricted Rights and Limitations

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in technical Data and Computer Software clause at 252.277-7013.

# Contents

Preface	v
Notation	v
Related Publications	vii
Nx586 Features and Signals	1
Nx586 Pinouts by Signal Names	4
Nx586 Pinouts by Pin Numbers	
Nx586 NexBus Signals	
NexBus Arbitration	10
NexBus Cycle Control	12
NexBus Cache Control	14
NexBus Transceivers	16
NexBus Address and Data	17
Nx586 L2 Cache Signals	22
Floating Point-Coprocessor Bus Signals (on Nx586)	23
Nx586 System Signals	
Nx586 Clock	26
Nx586 Interrupts and Reset	27
Nx586 Test and Reserved Signals	28
Nx586 Alphabetical Signal Summary	29
Nx587 Features and Signals	33
Nx587 Pinouts by Signal Names	35
Nx587 Pinouts by Pin Numbers	
Floating Point Coprocessor Bus Signals (on Nx587)	39
Nx587 System Signals	
Nx587 Clock	41
Nx587 Interrupts and Reset	42
Nx587 Test and Reserved Signals	
Nx587 Alphabetical Signal Summary	43

Hardware Architecture	45
Bus Structure	45
NexBus	
L2 Cache Bus	
Floating-Point Coprocessor Bus	
Operating Frequencies	49
Internal Architecture	
Storage Hierarchy	
Transaction Ordering	56
Cache and Memory Subsystem	57
Characteristics	57
Cache Coherency	59
State Transitions	60
Invalid State	63
Shared State	64
Exclusive State	64
Modified State	65
Interrupts	66
Clock Generation	67
Bus Operations	69
Accesses on the Level-2 Cache Bus	69
NexBus Arbitration and Address Phase	70
Single-Qword Memory Operations	
Cache Line Memory Operations	
I/O Operations	76
Interrupt-Acknowledge Sequence	77
Halt and Shutdown Operations	
Obtaining Exclusive Use Of Cache Blocks	
Intervenor Operations	80
Modified Cache-Block Hit During Single-Qword Operations.	81
Modified Cache-Block Hit During Four-Qword (Block) Opera	ations. 82
Electrical Data	83
Mechanical Data	85
Glossary	93
Index	90

# **Figures**

Figure 1	Nx586 Signal Organization	3
Figure 2	Nx586 Pin List, By Signal Name	4
Figure 3	Nx586 Pin List, By Signal Name (continued)	5
Figure 4	Nx586 Pin List, By Pin Name (continued)	
Figure 5	Nx586 Pin List, By Pin Number (continued)	
Figure 6	Nx586 Pinout Diagram (Top View)	8
Figure 7	Nx586 Pinout Diagram (Bottom View)	
Figure 8	NexBus Address and Status Phase	
Figure 9	Byte-Enable Usage during I/O Transfers	. 19
Figure 10	Byte-Enable Usage during Memory Transfers	
Figure 11	Bus-Cycle Types	
Figure 12	Nx587 Signal Organization	
Figure 13	Nx587 Pin List, By Signal Name	.35
Figure 14	Nx587 Pin List, By Pin Number	
Figure 15	Nx587 Pinout Diagram (Top View)	
Figure 16	Nx587 Pinout Diagram (Bottom View)	. 38
Figure 17	Single-Processor System Diagram	
Figure 18	NxVL-Based Single-Processor System Diagram	
Figure 19	Operating Frequencies (66MHz Processor)	
Figure 20	Nx586 Internal Architecture	
Figure 21	Storage Hierarchy (Reads)	
Figure 22	Storage Hierarchy (Writes)	
Figure 23	Cache Characteristics	
Figure 24	Basic Cache-State Transitions	. 61
Figure 25	Cache State Controls	62
Figure 26	Bus Snooping	. 63
Figure 27	Clocking Modes	
Figure 28	Level-2 Cache Read and Write	.70
Figure 29	Fastest Single-Qword Read	.72
Figure 30	Fast Single-Qword Read with a delayed GXACK	.73
Figure 31	Single-Qword Read With Wait States using a delayed GXACK	
Figure 32	Single-Qword Read With Wait States using GXHLD only	
Figure 33	Fastest Single-Qword Write	

Figure 34	Single-Qword Write With Wait States	76
Figure 35	Interrupt-Acknowledge Cycle	
Figure 36	Halt and Shutdown Encoding	
Figure 37	Single-Qword Read Hits Modified Cache Block	
Figure 38	Nx586 Package Diagram (top)	
Figure 39	Nx586 Package Diagram (side)	
Figure 39	Nx586 Package Diagram (bottom)	
Figure 40	Nx587 Package Diagram (top)	
Figure 41	Nx587 Package Diagram (side)	
Figure 42	Nx587 Package Diagram (bottom)	

## **Preface**

This databook covers two products: the Nx586<sup>TM</sup> processor (called *the processor*), and the Nx587<sup>TM</sup> floating-point coprocessor. The databook is written for system designers considering the use of these devices in their designs. We assume an experienced audience, familiar not only with system design conventions but also with the x86 architecture. The *Glossary* at the end of the book defines NexGen's terminology, and the *Index* gives quick access to the subject matter.

NexGen's Applications Engineering Department welcomes your questions and will be glad to provide assistance. In particular, they can recommend system parts that have been tested and proven to work with NexGen<sup>TM</sup> products.

### **Notation**

The following notation and conventions are used in this book:

#### Devices and Bus Names

- Processor or CPU—The Nx586 processor described in this book.
- Floating Point Coprocessor—The Nx587 floating-point coprocessor described in this book.
- NxVL<sup>TM</sup> Systems Logic—The NxVL system controller described in the *NxVL System Controller Databook*.
- NexBus<sup>™</sup> System Bus—The Nx586 processor bus, including its multiplexed address/status and data bus (NxAD<63:0>) and related control signals.

### Signals and Timing Diagrams

Active-Low Signals—Signal names that are followed by an asterisk, such as ALE\*, indicate active-low signals. They are said to be "asserted" or "active" in their low-voltage state and "negated" or "inactive" in their high-voltage state.

- Bus Signals—In signal names, the notation  $\langle n:m \rangle$  represents bits n through m of a bus.
- Reserved Bits and Signals—Signals or bus bits marked "reserved" must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by NexGen for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the non-reserved bits before writing back to the register.
- Source—In timing diagrams, the left-hand column indicates the "Source" of each signal. This is the chip or logic that outputs the signal. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. In some cases, signals take on different names as outputs are logically ORed in group-signal logic. In these cases, the signal source is shown with a subscript, where the subscript indicates the device or logic that originally caused the change in the signal.
- Tri-state®—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the high and low level.
- Invalid and Don't Care—In timing diagrams, signal ranges that are invalid or don't care are filled with a screen pattern.

#### Data

- Quantities—A word is two bytes (16 bits), a dword or doubleword is four bytes (32 bits), and a qword or quadword is eight bytes (64 bits).
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries, in which each byte can be separately enabled.
- Abbreviations—The following notation is used for bits and bytes:

```
Bits b as in "64b/qword"

Bytes B as in "32B/block"

kilo k as in "4kB/page"

Mega M as in "1Mb/sec"

Giga G as in "4GB of memory space"
```

Little Endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left: the little end is on the right and the big end is on the left. Data structure diagrams in memory show small addresses at the bottom and high addresses at the top. When data items are "aligned," bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated according to the little-endian convention.

- Bit Ranges—In a range of bits, the highest and lowest bit numbers are separated by a colon, as in <63:0>.
- Bit Values—Bits can either be set to 1 or cleared to 0.
- Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h, binary numbers are followed by a b, and decimal numbers are followed by a d.

### **Related Publications**

The following books treat various aspects of computer architecture, hardware design, and programming that may be useful for your understanding of NexGen products:

#### NexGen Products

 NxVL System Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.

#### x86 Architecture

- John Crawford and Patrick Gelsinger, Programming the 80386, Sybex, San Francisco, 1987.
- Rakesh Agarwal, 80x86 Architecture & Programming, Volumes I and II, Prentice-Hall, Englewood Cliffs, NJ, 1991.

#### General References

John L. Hennessy and David A. Patterson, Computer Architecture, Morgan Kaufmann Publishers, San Mateo, CA, 1990.

,			

# **Nx586 Features and Signals**

The NexGen Nx586 processor is an advanced 5th generation 32-bit Superscalar x86 compatible processor that provides market leading performance. The Nx586 along with the Nx587 floating-point coprocessor are the core building blocks of a new class of personal computers. The following are some of the key features of the Nx586 Processor:

- Full x86 Binary Compatibility—Supports 8, 16 and 32-bit data types and operates in real, virtual 8086 and protected modes.
- Patented RISC86<sup>TM</sup> Superscalar Microarchitecture—Multiple operations are executed simultaneously during each cycle.
- Multi-Level Storage Hierarchy—Branch prediction, readable write queue, on-chip L1 code and data caches and unified L2 cache.
- Separate on-chip L1 Code and Data Caches—supports on-chip 4-way, 16kByte Code and 16kByte Data caches using MESI Cache Consistency Protocol.
- On-Chip L2 Cache Controller— supporting 4-way, unified, MESI modified write-back cache coherency protocol on 256kB or 1MB of external cache using standard asynchronous SRAMs.
- Patented Branch Prediction Logic—Reduces both control dependencies and branch cycle counts.
- Dual-Port Caches—64-bit reads and writes are serviced in parallel in a single clock cycle.
- Caches Decoupled From Processor Bus—Both the L1 and L2 caches are accessed on separate dedicated buses.
- Two-Phase, Non-Overlapped Clocking—Integrated phase-locked loop bus-clock doubler. Processor operates at twice the system bus frequency.
- Three 64-Bit Synchronous Buses—NexBus (the processor bus), L2 SRAM bus, and Nx587 Floating-Point Coprocessor bus and is fully integrat3d into the processor microarchitecture.
- Optional in Line Floating-Point Coprocessor— Nx587 operates in parallel with the Nx586 pipeline.
- Advanced State-of-the-Art Fabrication Process—0.5 micron CMOS

Figure 1 shows the signal organization for the Nx586 processor. The processor supports signals for the NexBus (the processor bus), L2 cache, and the optional Nx587 Floating-Point Coprocessor. Many types of devices can be interfaced to the NexBus, including a backplane, multiple Nx586 processors, shared memory subsystems, high-speed I/O, and industry-standard buses. All signals are synchronous to the NexBus clock (CLK) and transition at the rising edge of the clock with the exception of four asynchronous signals: INTR\*, NMI\*, GATEA20, and SLOTID<3:0>. All bi-directional NexBus signals are floated unless they are needed during specific time periods, as specified in the *Bus Operation* chapter. The normal state for all reserved bits is high.

Two types of NexBus signals deserve special mention:

- Group Signals—There are several group signals on the NexBus, typically denoted by signal names beginning with the letter "G." Active-low signals such as ALE\* are driven by each NexBus device, and the arbiter derives an active-high group signal (such as GALE) and distributes it back to each device. When the NxVL is used, these group signals are generated within the NxVL.
- Central Bus Arbitration—Access to the NexBus is arbitrated by an external NexBus Arbiter. NexBus masters request and are granted access by this Arbiter. For the Nx586 processor, central bus arbitration has the advantage of back-to-back processor access most of the time while supporting fast switching between masters. The NxVL provides the combined functions of NexBus Arbiter, Alternate-Bus Interface (the system-logic interface to other system buses), and memory controller. The NxVL gives the processor back-to-back use of the bus when no device on any other system bus needs access.




Figure 1 Nx586 Signal Organization

# **Nx586 Pinouts by Signal Names**

Pin	Туре	Signal	Pin	Туре	Signal	Pin	Туре	Signal	Pin	Туре	Signal
449	Ó	ALE*	125	1/0	CDATA<37>	17	-	NC	279	1/0	NPDATA<49>
18	1	ANALYZEIN	176	1/0	CDATA<38>	187	-	NC	238	1/0	NPDATA<50>
168	0	ANALYZEOUT	184	1/0	CDATA<39>	208	-	NC	271	1/0	NPDATA<51>
340	Ō	AREQ*	203	1/0	CDATA<40>	235		NC	270	1/0	NPDATA<52>
141	Ö	CADDR<3>	193	1/0	CDATA<41>	288	-	NC	316	1/0	NPDATA<53>
123	Ö	CADDR<4>	195	1/0	CDATA<42>	256	-	NC	371	1/0	NPDATA<54>
124	Ö	CADDR<5>	185	1/0	CDATA<43>	143	-	NC I	284	1/0	NPDATA<55>
32	ŏ	CADDR<6>	155	1/0	CDATA<43>	380	<del></del>	NC NC	188	1/0	NPDATA<56>
14	0	CADDR<6>	163	1/0	CDATA<44>	436	- <del></del>	NMI*	222	1/0	NPDATA<57>
33	0	CADDR<8>	171	1/0		244	1/0	NPDATA<0>	311	1/0	
15	0		179	1/0	CDATA<46>	254	1/0		334		NPDATA 58>
		CADDR<9>			CDATA<47>			NPDATA<1>		1/0	NPDATA<59>
34	0	CADDR<10>	217	1/0	CDATA<48>	292	1/0	NPDATA<2>	239	1/0	NPDATA<60>
90	0	CADDR<11>	227	1/0	CDATA<49>	408	1/0	NPDATA<3>	252	1/0	NPDATA<61>
107	0	CADDR<12>	225	1/0	CDATA<50>	336	_1/0	NPDATA<4>	204	1/0	NPDATA<62>
88	0	CADDR<13>	224	1/0	CDATA<51>	294	1/0	NPDATA<5>	353	1/0	NPDATA<63>
106	0	CADDR<14>	201	1/0	CDATA<52>	286	1/0	NPDATA<6>	446	0	NPIRQ*
142	0	CADDR<15>	211	I/O	CDATA<53>	223	1/0	NPDATA<7>	337		NPNOERR
169	0	CADDR<16>	209	1/0	CDATA<54>	206	1/0	NPDATA<8>	172	0	NPOUTFTYP<0>
35	0	CADDR<17>	219	1/0	CDATA<55>	427	1/0	NPDATA<9>	98	0	NPOUTFTYP<1>
89	0	CBANK<0>	240	1/0	CDATA<56>	255	1/0	NPDATA<10>	79	0	NPPOPBUS<0>
16	0	CBANK<1>	251	1/0	CDATA<57>	230	1/0	NPDATA<11>	116	0	NPPOPBUS<1>
100	1/0	CDATA<0>	249	1/0	CDATA<58>	236	1/0	NPDATA<12>	3	0	NPPOPBUS<2>
7	I/O	CDATA<1>	248	1/0	CDATA<59>	183	1/0	NPDATA<13>	93	0	NPPOPBUS<3>
81	1/0	CDATA<2>	232	1/0	CDATA<60>	212	1/0	NPDATA<14>	164	Ö	NPPOPBUS<4>
136	1/0	CDATA<3>	241	1/0	CDATA<61>	191	1/0	NPDATA<15>	135	Ö	NPPOPBUS<5>
24	1/0	CDATA<4>	243	1/0	CDATA<62>	390	1/0	NPDATA<16>	134	0	NPPOPBUS<6>
80	1/0	CDATA<5>	233	1/0	CDATA<63>	215	1/0	NPDATA<17>	21	0	NPPOPBUS<7>
6	1/0	CDATA<6>	361	<del>"</del>	CKMODE	199	1/0	NPDATA<17>	2	<del>  0</del>	NPPOPBUS<8>
99	1/0	CDATA<0>	452	— <del>i</del>	CLK	318	1/0	NPDATA<18>	97	8	NPPOPBUS<9>
99	1/0	CDATA<7>	192	<del>-</del>	COEA*	262	1/0	NPDATA<19>	148		NPPOPBUS<10>
										<u> </u>	
83	1/0	CDATA<9>	138	0	COEB*	228	1/0	NPDATA<21>	74	0	NPPOPBUS<11>
27	1/0	CDATA<10>	117	9	CWE<0>*	295	1/0	NPDATA<22>	22	0	NPPOPBUS<12>
119_	1/0	CDATA<11>	137	9	CWE<1>*	260	1/0	NPDATA<23>	156	0	NPPOPBUS<13>
118	1/0	CDATA<12>	120	0	CWE<2>*	445	1/0	NPDATA<24>	23	0	NPPOPBUS<14>
26	1/0	CDATA<13>	140	0	CWE<3>*	95	1/0	NPDATA<25>	96	0	NPPOPBUS<15>
82	1/0	CDATA<14>	55	0	CWE<4>*	428	1/0	NPDATA<26>	37	0	NPPOPTAG<0>
8	1/0	CDATA<15>	177	0	CWE<5>*	220	1/0	NPDATA<27>	159	0	NPPOPTAG<1>
11	1/0	CDATA<16>	200	0	CWE<6>*	303	1/0	NPDATA<28>	56	0	NPPOPTAG<2>
103_	9	CDATA<17>	216	0	CWE<7>*	310	1/0	NPDATA<29>	132	0	NPPOPTAG<3>
29	1/0	CDATA<18>	359	0	DCL*	268	1/0	NPDATA<30>	151	0	NPPOPTAG<4>
121	1/0	CDATA<19>	330	1	GALE	263	1/0	NPDATA<31>	182	0	NPRREQ
139	1/0	CDATA<20>	339	1	GATEA20	356	1/0	NPDATA<32>	174	0	NPRVAL
28	1/0	CDATA<21>	378	i	GBLKNBL	196	1/0	NPDATA<33>	167	T T	NPSPARE<0>
102	1/0	CDATA<22>	429	<del>-                                    </del>	GDCL	302	1/0	NPDATA<34>	150	i	NPSPARE<1>
10	1/0	CDATA<23>	368	i	GNT*	300	1/0	NPDATA<35>	158	<del></del>	NPSPARE<2>
13	1/0	CDATA<24>	113	<del>-i  </del>	GREF	287	1/0	NPDATA<36>	5	1/0	NPTAG<0>
105	1/0	CDATA<25>	430	<del>-                                    </del>	GSHARE	180	1/0	NPDATA<37>	77	1/0	NPTAG<1>
31	1/0	CDATA<26>	322	<del>-  -  </del>	GTAL	207	1/0	NPDATA<37>	20	1/0	NPTAG<2>
86	1/0	CDATA<26>	349	<del></del>	GXACK	247	1/0		111	1/0	NPTAG<2>
122	1/0	CDATA<27>	349				1/0	NPDATA<39>			
85	1/0				GXHLD	198		NPDATA<40>	115	1/0	NPTAG<4>
		CDATA -00	36		HROM	308	1/0	NPDATA<41>	19	0	NPTAGSTAT<0>
30	1/0	CDATA<30>	375		INTR*	373	1/0	NPDATA<42>	1	0	NPTAGSTAT<1>
104	1/0	CDATA<31>	323		IREF	246	1/0	NPDATA<43>	175	. 0	NPTAGSTAT<2>
147	1/0	CDATA<32>	341	0	LOCK*	278	1/0	NPDATA<44>	78	0	NPTAGSTAT<3>
129	1/0	CDATA<33>	25		NC	190	1/0	NPDATA<45>	4	0	NPTAGSTAT<4>
110	1/0	CDATA<34>	101	-	NC	338	1/0	NPDATA<46>	166	0	NPTAGSTAT<5>
92	I/O	CDATA<35>	84	-	NC	231	1/0	NPDATA<47>	133	l I	NPTERM<0>
87	1/0	CDATA<36>	12	-	NC	276	1/0	NPDATA<48>	114		NPTERM<1>

Figure 2 Nx586 Pin List, By Signal Name

Pin	Time	Signal	Pin	Time	Signal	Pin	Туре	Signal	Pin	Туре	Signal
	Туре	Signal	1	Туре			Type			Type	
355		NPWREQ	457	1/0	NxAD<55>	146		VCC4	54	<u> </u>	VSS
319	<u>_</u>	NPWVAL	329	1/0	NxAD<56>	157		VCC4	75	<u> </u>	VSS
321	0_	NREQ*	328	1/0	NxAD<57>	162		VCC4	91		VSS
296	1/0	NxAD<0>	365	1/0	NxAD<58>	173		VCC4	112	_	VSS
267	1/0	NxAD<1>	439	1/0	NxAD<59>	178		VCC4	128		VSS
307	1/0	NxAD<2>	364	1/0	NxAD<60>	189		VCC4	149	!	VSS
297	1/0	NxAD<3>	456	1/0	NxAD<61>	194	!	VCC4	154	1	VSS
443	1/0	NxAD<4>	363	1/0	NxAD<62>	205	1	VCC4	165	<u> </u>	VSS
444	1/0	NxAD<5>	381	1/0	NxAD<63>	210	<u> </u>	VCC4	170		VSS
463	1/0	NxAD<6>	73	<u> </u>	NxADINUSE	221		VCC4	181		VSS
312	1/0	NxAD<7>	447	<u> </u>	OWNABL	226		VCC4	186	<u> </u>	VSS
313	1/0	NxAD<8>	76		P4REF	237		VCC4	197		VSS
315	1/0	NxAD<9>	453	<u> </u>	PHE1	242		VCC4	202		VSS
281	1/0	NxAD<10>	379		PHE2	253	_!	VCC4	213	<u> </u>	VSS
283	1/0	NxAD<11>	153		POPHOLD	258		VCC4	218	<u> </u>	VSS
459	1/0	NxAD<12>	160		PULLHIGH	269		VCC4	229	<del></del>	VSS
460	1/0	NxAD<13>	145	<u> </u>	PULLHIGH	274		VCC4	234	<u> </u>	VSS
441	1/0	NxAD<14>	320	1/0	PULLHIGH	285		VCC4	245		VSS
348	1/0	NxAD<15>	357	1/0	PULLHIGH	290		VCC4	250	<del>                                     </del>	VSS
387	1/0	NxAD<16>	376	1/0	PULLHIGH	301		VCC4	261	<u> </u>	VSS
370	1/0	NxAD<17>	431	1/0	PULLHIGH	306	<u> </u>	VCC4	266		VSS
331	1/0	NxAD<18>	432	1/0	PULLHIGH	317		VCC4	277		VSS
333	1/0	NxAD<19>	433	1/0	PULLHIGH	332	!	VCC4	282	<del></del>	VSS
325	1/0	NxAD<20>	450	1/0	PULLHIGH	354	-!	VCC4	293	<u> </u>	VSS
345	1/0	NxAD<21>	451	1/0	PULLHIGH	369		VCC4	298		VSS
327	1/0	NxAD<22>	264	1/0_	PULLLOW	391	<u> </u>	VCC4	309	<del></del>	VSS
383	1/0	NxAD<23>	272		PTEST	392	!	VCC4	314	<u> </u>	VSS
347	1/0	NxAD<24>	214	<u> </u>	RESET*	393		VCC4	335		VSS
384	1/0	NxAD<25>	362		RESETCPU*	394		VCC4	351	<u> </u>	VSS
458 346	1/0	NxAD<26>	144		SERIALIN	395	l i	VCC4	372 388	1	VSS VSS
	1/0	NxAD<27>	280 448	0	SERIALOUT	396	1	VCC4 VCC4	409		VSS
438		NxAD<28>		<u> </u>	SHARE*	397	<u> </u>	VCC4 VCC4	410	<del>                                     </del>	VSS
382	1/0	NxAD<29>	130		SLOTID<0>	398		VCC4 VCC4	411	<del>                                     </del>	VSS
437 455	I/O I/O	NxAD<30>	161		SLOTID<1>	399 400	-	VCC4	412	<u> </u>	VSS
259	1/0	NxAD<31> NxAD<32>	152 127	¦	SLOTID<2> SLOTID<3>	400	<del></del> -	VCC4 VCC4	413		VSS
257	1/0		374	<u> </u>	TESTPWR*	402		VCC4	414		VSS
265	1/0	NxAD<33>	108		TPH1	402		VCC4	414	<del>                                     </del>	VSS
275	1/0	NxAD<34> NxAD<35>	126	<u>-</u> -	TPH2	403	- ;	VCC4	416		VSS
273	1/0			<u> </u>	VCC4	404	<del></del>	VCC4	417	l-i-	VSS
462	1/0	NxAD<36> NxAD<37>	57 58	<del></del>	VCC4	405		VCC4	418	1	VSS
304	1/0	NxAD<37>	59	<del></del>	VCC4	324		VDDA	419	-	VSS
426	1/0	NxAD<39>	60	<del></del>	VCC4	38	<del></del>	VSS	420	-	VSS
299	1/0	NxAD<40>	61	<del></del>	VCC4	39		VSS	421	<del> </del>	VSS
289	1/0	NxAD<41>	62	<del></del>	VCC4	40		VSS	422	<del>                                     </del>	VSS
291	1/0	NxAD<41>	63	<del></del>	VCC4	41	<del></del>	VSS	423		VSS
305	1/0	NxAD<42>	64		VCC4	42		VSS	424	1	VSS
440	1/0	NxAD<44>	65	<del></del>	VCC4	43	<del>                                     </del>	VSS	425	<del>                                     </del>	VSS
366	1/0	NxAD<45>	66	<del></del>	VCC4	44		VSS	358	6	XACK*
367	1/0	NxAD<46>	67		VCC4	45		VSS	386	8	XBCKE*
385	1/0	NxAD<47>	68	<del></del>	VCC4	46	<del>                                     </del>	VSS	461	0	XBOE*
407	1/0	NxAD<47>	69	<del></del>	VCC4	47	+	VSS	454	0	XHLD*
389	1/0	NxAD<49>	70	<del></del>	VCC4	48	<del></del>	VSS	442	0	XNOE*
350	1/0	NxAD<50>	71	<del></del>	VCC4	49	<del>                                     </del>	VSS	360	0	XPH1
352	1/0	NxAD<51>	72	<del></del>	VCC4	50	<del>                                     </del>	VSS	342	ö	XPH2
343	1/0	NxAD<52>	94	<del></del>	VCC4	51	1	VSS	434	ö	XREF
344	1/0	NxAD<53>	109	<del></del>	VCC4	52	<del>                                     </del>	VSS	435	H	XSEL
326	1/0	NxAD<54>	131	<del>_</del> _	VCC4	53	<del></del>	VSS	700	<u>'</u>	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
320	1/0	INVADCO45	131		V-0-0-4	33	<u>'</u>	V00			

Figure 3 Nx586 Pin List, By Signal Name (continued)


# Nx586 Pinouts by Pin Numbers

Pin	Туре	Signal	Pin	Type	Signal	Pin	Туре	Signal	Pin	Type	Signal
1	O	NPTAGSTAT<1>	57	1,000	VCC4	113	1900	GREF	169	0	CADDR<16>
2	ŏ	NPPOPBUS<8>	58	<del></del>	VCC4	114	<del>- i-</del>	NPTERM<1>	170	Ť	VSS
3	0	NPPOPBUS<2>	59	<del></del>	VCC4	115	1/0	NPTAG<4>	171	1/0	CDATA<46>
4	0	NPTAGSTAT<4>	60	<del></del>	VCC4	116	0	NPPOPBUS<1>	172	0	NPOUTFTYP<0>
5	1/0	NPTAG<0>	61		VCC4	117	0	CWE<0>*	173	Ĭ	VCC4
6	1/0	CDATA<6>	62	<del></del>	VCC4	118	1/0	CDATA<12>	174	0	NPRVAL
7	1/0	CDATA<1>	63	<u> </u>	VCC4	119	1/0	CDATA<11>	175	0	NPTAGSTAT<2>
8	1/0	CDATA<15>	64	<u> </u>	VCC4	120	0	CWE<2>*	176	1/0	CDATA<38>
9	1/0	CDATA<8>	65	i	VCC4	121	1/0	CDATA<19>	177	0	CWE<5>*
10	1/0	CDATA<23>	66	<u> </u>	VCC4	122	1/0	CDATA<28>	178	Ī	VCC4
11	1/0	CDATA<16>	67	i	VCC4	123	0	CADDR<4>	179	1/0	CDATA<47>
12		NC	68	<u> </u>	VCC4	124	0	CADDR<5>	180	1/0	NPDATA<37>
13	1/0	CDATA<24>	69	i	VCC4	125	1/0	CDATA<37>	181	1	VSS
14	0	CADDR<7>	70	i	VCC4	126	<del>"</del>	TPH2	182	ö	NPRREQ
15	Ö	CADDR<9>	71	<u></u>	VCC4	127	-i-	SLOTID<3>	183	1/0	NPDATA<13>
16	ō	CBANK<1>	72	<u></u>	VCC4	128	— <del>i</del>	VSS	184	1/0	CDATA<39>
17	-	NC NC	73	Ö	NxADINUSE	129	1/0	CDATA<33>	185	1/0	CDATA<43>
18	T	ANALYZEIN	74	Ö	NPPOPBUS<11>	130	<del>"i"</del>	SLOTID<0>	186	1	VSS
19	Ö	NPTAGSTAT<0>	75	Ť	VSS	131	i	VCC4	187	<del>-</del>	NC
20	1/0	NPTAG<2>	76	i	P4REF	132	-	NPPOPTAG<3>	188	1/0	NPDATA<56>
21	0	NPPOPBUS<7>	77	1/0	NPTAG<1>	133	Ť	NPTERM<0>	189	<u> </u>	VCC4
22	Ö	NPPOPBUS<12>	78	0	NPTAGSTAT<3>	134	0	NPPOPBUS<6>	190	1/0	NPDATA<45>
23	Ö	NPPOPBUS<14>	79	0	NPPOPBUS<0>	135	0	NPPOPBUS<5>	191	1/0	NPDATA<15>
24	1/0	CDATA<4>	80	1/0	CDATA<5>	136	1/0	CDATA<3>	192	0	COEA*
25	-	NC	81	1/0	CDATA<2>	137	0	CWE<1>*	193	1/0	CDATA<41>
26	1/0	CDATA<13>	82	1/0	CDATA<14>	138	0	COEB*	194	T T	VCC4
27	1/0	CDATA<10>	83	1/0	CDATA<9>	139	1/0	CDATA<20>	195	1/0	CDATA<42>
28	1/0	CDATA<21>	84	-	NC	140	0	CWE<3>*	196	1/0	NPDATA<33>
29	1/0	CDATA<18>	85	1/0	CDATA<29>	141	0	CADDR<3>	197		VSS
30	1/0	CDATA<30>	86	1/0	CDATA<27>	142	ō	CADDR<15>	198	1/0	NPDATA<40>
31	1/0	CDATA<26>	87	1/0	CDATA<36>	143	-	NC	199	1/0	NPDATA<18>
32	0	CADDR<6>	88	0	CADDR<13>	144		SERIALIN	200	0	CWE<6>*
33	0	CADDR<8>	89	0	CBANK<0>	145		PULLHIGH	201	1/0	CDATA<52>
34	0	CADDR<10>	90	0	CADDR<11>	146		VCC4	202		VSS
35	0	CADDR<17>	91		VSS	147	1/0	CDATA<32>	203	1/0	CDATA<40>
36	ı	HROM	92	1/0	CDATA<35>	148	0	NPPOPBUS<10>	204	1/0	NPDATA<62>
37	0	NPPOPTAG<0>	93	0	NPPOPBUS<3>	149	1	VSS	205	ı	VCC4
38		VSS	94	T	VCC4	150	ı	NPSPARE<1>	206	1/0	NPDATA<8>
39	T	VSS	95	1/0	NPDATA<25>	151	0	NPPOPTAG<4>	207	1/0	NPDATA<38>
40	ī	VSS	96	0	NPPOPBUS<15>	152	1	SLOTID<2>	208	-	NC
41	ī	VSS	97	0	NPPOPBUS<9>	153	1	POPHOLD	209	1/0	CDATA<54>
42	I	VSS	98	0	NPOUTFTYP<1>	154	1	VSS	210	ı	VCC4
43	I	VSS	99	1/0	CDATA<7>	155	1/0	CDATA<44>	211	1/0	CDATA<53>
44		VSS	100	_ I/O	CDATA<0>	156	0	NPPOPBUS<13>	212	1/0	NPDATA<14>
45		VSS	101	-	NC	157	1	VCC4	213	ı	VSS
46		VSS	102	1/0	CDATA<22>	158	1	NPSPARE<2>	214	- 1	RESET*
47		VSS	103	1/0	CDATA<17>	159	0	NPPOPTAG<1>	215	1/0	NPDATA<17>
48		VSS	104	1/0	CDATA<31>	160		PULLHIGH	216	0	CWE<7>*
49		VSS	105	1/0	CDATA<25>	161		SLOTID<1>	217	1/0	CDATA<48>
_50		VSS	106	0	CADDR<14>	162	ı	VCC4	218	I	VSS
51	Ī	VSS	107	0	CADDR<12>	163	1/0	CDATA<45>	219	1/0	CDATA<55>
52		VSS	108		TPH1	164	0	NPPOPBUS<4>	220	1/0	NPDATA<27>
53	I	VSS	109	I	VCC4	165	1	VSS	221	T	VCC4
54	ı	VSS	110	1/0	CDATA<34>	166	0	NPTAGSTAT<5>	222	1/0	NPDATA<57>
55	0	CWE<4>*	111	1/0	NPTAG<3>	167	1	NPSPARE<0>	223	1/0	NPDATA<7>
		NPPOPTAG<2>					0	ANALYZEOUT	224	1/0	CDATA<51>

Figure 4 Nx586 Pin List, By Pin Number


Din	Time	Cianal	Din	Turne	Cirrol	Din	Time	Ciamal	Din	Turns	Cianal
Pin	Type	Signal	Pin	Туре	Signal	Pin	Type	Signal	Pin	Type	Signal
225	1/0	CDATA<50>	285	1	VCC4	345	1/0	NxAD<21>	405		VCC4
226		VCC4	286	1/0	NPDATA<6>	346	1/0	NxAD<27>	406	10	VCC4
227	1/0	CDATA<49>	287	1/0	NPDATA<36>	347	1/0	NxAD<24>	407	1/0	NxAD<48>
228	1/0	NPDATA<21>	288	-	NC	348	1/0	NxAD<15>	408	1/0	NPDATA<3>
229		VSS	289	1/0	NxAD<41>	349	1	GXACK	409	!	VSS
230	1/0	NPDATA<11>	290	1	VCC4	350	1/0	NxAD<50>	410	1	VSS
231	1/0	NPDATA<47>	291	1/0	NxAD<42>	351		VSS	411		VSS
232	1/0	CDATA<60>	292	1/0	NPDATA<2>	352	1/0	NxAD<51>	412		VSS
233	1/0	CDATA<63>	293	1	VSS	353	1/0	NPDATA<63>	413		VSS
234		VSS	294	1/0	NPDATA<5>	354		VCC4	414		VSS
235	-	NC NC	295	0	NPDATA<22>	355	1/0	NPWREQ	415		VSS
236	1/0	NPDATA<12>	296	1/0	NxAD<0>	356	1/0	NPDATA<32>	416		VSS
237 238	1/0	VCC4	297 298	1/0	NxAD<3> VSS	357 358	1/0	PULLHIGH XACK*	417 418	<u> </u>	VSS VSS
238	1/0	NPDATA<50>		1/0			Ö				
240	1/0	NPDATA<60> CDATA<56>	299 300	1/0	NxAD<40> NPDATA<35>	359 360	0	DCL* XPH1	419 420		VSS VSS
241	1/0	CDATA<56>	300		VCC4	361		CKMODE	420	-	VSS
242	1/0	VCC4	301	1/0	NPDATA<34>	362		RESETCPU*	421		VSS
242	1/0	CDATA<62>	302	1/0	NPDATA<34>	363	1/0	NxAD<62>	422	<del>-                                    </del>	VSS
244	1/0	NPDATA<0>	303	1/0	NxAD<38>	364	1/0	NxAD<62>	423	$\dashv$	VSS
245	1/0	VSS	305	1/0	NxAD<36>	365	1/0	NxAD<50>	425	<del></del>	VSS
246	1/0	NPDATA<43>	306		VCC4	366	1/0	NxAD<38>	426	1/0	NxAD<39>
247	1/0	NPDATA<39>	307	1/0	NxAD<2>	367	1/0	NxAD<46>	427	1/0	NPDATA<9>
248	1/0	CDATA<59>	308	1/0	NPDATA<41>	368		GNT*	428	1/0	NPDATA<26>
249	1/0	CDATA<58>	309	<u>"U</u>	VSS	369	1	VCC4	429	Ť	GDCL
250		VSS	310	1/0	NPDATA<29>	370	1/0	NxAD<17>	430	Ť	GSHARE
251	1/0	CDATA<57>	311	1/0	NPDATA<58>	371	1/0	NPDATA<54>	431	1/0	PULLHIGH
252	1/0	NPDATA<61>	312	1/0	NxAD<7>	372		VSS	432	1/0	PULLHIGH
253	1	VCC4	313	1/0	NxAD<8>	373	1/0	NPDATA<42>	433	1/0	PULLHIGH
254	1/0	NPDATA<1>	314	_	VSS	374		TESTPWR*	434	0	XREF
255	1/0	NPDATA<10>	315	1/0	NxAD<9>	375		INTR*	435	ı	XSEL
256	_	NC	316	I/O	NPDATA<53>	376	1/0	PULLHIGH	436		NMI*
257	I/O	NxAD<33>	317		VCC4	377		GXHLD	437	1/0	NxAD<30>
258		VCC4	318	1/0	NPDATA<19>	378		GBLKNBL	438	1/0	NxAD<28>
259	1/O	NxAD<32>	319		NPWVAL	379	l l	PHE2	439	1/0	NxAD<59>
260	1/0	NPDATA<23>	320	1/0	PULLHIGH	380	-	NC	440	1/0	NxAD<44>
261		VSS	321	0	NREQ*	381	I/O	NxAD<63>	441	I/O	NxAD<14>
262	_1/O	NPDATA<20>	322	1	GTAL	382	1/0	NxAD<29>	442	0	XNOE*
263	1/0	NPDATA<31>	323		IREF	383	1/0	NxAD<23>	443	1/0	NxAD<4>
264	1/0	PULLLOW	324	1	VDDA	384	1/0	NxAD<25>	444	1/0	NxAD<5>
265	1/0	NxAD<34>	325	1/0	NxAD<20>	385	1/0	NxAD<47>	445	1/0	NPDATA<24>
266 267	1/0	VSS	326	0/0	NxAD<54>	386	0	XBCKE*	446 447	-	NPIRQ*
267	1/0	NxAD<1>	327	1/0	NxAD<22>	387	1/0	NxAD<16> VSS	447	0	OWNABL SHAPE*
269	1/0	NPDATA<30> VCC4	328	1/0	NxAD<57> NxAD<56>	388 389	1/0	NxAD<49>	448	0	SHARE*
270	1/0	NPDATA<52>	330	-/ <u>/</u> -	GALE	390	1/0	NPDATA<16>	449	1/0	PULLHIGH
271	1/0	NPDATA<52>	331	1/0	NxAD<18>	390	1/U	VCC4	450	1/0	PULLHIGH
272	1/0	PTEST	332	- <del>"</del>	VCC4	392		VCC4	452	1/0	CLK
273	1/0	NxAD<36>	333	1/0	NxAD<19>	393		VCC4	453	<del>-</del>	PHE1
274	-,,,	VCC4	334	1/0	NPDATA<59>	394	<del>- i-</del>	VCC4	454	Ö	XHLD*
275	1/0	NxAD<35>	335	<u>"U</u>	VSS	395	<del></del>	VCC4	455	1/0	NxAD<31>
276	1/0	NPDATA<48>	336	1/0	NPDATA<4>	396	i	VCC4	456	1/0	NxAD<61>
277	<u> </u>	VSS	337	1	NPNOERR	397	<del></del>	VCC4	457	1/0	NxAD<55>
278	1/0	NPDATA<44>	338	1/0	NPDATA<46>	398	i	VCC4	458	1/0	NxAD<26>
279	1/0	NPDATA<49>	339	1	GATEA20	399	i	VCC4	459	1/0	NxAD<12>
280	0	SERIALOUT	340	Ó	AREQ*	400	i	VCC4	460	1/0	NxAD<13>
281	1/0	NxAD<10>	341	ō	LOCK*	401	i	VCC4	461	0	XBOE*
282	ı	VSS	342	ō	XPH2	402	1	VCC4	462	1/0	NxAD<37>
283	1/0	NxAD<11>	343	1/0	NxAD<52>	403	T	VCC4	463	1/0	NxAD<6>
284	1/0	NPDATA<55>	344	I/O	NxAD<53>	404	ı	VCC4			
			للنتا								

Figure 5 Nx586 Pin List, By Pin Number (continued)



068

Figure 6 Nx586 Pinout Diagram (Top View)



069

Figure 7 Nx586 Pinout Diagram (Bottom View)

# Nx586 NexBus Signals

Note: The resistor value required for all signals to be pulled up or down should be in the range between  $1k\Omega$  and  $5k\Omega.$  The pull up resistor must be connected to the  $V_{\mbox{CC}}$  (4V) plane.

### **NexBus Arbitration**

	NREQ*	O	NexBus Request—Asserted by the processor to the NexBus Arbiter to secure control of the NexBus. This signal remains active until one CLK period after GALE* is received from the NexBus Arbiter. During speculative reads, the Nx586 may deactivate NREQ* before GNT* is received if the transfer is no longer needed. In systems using the NxVL as the NexBus Arbiter, NREQ* is treated the same as AREQ*; when the NexBus control is granted, control of all other buses is also granted at the same time.  If the processor does not know which bus its intended resource is on, it asserts NREQ*. If a GTAL is subsequently returned, the processor assumes the resources are on another system bus and it retries the transfer by asserting AREQ*.
	AREQ*	0	Alternate-Bus Request—Asserted by the processor to the NexBus Arbiter to secure control of the NexBus and any other buses (called alternate buses) supported by the system. This signal remains active until GNT* is received from the NexBus Arbiter; unlike NREQ*, the processor does not make speculative requests with AREQ*. The NexBus Arbiter does not issue GNT* until the other system buses are available.  In systems using the NxVL as the NexBus Arbiter (shown in Figure 18), AREQ* and NREQ* have the same effect: either one causes the NxVL global bus arbiter to grant all buses to the winning requester at the end of the current bus cycle.
√	GNT*	I	Grant NexBus—Asserted by the NexBus Arbiter to indicate that the processor has been granted control of the NexBus.

LOCK*	O	Bus Lock—Asserted by the processor to the NexBus Arbiter when multiple bus operations should be performed sequentially and uninterruptedly. This signal is used by the NexBus Arbiter to determine the end of a bus sequence. Cache-block fills are not locked; they are implicitly treated as atomic reads. Some NexBus Arbiters (but not the NxVL) may allow masters on system buses other than NexBus (i.e., on an alternate bus) to intervene in a locked NexBus transaction. To avoid this, the processor must assert AREQ*. LOCK* is typically software configured to be asserted for read-modify-writes and explicitly locked instructions.
SLOTID<3:0>	I	NexBus Slot ID—These bits identify NexBus backplane slots. SLOTID 1111 (0Fh) is reserved for the system's primary processor. Normally, only the primary processor receives PC-compatible signals such as RESET*, RESETCPU*, INTR*, NMI*, and GATEA20, and this processor is responsible for initializing any secondary processors. SLOTID 0000 is reserved for the system logic that interfaces the NexBus to any other system buses (called the <i>alternate-bus interface</i> ). The NxVL acts as an Alternate-Bus Interface. This signal is asynchronous to the NexBus clock.

Internal full-Up

## **NexBus Cycle Control**

	1	T
ALE*	0	Address Latch Enable—Asserted by the processor to backplane logic or to the system-logic interface between the NexBus and any other system buses (called the <i>alternate-bus interface</i> ) when the processor is driving valid address and status information on the NxAD<63:0> bus.
GALE	I	Group Address Latch Enable—Asserted by a backplane NAND of all ALE* signals, to indicate that the NexBus address and status can be latched. Systems using the NxVL, GALE is generated by the NxVL.
GTAL	I	Group Try Again Later—Asserted by the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i> ) to indicate that the attempted bus-crossing operation cannot be completed, because the system-logic bus interface is busy or cannot access the other system bus. In response, the processor aborts its current operation and attempts to re-try it by asserting AREQ*, thereby assuring that the processor will not receive a GNT* until the desired system bus is available.
		A bus-crossing operation can happen without the system-logic bus interface asserting GTAL and without the processor asserting AREQ*, if the other system bus and its system-logic interface are both available when the processor asserts NREQ*. The GTAL and AREQ* protocol is only used when NREQ* is asserted while either the other system bus or its system-logic interface is unavailable. The protocol prevents deadlocks and prevents the processor from staying on the NexBus until the other system bus becomes available.
		Unlike other group signals, which are the logical OR of a set of active-low signals generated by each participating device in the group, GTAL does not have such a corresponding active-low signal.
XACK*	О	<b>Transfer Acknowledge</b> —This signal is driven active by the processor during a NexBus snoop cycle (Alternate Bus Master cycle), when the processor determines that it has data from the snooped address.

GXACK	I	Group Transfer Acknowledge—Asserted by a backplane NAND of all XACK* signals, to indicate that a NexBus device is prepared to respond as a slave to the processor's current operation. The system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i> ) monitors the XACK* responses from all adapters. In systems using the NxVL as the Alternate-Bus Interface, when no XACK* response is forthcoming within three clocks, the NxVL asserts GXACK and initiates a <i>buscrossing operation</i> . GXACK must be asserted for the transaction to continue. In general, since the system-logic interface to other system buses may take a variable number of cycles to respond to a GALE, the maximum time between assertion of GALE and the responding assertion of GXACK is not specified.
XHLD*	0	Transfer Hold—Asserted by the processor, as slave or master, to backplane logic or to the system-logic interface between the NexBus and other system buses (called the alternate-bus interface) in response to another NexBus master's request for data, when the processor is unable to respond on the next clock after GXACK. In case the processor is the master, an inactive XHLD* indicates that the CPU is not ready to complete the transfer.
GXHLD	I	Group Transfer Hold—Asserted by a backplane NAND of all XHLD* signals, to indicate that a slave cannot respond to the processor's request. GXHLD causes wait states to be inserted into the current operation. Both the master and the slave must monitor GXHLD to synchronize data transfers.  During a bus-crossing read by the processor, the simultaneous assertion of GXACK and negation of GXHLD indicates that valid data is available on the bus. During a bus-crossing write, the same signal states indicate that data has been accepted by the slave.

### **NexBus Cache Control**

DCL*	0	Dirty Cache Line—During reads by another NexBus master, this signal is asserted by the processor to indicate that the location being accessed is cached by the processor's L2 cache in a modified (dirty) state.
		The requesting master's cycle is then aborted so that the processor, as an intervenor, can preemptively gain control of the NexBus and write back its modified data to main memory. While the data is being written to memory, the requesting master reads it off the NexBus. The assertion of DCL* is the only way in which atomic 32-byte cache-block fills by another NexBus master can be preempted by the processor for the purpose of writing back dirty data.
		During writes by another NexBus master, this signal is likewise asserted by the processor to indicate that it has a modified copy of the data. But in this case, the initiating master is allowed to finish its write to memory. The NexBus Arbiter must then guarantee that the processor asserting DCL* gains access to the bus in the very next arbitration grant, so that the processor can write back all of its modified data except the bytes written by the initiating master. (In this case, the initiating master's data is more recent than the data cached by the processor asserting DCL*.)
GDCL	I	Group Dirty Cache Line—Asserted by a backplane NAND of all DCL* signals, to indicate that a NexBus device has, in its cache, a <i>modified</i> copy of the data being accessed. During reads, when the processor is the bus master, the processor aborts its cycle so that the other caching device can write back its data; the processor reads the data on the fly. During writes, when the processor is the bus master, the processor finishes its write before the device asserting DCL* writes back all bytes <i>other than</i> those written by the processor.
GBLKNBL	I	Group Block (Burst) Enable—Asserted by a memory slave to enable burst transfers, and to indicate that the addressed space may be cached. Paged devices (such as video adapters) and any other devices that cannot support burst transfers or whose data is non-cacheable should negate this signal. I.e. the NxVL system controller will deassert this signal on all alternate bus transfers.

OWNABL	I	Ownable—Asserted by the system logic during accesses by the processor to locations that may be cached in the <i>exclusive</i> state. Negated during accesses that may only be cached in the <i>shared</i> state, such as bus-crossing accesses to an address space that cannot support the MESI cache-coherency protocol. All NexBus addresses are assumed to be cacheable in the <i>exclusive</i> state.
		The OWNABL signal is provided in case the system logic needs to restrict caching to certain locations. In single-processor systems using the NxVL, that does not have an OWNABL signal and the processor's OWNABL input is typically tied high for write-back configurations to allow caching in the <i>exclusive</i> state on all reads.
SHARE*	0	<b>Shared Data</b> —Asserted by the processor during block reads by another NexBus master to indicate to the other master that its read hit in a block cached by the processor.
GSHARE	I	Group Shared Data—Asserted by a backplane NAND of all SHARE* signals, to indicate that the data being read must be cached in the <i>shared</i> state, if OWN* (NxAD<49>) is negated. However, if GSHARE and OWN* are both negated during the read, the data may be promoted to the <i>exclusive</i> state, since no other NexBus device has declared via SHARE* that it has cached a copy. Instruction fetches are always <i>shared</i> .

### **NexBus Transceivers**

XBCKE*	O	Transceiver NxAD-Bus Clock Enable—Asserted by the processor to clock registered transceivers and latch addresses and data from the NxAD<63:0> bus for subsequent driving onto the AD<63:0> bus (see Figure 18). There is no comparable clock-enable for the NexBus side of these transceivers; they are always enabled on the NexBus side.  In systems using the NxVL as the interface to other system buses, these NexBus transceivers are emulated within the NxVL, and this signal is tied to the same-named input on the NxVL.	
XBOE*	0	Transceiver-to-NxAD-Bus Output Enable—Asserted by the processor to enable the registered transceivers and drive addresses and data onto the NxAD<63:0> bus from the AD<63:0> bus (see Figure 19).  In systems using the NxVL as the interface to other system buses, these transceivers are emulated within the NxVL, and this signal is tied to the same-named input on the NxVL.	
XNOE*	0	Transceiver-to-NexBus Output Enable—Asserted by the processor to enable registered transceivers and drive addresses and data onto the AD<63:0> bus from the NxAD<63:0> bus (see Figure 19). In systems using the NxVL as system controller, this signal is left unconnected.	

NexBus	<b>Address</b>	and Dat	а

NxAD<63:0>	I/O	NexBus Address and Status, or Data—This bus multiplexes address and status information during the "address and status phase" (see Figure 8) and with up to 64 bits of data during a subsequent "data phase".  The address and status is valid when GALE is asserted. At
		that time, address NxAD<63:32> and status NxAD<31:0> is latched. The meanings of these fields are detailed immediately below. The data phase occurs on the cycle after GXACK is asserted and GXHLD is simultaneously negated.
		To avoid contention, the two phases are separated by a guaranteed dead cycle (a minimum of one clock) which occurs between the assertion of GALE and the assertion of GXACK.




Figure 8 NexBus Address and Status Phase

NxAD<1:0> address phase	I/O	Reserved—These bits must be driven high by the bus master.	
NxAD<2> address phase	I/O	ADRS<2> (Dword Address)—For I/O cycles, this bit selects between the four-byte doublewords (dwords) in an eight-byte quadword (qword). For memory cycles, the bit is driven but the information is not normally used.	
NxAD<31:3> address phase	I/O	ADRS<31:3> (Qword Address)—For memory cycles, these bits address an eight-byte quadword (qword) within the 4GB memory address space. For I/O cycles, NxAD<15:3> specifies a qword within the 64kB I/O address space and NxAD<31:16> are driven low by the processor. In either case, the addressed data may be further restricted by the BE<7:0>* bits on NxAD<39:32>. Memory cycles (but not I/O cycles) may be expanded to additional consecutive qwords by the BLKSIZ<1:0>* bits on NxAD<51:50>.	
NxAD<39:32> address phase	I/O	BE<7:0>* (Byte Enables)—Byte-enable bits for the data phase of the NxAD<63:0> bus. BE<0>* corresponds to the byte on NxAD<7:0>, and BE<7>* corresponds to the byte on NxAD<63:56>. The meaning of these bytes is shown in Figure 9 and 10.  For I/O cycles, BE<3:0>* specify the bytes to be transferred on NxAD<31:0> and BE<7:4>* are driven high by the processor. For memory cycles, all eight bits are used to specify the bytes to be transferred on NxAD<63:0>.	

Transfer Type	Meaning of BE<7:0>*
I/O	BE<3:0>* specify the bytes to transfer on NxAD<31:0>. BE<7:4>* are driven high by the processor.

Figure 9 Byte-Enable Usage during I/O Transfers

Transfer Type		Meaning of BE<7:0>*	
Memory	Single Qword Read or Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0>.	
	Four-Qword Block Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0> for first qword only. For all other qwords, BE<3:0>* are implicit zeros. and all bytes are transferred.	
	Four-Qword Block Read (Cache-Block Fill)	BE<7:0>* specify the bytes that are to be fetched immediately.	

Figure 10 Byte-Enable Usage during Memory Transfers

NxAD<45:40> address phase	I/O	MID<5:0> (Master ID)—These bits indicate to a slave, and to the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i> ) during buscrossing cycles, the identity of the NexBus master that initiated the cycle. The most-significant four bits are the device's SLOTID<3:0> bits. The least-significant two bits are the device's DEVICE<1:0> bits. In systems using the NxVL as the interface to other system buses, MID 000000 is reserved for the NxVL.
------------------------------	-----	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

NxAD<46> address phase	I/O	W/R* (Write or Read*)—This bit distinguishes between read and write operations on the NexBus. Bus cycle types are interpreted as shown in Figure 11.
NxAD<47> address phase	I/O	D/C* (Data or Code*)—This bit distinguishes between data and code operations on the NexBus. Bus cycle types are interpreted as shown in Figure 11.
NxAD<48> address phase	I/O	M/IO* (Memory or I/O*)—This bit distinguishes between memory and I/O operations on the NexBus. Bus cycle types are interpreted as shown in Figure 11.

NxAD<48> M/IO*	NxAD<47> D/C*	NxAD<46> W/R*	Type of Bus Cycle
0	0	0	Interrupt Acknowledge
0	0	1	Halt or Shutdown
0	1	0	I/O Data Read
0	1	1	I/O Data Write
1	0	0	Memory Code Read
1	0	1	(reserved)
1	1	0	Memory Data Read
1	1	1	Memory Data Write

Figure 11 Bus-Cycle Types

NxAD<49> address phase	I/O	Ownership Request—Asserted by a master when it intends to cache data in the <i>exclusive</i> state. The bit is asserted for write-backs and reads from the stack. If such an operation hits in the cache of another master, that master writes its data back (if copy is modified) and changes the state of its copy to <i>invalid</i> . If OWN* is negated during a read or write, another master may not assume that the copy is in <i>shared</i> state when not asserting SHARE* signal.
NxAD<50> address phase	I/O	Reserved—These bit must be driven high.

NxAD<51> address phase	I/O	<b>BLKSIZ*</b> ( <b>Block Size</b> )—For memory operations, this bit defines the number of transfers. It is low for four-qword transfers and high for single byte, word, dword or qword cycles. For I/O operations, this bit is also driven high by the processor.
		For single transfers and block (burst) writes, the bytes to be transferred in the first qword are specified by the byte-enable bits, BE<7:0>* on NxAD<39:32>. If the slave is incapable of transferring more than a single qword, it or the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i> ) may deny a request for subsequent qwords by negating the GXACK or GBLKNBL inputs to the processor after a single-qword transfer, or after returning all bytes specified by BE<7:0>* in the first qword.
NxAD<56:52> address phase	ľO	Reserved—These bits must be driven high.
NxAD<57> address phase	I/O	SNPNBL (Snoop Enable)—Asserted to indicate that the current operation affects memory that may be present in other caches. When this signal is negated, snooping devices need not look up the addressed data in their cache tags.
NxAD<58> address phase	I/O	CACHBL (Cacheable)—Asserted by the bus master to indicate that it may cache a copy of the addressed data. The master typically decides what it will cache, based on software-configured address ranges. This bit supports higher-performance designs by letting the NexBus interface know what the master intends to do with the data, thereby allowing other devices to sometimes prevent unnecessary invalidations or write-backs.
NxAD<63:59> address phase	ľO	Reserved—These bits must be driven high by the bus master.

# Nx586 L2 Cache Signals

r	<del>,</del>	
COEA* COEB*	0	L2 Cache Output Enable A,B—Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. Standard asynchronous static RAMs are used for this cache. Each signal should be connected to a maximum of four devices for a total of eight RAM devices. Both signals are driven simultaneously.
CWE<7:0>*	О	<b>L2 Cache Write Enable</b> —Enables writing to the second-level cache SRAMs. The CWE<0>* bit enables writing the byte on CDATA<7:0>. The CWE<7>* bit enables writing the byte on CDATA<63:56>.
CBANK<1:0>	О	L2 Cache Bank—Selects one of four banks (sets) in the four-way set associative second-level cache. Each bank is either 64kB or 256kB. These signals should be connected to the two least-significant address bits of the SRAM s.
CADDR<17:3>	О	L2 Cache Address—The address of an eight-byte quantity in the second-level cache bank selected by CBANK<1:0>. Bits 17:16 are not used for a 256kB L2 cache; they are only used for a 1MB cache.
CDATA<63:0>	I/O	L2 Cache Data—Carries either one to eight bytes of second-level cache data, or the tags and state bits for one to four second-level cache banks (sets). Transfers on this bus occur at the peak rate of eight bytes every two processor clocks, but the transfers can begin on any processor clock.

# Floating Point-Coprocessor Bus Signals (on Nx586)

NPIRQ*	0	<b>Reserved</b> —This signal should be connected to the samenamed signal on the Nx587 Floating Point Coprocessor. It is reserved for future use.
NPPOPBUS<15:0>	0	Floating Point Coprocessor Micro-Operations Bus—Driven by the Nx586 processor to the Nx587 Floating Point Coprocessor to provide a floating-point micro-operation at the peak rate of one per processor clock. The NPPOPBUS<15:0> bus carries both micro-operations and their associated tags, both of which are issued by the Nx586 processor's Decode Unit.
NPNOERR	I	Floating Point Coprocessor No Error—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor for handshaking to implement the IBM-compatible mode of interrupt handling. This signal is enabled and disabled in software. The signal must be pulled up.
NPPOPTAG<4:0>	I/O	Reserved—These signals must be connected to the same- named signals on the Nx587 Floating Point Coprocessor, if the latter is used. Otherwise, the signals must be left unconnected.
NPOUTFTYP<1:0>	0	Floating Point Coprocessor Output Type—Asserted by the Nx586 processor to the Nx587 Floating Point Coprocessor for handshaking to implement the IBM-compatible mode of interrupt handling. These signals are enabled and disabled in software.
NPTERM<1:0>	I	Floating Point Coprocessor Termination—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor to indicate completion of floating-point operations. This signal must be pulled up.
NPTAGSTAT<5:0>	0	Floating Point Coprocessor Tag Status—Driven by the Nx586 processor to the Nx587 Floating Point Coprocessor to synchronize the issuing, retiring, and aborting of instructions.
NPRVAL	0	Floating Point Coprocessor Read Valid—Asserted by the Nx586 processor to the Nx587 Floating Point Coprocessor in the clock following a successful request, to indicate that the data being transferred on the NPDATA<63:0> bus in the current clock is valid.

NPRREQ	O	Floating Point Coprocessor Read Request—Asserted by the Nx586 processor to the Nx587 Floating Point Coprocessor, to request use of the NPDATA<63:0> and NPTAG<4:0> buses to transfer data on the next clock. The NPRREQ signal has priority over the NPWREQ signal. When neither is requesting, the processor drives the bus.  The processor sometimes makes speculative requests, such as when it concurrently does cache lookups for the data to be transferred. If the processor finds that it cannot use the bus after requesting it, it negates NPRVAL when the bus is granted, otherwise it asserts NPRVAL and transfers the data in the same clock.
NPWREQ	I	Floating Point Coprocessor Write Request—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor, to request control of the NPDATA<63:0> and NPTAG<4:0> buses to transfer data on the next clock. The NPRREQ signal has priority over the NPWREQ signal. The signal must be pulled down.  The Floating Point Coprocessor makes speculative requests concurrently with its first pass at formatting the output. If it discovers that more formatting is needed, it negates NPWVAL when the NPDATA<63:0> bus is granted, otherwise it asserts NPWVAL and transfers the data in the same clock.
NPWVAL	I	Floating Point Coprocessor Write Valid—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor in the clock following a successful request, to indicate that the data being transferred on the NPDATA<63:0> bus in the current clock is valid. This signal must be pulled down.
NPTAG<4:0>	I/O	Floating Point Coprocessor Tag Bus—On each processor clock, this bus carries the five-bit micro-operation tag between the Nx586 processor and the Nx587 Floating Point Coprocessor. The tag identifies the instruction from which the micro-operation was decoded, and it corresponds to the data being transferred on the NPDATA<63:0> bus.

NPDATA<63:0>	I/O	Floating Point Coprocessor Data—On each processor clock, this bus carries up to 64 bits of read or write data between the Nx586 processor and the Nx587 Floating Point Coprocessor. The Nx586 processor uses it to provide read data to the Nx587 Floating Point Coprocessor, and the Nx587 Floating Point Coprocessor uses it to write results.
		The bi-directionality of the bus is implemented with arbitration among the NPRREQ and NPWREQ signals. Arbitration priority is given to the processor, hence reads prevail over writes. The winner gets the bus on the next clock. The arbitration and the bus transfer are pipelined one clock apart at the processor-clock frequency. Thus, in every clock, both a request and a transfer are made.

## Nx586 System Signals

#### Nx586 Clock

CLK	I	NexBus Clock—A TTL-level clock with a duty cycle between 45% and 55%. All signals on the NexBus transition on the rising edge of CLK, except the asynchronous signals, INTR*, NMI*, GATEA20, and SLOTID<3:0>. The processor's internal phase-locked loop (PLL) synchronizes internal processor clocks at twice the frequency of CLK.
PHE1	I	Clock Phase 1—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.
PHE2	I	Clock Phase 2—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.
CKMODE	I	Clock Mode—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.
XSEL	I	<b>Clock Mode Select</b> —For normal clocking operation, this signal should be tied low. Refer to Figure 27.
хрн1	О	Processor Clock Phase 1—For normal clocking operation, this signal must be left unconnected. Refer to Figure 27.
хрн2	О	Processor Clock Phase 2—For normal clocking operation, this signal must be left unconnected. Refer to Figure 27.
IREF	Í	Clock Input Reference—This signal must be pulled up to $V_{DDA}$ with a $220k\Omega$ resistor.
XREF	О	Clock Output Reference—For normal clocking operation, this signal must be left unconnected.
VDDA	I	PLL Analog Power—This input provides power for the on chip PLL circuitry and should be isolated from $V_{CC}$ by a ferrite bead and decoupled with a 0.1 $\mu F$ ceramic capacitor.

### Nx586 Interrupts and Reset

INTR*	I	Maskable Interrupt—Level sensitive. This signal is asserted by an interrupt controller. The processor responds by stopping its current flow of instructions at the next instruction boundary, aborting earlier instructions that have been partially executed, and performing an interrupt acknowledge sequence, as described in the <i>Bus Operations</i> chapter. This signal is asynchronous to the processor and to the NexBus clock.
NMI*	I	Non-Maskable Interrupt—Edge sensitive. Asserted by system logic. The effect of this signal is similar to INTR*, except that NMI* cannot be masked by software, the interrupt acknowledge sequence is not performed, and the handler is always located by interrupt vector 2 in the interrupt descriptor table. This signal is asynchronous to the processor and to the NexBus clock.
RESET*	I	Global Reset (Power-Up Reset)—Asserted by system logic. The processor responds by resetting its internal state machines and loading default values into its registers. At power-up it must remain asserted for a minimum of several milliseconds to stabilize the phase-locked loop.
RESETCPU*	I	Reset CPU (Soft Reset)—Asserted by the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i> ) to reset the processor without changing the state of memory or the processor's caches. This signal is normally routed only to the primary processor in SLOTID 0Fh; on all other slots, this signal is normally tied high.
GATEA20	I	Gate Address 20—When asserted by the system controller or keyboard controller, the processor drives bit 20 of the physical address at its current value. When negated, address bit 20 is cleared to zero, causing the address to wrap around into a 20-bit address space. GATEA20 is asynchronous to the NexBus clock.
		This method replicates the 8086 processor's handling of address wraparound. All physical addresses are affected by the ANDing of GATEA20 with address bit 20, including cached addresses. This signal is asynchronous to the processor's internal clock and to the NexBus clock (CLK).

## Nx586 Test and Reserved Signals

ANALYZEIN	I	<b>Reserved</b> —This signal must be pulled low for normal operation.				
ANALYZEOUT	О	Reserved—This signal must be left unconnected for normal operation.				
NC	-	Reserved—These signals must be left unconnected.				
GREF	О	Ground Reference—This signal must be left unconnected for normal operation.				
HROM	I	Reserved—This signal must be pulled low.				
NPSPARE<2:0>	I	Reserved—These signals must be connected to the samenamed signals on the Nx587 co-processor and pulled low.				
P4REF	О	Power Reference—This signal must be left unconnected for normal operation.				
POPHOLD	I	Reserved—This signal must be pulled low for normal operation.				
PTEST	I	<b>Processor TEST</b> —This pin is to tri-state all outputs except for the following pins: XPH1, XPH2, and XREF. For normal operation, this input must be pulled low.				
PULLHIGH	I/O	Reserved—These signals must be pulled high to VCC4 for normal operation.				
PULLLOW	I/O	Reserved—These signals must be pulled low for normal operation.				
SERIALIN	О	Serial In—The input of the scan-test chain. This signal must be left unconnected for normal operation.				
SERIALOUT	О	Serial Out—The output of the scan-test chain. This signal must be left unconnected for normal operation.				
TESTPWR*	I	Test Power—Powers-down CPU's static circuits during scan tests. This signal must be pulled high for normal operation.				
ТРН1	I	Test Phase 1 Clock—For scan test support. This signal must be pulled low for normal operation.				
ТРН2	I	Test Phase 2 Clock—For scan test support. This signal must be pulled low for normal operation.				
		<del></del>				

## Nx586 Alphabetical Signal Summary

ALE*	0	Address Latch Enable	
ANALYZEIN	I	Analyze In	
ANALYZEOUT	0	Analyze Out	
AREQ*	0	Alternate-Bus Request	
CADDR<17:3>	0	L2 Cache Address	
CBANK<1:0>	О	L2 Cache Bank	
CDATA<63:0>	I/O	L2 Cache Data	
CKMODE	I	Clock Mode	
CLK	I	NexBus Clock	
COEA*	0	L2 Cache Output Enable A	
COEB*	0	L2 Cache Output Enable B	
CWE<7:0>*	0	L2 Cache Write Enable	
DCL*	0	Dirty Cache Line	
GALE	I	Group Address Latch Enable	
GATEA20	I	Gate Address 20	
GBLKNBL	I	Group Block (Burst) Enable	
GDCL	I	Group Dirty Cache Line	
GNT*	I	Grant NexBus	
GREF	I	Ground Reference	
GSHARE	I	Group Shared Data	
GTAL	I	Group Try Again Later	
GXACK	I	Group Transfer Acknowledge	
GXHLD	I	Group Transfer Hold	
HROM	I	Reserved	
INTR*	I	Maskable Interrupt	
IREF	I	Clock Input Reference	
LOCK*	0	Bus Lock	
NC	-	Reserved	
NMI*	I	Non-Maskable Interrupt	
NPDATA<63:0>	Ι/O	Floating Point Coprocessor Data	
NPIRQ*	0	Reserved	
NPNOERR	I	Floating Point Coprocessor No Error	
NPOUTFTYP<1:0>	0	Floating Point Coprocessor Output Type	

NPPOPBUS<15:0>	О	Floating Point Coprocessor Micro-Operations Bus
NPPOPTAG<4:0>	I/O	Reserved
NPRREQ	0	Floating Point Coprocessor Read Request
NPRVAL	0	Floating Point Coprocessor Read Valid
NPSPARE<2:0>	0	Reserved
NPTAG<4:0>	I/O	Floating Point Coprocessor Tag Bus
NPTAGSTAT<5:0>	0	Floating Point Coprocessor Tag Status
NPTERM<1:0>	I	Floating Point Coprocessor Termination
NPWREQ	I	Floating Point Coprocessor Write Request
NPWVAL	I	Floating Point Coprocessor Write Valid
NREQ*	0	NexBus Request
NxAD<63:0>	I/O	Bus Address/Status, or Bus Data
NxADINUSE	О	Reserved
OWNABL	I	Ownable
P4REF	0	Power Reference
PARERR*	0	Reserved
PHE1	I	Clock Phase 1
PHE2	I	Clock Phase 2
POPHOLD	I	Processor-Operation Hold
PTEST	I	Reserved
PULLHIGH	I/O	Reserved
PULLLOW	I	Reserved
RESET*	I	Global Reset (Power-Up Reset)
RESETCPU*	I	Reset CPU (Soft Reset)
SERIALIN	О	Serial In
SERIALOUT	О	Serial Out
SHARE*	О	Shared Data
SLOTID<3:0>	I	NexBus Slot ID
TESTPWR*	I	Test Power
TPH1	I	Test Phase 1 Clock
TPH2	I	Test Phase 2 Clock
VDDA	I	PLL Analog Power
XACK*	0	Transfer Acknowledge
XBCKE*	0	NexBus-Transceiver Clock Enable

XBOE*	0	NexBus-Transceiver Output Enable	
XHLD*	0	Transfer Hold	
XNOE*	0	NexBus-Transceiver Output Enable	
XPH1	0	Processor Clock Phase 1	
XPH2	0	Processor Clock Phase 2	
XREF	0	Clock Output Reference	
XSEL	I	Clock Mode Select	

			•	
		*		

# Nx587 Features and Signals

The NexGen Nx587 floating-point coprocessor is an expansion of the Nx586 superscalar pipelined microarchitecture. It adds specific x86 architecture floating point operations including arithmetic, exponential, logarithmic, and trigonometric functions. The Nx587 is tightly coupled to the Nx586 pipeline to ensure maximum floating-point calculation speed. When installed, the Nx587 resides on it own dedicated bus to obtain on-chip equivalent performance. The following are some of the key features:

- Binary Compatible—Runs all x86-architecture floating-point binary code.
- Optional—No hardware reconfiguration necessary if not present.
- Dedicated 64-Bit Processor Bus—Fast, synchronous, non-multiplexed interface to Nx586 processor.
- **High Bus Bandwidth**—Speculative requests and simple arbitration on the Nx586-Nx587 bus maximize bandwidth. Arbitration and data transfers occur in parallel, one clock apart.
- Fully Integrated into Nx586 Pipeline—Operates in parallel with the Nx586 Decode, Address, and Integer Units.
- Advanced State-of-the-Art Fabrication Process—0.5 micron CMOS.

Figure 12 shows the signal organization on the Nx587 Floating-Point Coprocessor. These include signals shared with the Nx586 processor, system signals (including an interrupt request signal, NPIRQ\*, to an external interrupt controller), and test signals. The signals shared with the Nx586 processor operate at the processor-clock frequency and have the same functionality as those on the processor, but with reverse directionality. The normal state for all reserved bits is high.




Figure 12 Nx587 Signal Organization

## Nx587 Pinouts by Signal Names

		7 1 IIIO410 D		5		
Pin	Туре	Signal		Pin	Туре	Signal
165		CKMODE		44	1/0	NPDATA<36>
179		CLK		90	1/0	NPDATA<37>
124	1/0	FPTEST		84	1/0	NPDATA<38>
167	ı	IREF		59	1/0	NPDATA<39>
168		NC		85	1/0	NPDATA<40>
110	-	NC		19	1/0	NPDATA<41>
142	-	NC		10	1/0	NPDATA<42>
129	-	NC	١.	61	1/0	NPDATA<43>
136		NC	ļ	1	1/0	NPDATA<44>
140	-	NC		89	1/0	NPDATA<45>
58	1/0	NPDATA<0>		51	1/0	NPDATA<46>
57	1/0	NPDATA<1>	ľ	67	1/0	NPDATA<47>
17	1/0	NPDATA<2>	Н	43	1/0	NPDATA<48>
11	1/0	NPDATA<3>		2	1/0	NPDATA<49>
8	1/0	NPDATA<4>		65	1/0	NPDATA<50>
4	1/0	NPDATA<5>		14	1/0	NPDATA<51>
3	1/0	NPDATA<6>		15	1/0	NPDATA<52>
76	1/0	NPDATA<7>		20	1/0	NPDATA<53>
81	1/0	NPDATA<8>		23	1/0	NPDATA<54>
25	1/0	NPDATA<9>		16	1/0	NPDATA<55>
60	1/0	NPDATA<10>		86	1/0	NPDATA<56>
69	1/0	NPDATA<11>		73	1/0	NPDATA<57>
62	1/0	NPDATA<12>		47	1/0	NPDATA<58>
91	1/0	NPDATA<13>		21	1/0	NPDATA<59>
74	1/0	NPDATA<14>		68	1/0	NPDATA<60>
92	1/0	NPDATA<15>		54	1/0	NPDATA<61>
24	1/0	NPDATA<16>		78	1/0	NPDATA<62>
75	1/0	NPDATA<17>		22	1/0	NPDATA<63>
83	1/0	NPDATA<18>		93	1	NPRREQ
7	1/0	NPDATA<19>		97		NPRVAL
12	1/0	NPDATA<20>		9	0	NPWREQ
66	1/0	NPDATA<21>	l,	48	0	NPWVAL
45	1/0	NPDATA<22>		13	0	NPIRQ*
41	1/0	NPDATA<23>		49	0	NPNOERR
40	1/0	NPDATA<24>		94	1	NPOUTFTYP<0>
121	1/0	NPDATA<25>		176	1	NPOUTFTYP<1>
26	1/0	NPDATA<26>		162		NPPOPBUS<0>
70	1/0	NPDATA<27>		134		NPPOPBUS<1>
46	1/0	NPDATA<28>		106		NPPOPBUS<10>
6	1/0	NPDATA<29>		122	1	NPPOPBUS<11>
27	1/0	NPDATA<30>		161	1	NPPOPBUS<12>
53	1/0	NPDATA<31>		102	1	NPPOPBUS<13>
50	1/0	NPDATA<32>		175	1	NPPOPBUS<14>
82	1/0	NPDATA<33>		132		NPPOPBUS<15>
5	1/0	NPDATA<34>		172	1	NPPOPBUS<2>
18	1/0	NPDATA<35>		118	1	NPPOPBUS<3>

Pin	Type	Signal
98	ı	NPPOPBUS<4>
163	ı	NPPOPBUS<5>
173	ı	NPPOPBUS<6>
159	Ī	NPPOPBUS<7>
171	1	NPPOPBUS<8>
133		NPPOPBUS<9>
135	1/0	NPTAG<0>
123	1/0	NPTAG<1>
158	1/0	NPTAG<2>
114	1/0	NPTAG<3>
143	1/0	NPTAG<4>
157	ı	NPTAGSTAT<0>
170	Ι,	NPTAGSTAT<1>
100	ī	NPTAGSTAT<2>
160		NPTAGSTAT<3>
174	1	NPTAGSTAT<4>
101	ı	NPTAGSTAT<5>
116	0	NPTERM<0>
115	0	NPTERM<1>
164	0	NPTERM<2>
117	0	NPTERM<3>
125	0	NPTERM<4>
177	0	NPTERM<5>
130	1	NPPOPTAG<0>
108	1	NPPOPTAG<1>
126	ı	NPPOPTAG<2>
113	1	NPPOPTAG<3>
107	1	NPPOPTAG<4>
99	-	NPSPARE<0>
109	-	NPSPARE<1>
105	-	NPSPARE<2>
166	1	PHE1
138	ı	PHE2
77	1	RESET*
183	1	SERIALIN
182	0	SERIALOUT
169	ī	TPH1
156	ī	TPH2
30	1	VCC4
32	-	VCC4
103		VCC4
104	1	VCC4
119	I	VCC4
120	ı	VCC4
131		VCC4


Pin	Туре	Signal
146	1	VCC4
148	-	VCC4
151	1	VCC4
153	_	VCC4
35		VCC4
37	l	VCC4
42	1	VCC4
52	- 1	VCC4
63	l I	VCC4
64	l	VCC4
79		VCC4
80	1	VCC4
137	ı	VDDA
28	П	VSS
29	l	VSS
71	ı	VSS
72	Т	VSS
87	1	VSS
88	ī	VSS
95	T	VSS
96	1	VSS
111	ī	VSS
112	T	VSS
127		VSS
128	ı	VSS
31	i	VSS
144	ı	VSS
145	ı	VSS
147	ī	VSS
149	T	VSS
150	П	VSS
152	1	VSS
154	Т	VSS
155	Т	VSS
33	ī	VSS
34	1	VSS
36	Ħ	VSS
38		VSS
39	T	VSS
55	li	VSS
56	i	VSS
181	0	XPH1
180	0	XPH2
139	ī	XREF
178	Ιi	XSEL
	<u> </u>	

Figure 13 Nx587 Pin List, By Signal Name

## **Nx587 Pinouts by Pin Numbers**


_											
Pin	Туре	Signal	Pin	Туре	Signal	Pin	Туре	Signal	Pin	Туре	Signal
1_1_	1/0	NPDATA<44>	47	1/0	NPDATA<58>	93	1.	NPRREQ	139		XREF
2	1/0	NPDATA<49>	48	0	NPWVAL	94		NPOUTFTYP<0>	140	1/0	NC
3_	1/0	NPDATA<6>	49	0	NPNOERR	95	-	VSS	141		VCC4
4	1/0	NPDATA<5>	50	1/0	NPDATA<32>	96		VSS	142	1/0	NC
5	1/0	NPDATA<34>	51	1/0	NPDATA<46>	97		NPRVAL	143	I/O_	NPTAG<4>
6	1/0	NPDATA<29>	52		VCC4	98	ı	NPPOPBUS<4>	144	1	VSS
7	1/0	NPDATA<19>	53	1/0	NPDATA<31>	99	-	NPSPARE<0>	145	1	VSS
8	_1/O	NPDATA<4>	54	1/0	NPDATA<61>	100		NPTAGSTAT<2>	146		VCC4
9	0	NPWREQ	55		VSS	101	1	NPTAGSTAT<5>	147		VSS
10	1/0	NPDATA<42>	56		VSS	102		NPPOPBUS<13>	148		VCC4
11	1/0	NPDATA<3>	57	1/0	NPDATA<1>	103	1	VCC4	149		VSS
12	1/0	NPDATA<20>	58	1/0	NPDATA<0>	104		VCC4	150		VSS
13	0	NPIRQ*	59	1/0	NPDATA<39>	105		NPSPARE<2>	151		VCC4
14	1/0	NPDATA<51>	60	1/0	NPDATA<10>	106		NPPOPBUS<10>	152	1	VSS
15	1/0	NPDATA<52>	61	1/0	NPDATA<43>	107	1	NPPOPTAG<4>	153		VCC4
16	1/0	NPDATA<55>	62	1/0	NPDATA<12>	108	1	NPPOPTAG<1>	154		VSS
17	1/0	NPDATA<2>	63		VCC4	109		NPSPARE<1>	155		VSS
18	1/0	NPDATA<35>	64	1	VCC4	110	1/0	NC	156		TPH2
19	1/0	NPDATA<41>	65	1/0	NPDATA<50>	111		VSS	157		NPTAGSTAT<0>
20	1/0	NPDATA<53>	66	I/O	NPDATA<21>	112		VSS	158	1/0	NPTAG<2>
21	I/O	NPDATA<59>	67	1/0	NPDATA<47>	113	1	NPPOPTAG<3>	159		NPPOPBUS<7>
22	1/0	NPDATA<63>	68	1/0	NPDATA<60>	114	1/0	NPTAG<3>	160		NPTAGSTAT<3>
23	_1/O	NPDATA<54>	69	1/0	NPDATA<11>	115	0	NPTERM<1>	161		NPPOPBUS<12>
24	1/0	NPDATA<16>	70	1/0	NPDATA<27>	116	0	NPTERM<0>	162		NPPOPBUS<0>
25	1/0	NPDATA<9>	71		VSS	117	0	NPTERM<3>	163	ı	NPPOPBUS<5>
26	1/0	NPDATA<26>	72		VSS	118		NPPOPBUS<3>	164	0	NPTERM<2>
27	1/0	NPDATA<30>	73	1/0	NPDATA<57>	119		VCC4	165	1	CKMODE
28	- 1	VSS	74	1/0	NPDATA<14>	120		VCC4	166		PHE1
29		VSS	75	1/0	NPDATA<17>	121	1/0	NPDATA<25>	167		IREF
30		VCC4	76	1/0	NPDATA<7>	122		NPPOPBUS<11>	168	1/0	NC
31		VSS	77		RESET*	123	1/0	NPTAG<1>	169	1	TPH1
32		VCC4	78	1/0	NPDATA<62>	124	1/0	FPTEST	170		NPTAGSTAT<1>
33		VSS	79		VCC4	125	0	NPTERM<4>	171		NPPOPBUS<8>
34		VSS	80		VCC4	126		NPPOPTAG<2>	172		NPPOPBUS<2>
35		VCC4	81	1/0	NPDATA<8>	127	1	VSS	173		NPPOPBUS<6>
36		VSS	82	1/0	NPDATA<33>	128	1	VSS	174		NPTAGSTAT<4>
37		VCC4	83	1/0	NPDATA<18>	129	1/0	NC	175		NPPOPBUS<14>
38		VSS	84	1/0	NPDATA<38>	130		NPPOPTAG<0>	176		NPOUTFTYP<1>
39		VSS	85	1/0	NPDATA<40>	131		VCC4	177	0	NPTERM<5>
40	1/0	NPDATA<24>	86	1/0	NPDATA<56>	132	L	NPPOPBUS<15>	178		XSEL
41	1/0	NPDATA<23>	87		VSS	133		NPPOPBUS<9>	179	$\perp$	CLK
42		VCC4	88		VSS	134	1	NPPOPBUS<1>	180	0	XPH2
43	1/0	NPDATA<48>	89	1/0_	NPDATA<45>	135	1/0	NPTAG<0>	181	0	XPH1
44	1/0	NPDATA<36>	90	1/0	NPDATA<37>	136	1/0	NC	182	0	SERIALOUT
45	1/0	NPDATA<22>	91	1/0	NPDATA<13>	137		VDDA	183	0	SERIALIN
46	1/0	NPDATA<28>	92	1/0	NPDATA<15>	138		PHE2			

Figure 14 Nx587 Pin List, By Pin Number



070

Figure 15 Nx587 Pinout Diagram (Top View)



071

Figure 16 Nx587 Pinout Diagram (Bottom View)

## Floating Point Coprocessor Bus Signals (on Nx587)

NPPOPBUS<15:0>	I	Floating Point Coprocessor Micro-Operations Bus—Driven by the Nx586 processor to the Nx587 Floating Point Coprocessor to provide a floating-point micro-operation at the peak rate of one per processor clock. The NPPOPBUS<15:0> bus carries both micro-operations and their associated tags, both of which are issued by the Nx586 processor's Decode Unit.			
NPNOERR	0	Floating Point Coprocessor No Error—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor for handshaking to implement the IBM-compatible mode of interrupt handling. This signal is enabled and disabled in software.			
NPOUTFTYP<1:0>	I	Floating Point Coprocessor Output Type—Asserted by the Nx586 processor to the Nx587 Floating Point Coprocessor for handshaking to implement the IBM-compatible mode of interrupt handling. These signals are enabled and disabled in software.			
NPTERM<5:0>	0	Floating Point Coprocessor Termination—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor to indicate completion of floating-point operations. Only bits 1:0 are connected to the Nx586 processor; the others must be left unconnected.			
NPTAGSTAT<5:0>	I	Floating Point Coprocessor Tag Status—Driven by the Nx586 processor to the Nx587 Floating Point Coprocessor to synchronize the issuing, retiring, and aborting of instructions.			
NPRREQ	I	Floating Point Coprocessor Read Request—Asserted by the Nx586 processor to the Nx587 Floating Point Coprocessor, to request use of the NPDATA<63:0> and NPTAG<4:0> buses to transfer data on the next clock. The NPRREQ signal has priority over the NPWREQ signal. When neither is requesting, the processor drives the bus.  The processor sometimes makes speculative requests, such as when it concurrently does cache lookups for the data to be transferred. If the processor finds that it cannot use the bus after requesting it, it negates NPRVAL when the bus is granted, otherwise it asserts NPRVAL and transfers the data in the same clock.			

NPRVAL	I	Floating Point Coprocessor Read Valid—Asserted by the Nx586 processor to the Nx587 Floating Point Coprocessor in the clock following a successful request, to indicate that the data being transferred on the NPDATA<63:0> bus in the current clock is valid.	
NPWREQ	0	Floating Point Coprocessor Write Request—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor, to request control of the NPDATA<63:0> and NPTAG<4:0> buses to transfer data on the next clock. The NPRREQ signal has priority over the NPWREQ signal.  The Floating Point Coprocessor makes speculative requests concurrently with its first pass at formatting the output. If it discovers that more formatting is needed, it negates NPWVAL when the NPDATA<63:0> bus is granted, otherwise it asserts NPWVAL and transfers the data in the same clock.	
NPWVAL	0	Floating Point Coprocessor Write Valid—Asserted by the Nx587 Floating Point Coprocessor to the Nx586 processor in the clock following a successful request, to indicate that the data being transferred on the NPDATA<63:0> bus in the current clock is valid.	
NPTAG<4:0>	I/O	Floating Point Coprocessor Tag Bus—On each processor clock, this bus carries the five-bit micro-operation tag between the Nx586 processor and the Nx587 Floating Point Coprocessor. The tag identifies the instruction from which the micro-operation was decoded, and it corresponds to the data being transferred on the NPDATA<63:0> bus.	
NPDATA<63:0>	I/O	Floating Point Coprocessor Data—On each processor clock, this bus carries up to 64 bits of read or write data between the Nx586 processor and the Nx587 Floating Point Coprocessor. The Nx586 processor uses it to provide read data to the Nx587 Floating Point Coprocessor, and the Nx587 Floating Point Coprocessor uses it to write results.  The bus's bi-directionality is implemented with arbitration among the NPRREQ and NPWREQ signals. Arbitration priority is given to the processor, hence reads prevail over writes. The winner gets the bus on the next clock. The arbitration and the bus transfer are pipelined one clock apart at the processor-clock frequency. Thus, in every clock, both a request and a transfer are made.	

## **Nx587 System Signals**

### Nx587 Clock

CLK	I	NexBus Clock—A TTL-level clock with a duty cycle between 45% and 55%. NexBus signals transition on the rising edge of CLK. The processor's internal phase-locked loop (PLL) synchronizes internal processor clocks at twice the frequency of CLK.	
РНЕ1	I	Clock Phase 1—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.	
PHE2	I	Clock Phase 2—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.	
CKMODE	I	Clock Mode—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.	
XSEL	I	Clock Mode Select—For normal clocking operation, this signal should be pulled low. Refer to Figure 27.	
ХРН1	0	Processor Clock Phase 1—For normal clocking operation, this signal must be left unconnected. Refer to Figure 27.	
ХРН2	0	Processor Clock Phase 2—For normal clocking operation, this signal must be left unconnected. Refer to Figure 27.	
IREF	I	Clock Input Reference—This signal must be pulled up to $V_{DDA}$ with a 220k $\Omega$ resistor.	
XREF	0	Clock Output Reference—For normal clocking operation, this signal must be left unconnected.	
VDDA	I	<b>PLL Analog Power</b> —This input provides power for the on chip PLL circuitry and should be isolated from $V_{CC}$ by a ferrite bead and decoupled with a 0.1 $\mu F$ ceramic capacitor.	

### Nx587 Interrupts and Reset

NPIRQ*	0	Floating Point Coprocessor Interrupt Request—Asserted by the Nx587 Floating Point Coprocessor to the interrupt controller that services the NexBus during floating-point exceptions. The same-named signal from the Nx586 must also be connected to this signal.
RESET*	I	Global Reset (Power-Up Reset)—Asserted by system logic. The processor responds by resetting its internal state machines and loading default values in its registers. At power-up it must remain asserted for a minimum of several milliseconds to stabilize the phase-locked loop. See the <i>Electrical Data</i> chapter.

## **Nx587 Test and Reserved Signals**

NC	О	Reserved—For normal operation, these signals must be left unconnected.	
FPTEST	I	Floating Point TEST—This pin is to tri-state all output except for the following pins: XPH1, XPH2, and XREF. Fo normal operation, this input must be pulled low.	
NPPOPTAG<4:0>	I/O	Reserved—These signals must be connected to the samenamed signals on the Nx586 processor.	
NPSPARE<2:0>	I	Reserved—These signals must be connected to the samenamed signals on the Nx586 processor and pulled low.	
SERIALIN	I	Serial In—The input of the scan-test chain. This signal must be left unconnected for normal operation.	
SERIALOUT	0	Serial Out—The output of the scan-test chain. This signal must be left unconnected for normal operation.	
ТРН1	I	Test Phase 1 Clock—Used for factory scan test support. This signal must be tied low for normal operation.	
ТРН2	I	Test Phase 2 Clock—Used for factory scan test support. This signal must be tied low for normal operation.	

### **Nx587 Alphabetical Signal Summary**

CKMODE	I	Clock Mode	
CLK	I	NexBus Clock	
FPTEST	I	Reserved	
IREF	I	Clock Input Reference	
NC	О	No Connect	
NPDATA<63:0>	I/O	Floating Point Coprocessor Data	
NPIRQ*	О	Floating Point Coprocessor Interrupt Request	
NPNOERR	О	Floating Point Coprocessor No Error	
NPOUTFTYP<1:0>	I	Floating Point Coprocessor Output Type	
NPPOPBUS<15:0>	I	Floating Point Coprocessor Micro-Operations Bus	
NPPOPTAG<4:0>	I/O	Reserved	
NPRREQ	I	Floating Point Coprocessor Read Request	
NPRVAL	I	Floating Point Coprocessor Read Valid	
NPTAG<4:0>	I/O	Floating Point Coprocessor Tag Bus	
NPTAGSTAT<5:0>	I	Floating Point Coprocessor Tag Status	
NPTERM<5:0>	I	Floating Point Coprocessor Termination	
NPWREQ	0	Floating Point Coprocessor Write Request	
NPWVAL	0	Floating Point Coprocessor Write Valid	
NPSPARE<2:0>	I	Reserved	
PHE1	I	Clock Phase 1	
PHE2	I	Clock Phase 2	
RESET*	I	Global Reset (Power-Up Reset)	
SERIALIN	О	Serial In	
SERIALOUT	0	Serial Out	
TPH1	I	Test Phase 1 Clock	
TPH2	I	Test Phase 2 Clock	
VDDA	I	PLL Analog Power	
XPH1	0	Processor Clock Phase 1	
XPH2	0	Processor Clock Phase 2	
XREF	0	Clock Output Reference	
XSEL	I	Clock Mode Select	

## **Hardware Architecture**

The Nx586 processor and Nx587 floating-point coprocessor are tightly coupled into a parallel architecture with a distributed pipeline, distributed control, and rich hierarchy of storage elements. While the features of the two devices are sometimes listed separately elsewhere in this book, they are treated as an integrated architecture in this chapter. The Nx587 Floating-Point Coprocessor is optional in a system, but if used, each Nx587 requires a companion Nx586 processor. Alternatively, the Nx586 processor can be used by itself, without the Floating-Point Coprocessor.

#### **Bus Structure**

The Nx586 processor supports three external 64-bit buses: the NexBus (the processor bus), the L2 cache SRAM bus, and the Floating-Point Coprocessor bus that is shared with the optional Nx587. All buses are synchronous to the NexBus clock, although the Floating-Point Coprocessor bus operates at twice the frequency of the other two buses.

#### **NexBus**

The NexBus is a 64-bit synchronous, multiplexed bus that supports all signals and bus protocols needed for cache-coherency. A modified write-once MESI protocol is used for cache coherency. The processor continually monitors the NexBus to guarantee cache coherency.




Figure 17 Nx586 based System Diagram

Figure 17 shows the general organization of a Nx586-based system. The systems logic on the NexBus includes the following functions:

- NexBus arbitration
- NexBus interface to standard buses (such as VL, PCI, ISA, EISA, MCA)
- NexBus interface to main memory and peripherals
- Main-memory control and arbitration
- Peripheral control
- System ROM




Figure 18 Nx586 based System using the NxVL Diagram

Figure 18 shows a specific implementation of a Nx586 system—one that uses the NxVL system controller.

#### L2 Cache Bus

The 64-bit L2 cache bus is dedicated to external asynchronous SRAM cache. The bus carries one to eight bytes of cache data, or the tags and state bits for one to four cache banks (sets). The L2 cache is a write-back cache. The processor manages cache-coherency for both L2 and L1 caches.

#### **Floating-Point Coprocessor Bus**

The 64-bit Floating-Point Coprocessor bus is dedicated to the optional Nx587 coprocessor. Two arbitration signals implement a simple protocol between the two devices. Arbitration priority is given to the processor, so reads prevail over writes. The winner gets the bus on the next clock. The arbitration and data transfers are pipelined one clock apart at the processor-clock frequency. Thus, in every processor clock, both a bus request and a data transfer can be performed, making the Floating-Point Coprocessor a tightly coupled component of the execution pipeline.

Both the processor and the Floating-Point Coprocessor sometimes make speculative requests for the bus. For example, the processor requests the bus while it concurrently looks in its cache for the data to be transferred. The Floating-Point Coprocessor makes speculative requests concurrently with its first pass at formatting the output, which may in fact need further formatting before transfer. If either device finds that it cannot use the bus after requesting it, it negates its request signal thereby allowing access to the bus by the other device.

### **Operating Frequencies**

There are four operating frequencies associated with the processor, as shown in Figure 19:

- NexBus—Operates at the frequency of the system clock (CLK).
- Processor—Operates at twice the frequency of the NexBus clock. The Nx586 processor and Nx587 Floating Point Coprocessor both operate at the same frequency.
- *L1 (On-Chip) Cache*—Operates at twice the frequency of the processor clock (four times the frequency of the NexBus clock).
- L2 (Off-Chip) Cache—Operates at the same frequency as the NexBus clock. Transfers between L2-cache and the processor occur at the peak rate of one qword every two processor clocks, but the transfers (which can be back-to-back) can begin on any processor clock. Data is returned to the processor on the third clock phase after an access is started.

Unless otherwise specified in this book, a *clock cycle* means the Nx586 processor's clock cycle. However, the timing diagrams in the *Bus Operations* chapter are relative to the NexBus clock, not the processor clock.

Figure 19 shows the relative frequencies for a 66 MHz processor (actually 66.666...MHz). If the NexBus clock runs at 33 MHz (actually 33.333... MHz), the processor and Floating Point Coprocessor run at 66.666...MHz, the on-chip L1 caches run at 66.666... MHz, and the L2-cache bus runs at 33.333... MHz.




Figure 19 Operating Frequencies (66MHz Processor)

The processor uses an on-chip phase-locked loop and the NexBus clock to internally generate two non-overlapped phases of its own clock, shown in Figure 19 as the 7.5ns phases that drive the L1 cache. Most of the processor's pipeline stages operate on these phases. For example, a register-file access, an adder cycle, a lookup in the translation lookaside buffer (TLB), and an on-chip cache read or write all take a single phase of the processor clock.

The processor supports an average sustainable read and write bandwidth on NexBus of 152 MBytes per second for the 66MHz Nx586 processor, and a peak transfer rate of 267 MBytes per second for the 66MHz Nx586 processor. For additional information, consult the "Bus Operation" chapter.

With a special bus-clock reference scheme that does not use the on-chip phase-locked loop, the chips can operate at any clock frequency between zero and the specified maximum. There are no dynamic circuits that force a minimum frequency, so the chips can be brought to zero frequency without losing data.

#### **Internal Architecture**

Figure 20 shows the relationship between functional units in the Nx586 processor and the Nx587 Floating Point Coprocessor. The main processing pipeline is distributed across five units:

- Decode Unit
- Address Unit
- Cache and Memory Unit
- 2 Integer Units
- Floating Point Coprocessor (the optional Nx587)

All functional units work in parallel with a high degree of autonomy, concurrently processing different parts of several instructions. Only the Cache and Memory Unit has an interface that is visible outside the processor.




Figure 20 Nx586 Internal Architecture

#### Storage Hierarchy

The Nx586 architecture provides a rich hierarchy of storage mechanisms designed to maximize the speed at which functional units can access data with minimum bus traffic. Control for a modified write-once cache-coherency protocol (MESI) is built into this hierarchy.

In addition to the L1 and L2 caches, the processor also has three other storage structures that contribute to the speed of accessing information: (1) a prefetch queue in the Decode Unit, (2) a branch prediction in the Decode Unit, and (3) a write queue in the Cache and Memory Unit. The storage hierarchy can continue at the system level with other buffers and caches. For example, systems using the NxVL system controller chip, that chip maintains a prefetch

queue between the L2 cache and main memory that continuously pre-loads cache blocks in anticipation of the processor's next request for a cache fill. Bus masters on buses interfaced to the NexBus can also maintain caches, but those other masters must use write-through caches.

Figure 21 shows this hierarchy during a read cycle in systems supported by the NxVL. Figure 22 shows the analogous organization during a write cycle. All levels of cache and memory are interfaced through 64-bit buses. Physically, transfers between L2 cache and main memory go through the processor via NexBus, and transfers between L1 and L2 cache go through the processor via the dedicated L2-cache bus. While the NexBus is multiplexed between address/status and data, the L2-cache data bus carries only data at 64 bits every NexBus clock cycle. The disk subsystem and software disk cache are included in the figures for completeness of the hierarchy; the software disk cache is maintained in memory by some operating systems.




Figure 21 Storage Hierarchy (Reads)




Figure 22 Storage Hierarchy (Writes)

### **Transaction Ordering**

Interlocks enforce transaction ordering in a manner that optimizes read accesses. With the exceptions detailed below, the *general rules* for transaction ordering are:

- Memory Reads—Memory reads (whether cache hits or reads on the NexBus) are re-ordered ahead of writes, are performed out of order with respect to other reads, and are done speculatively. With respect to the most recent copy of data, the write queue takes priority over the cache. A hit in the write queue is serviced directly from that queue.
- I/O and Memory-Mapped I/O Reads—I/O reads are not done speculatively because they can have side effects in memory that may cause the I/O read to be done improperly. I/O reads have higher priority than memory reads, but all pending writes are completed first.
- All Writes—Writes are performed in order with respect to other writes, and they are never performed speculatively. Writes are always held in the write queue until the processor knows the outcome of all older instructions.
- Locked Cycles—Locked read-modify-writes are stalled until the write queue is emptied.
- Cache-Hit Reads—The processor holds reads that hit in the cache if any of the following conditions exist:
  - The cache entry depends upon pending writes that have not yet received their data, are mapped as non-cacheable or are mapped as write-protected.
  - The read is locked (hence, the rules below for Memory Reads on NexBus are followed).
- Memory Reads on NexBus—The processor holds memory reads on the NexBus (cache misses) if any of the following conditions exist:
  - Reads are I/O or Memory-Mapped I/O.
  - The write queue has pending writes to I/O or to memory that are mapped as non-cacheable I/O.
  - The read is locked, and the write portion of a previous locked readmodify-write has not yet been performed.

### **Cache and Memory Subsystem**

#### **Characteristics**

The cache and memory subsystem is a key element in the processor's performance. Each of the two on-chip L1 caches (instruction and data) are 16kB in size and dual-ported. The L2 cache is either 256kB or 1MB and single-ported. It is built from an array of eight asynchronous SRAMs. The L2 cache stores instructions and data in 32-byte cache blocks (lines), each of which has an associated tag and cache-coherency state. Separate external tag RAMs are not used. Instead, tag data is stored in a small part of the L2 cache. L2 is a random-access cache, with the L2 cache controller coupled very closely to the processor. Memory references of any kind can be interleaved without compromising performance. It responds to random accesses just as quickly as to block transfers. 32-bytes is the unit of transfer between memory and cache.

	L1 C	L2 Cache	
Contents	Instructions (I Cache)	Data (D Cache)	Instructions and Data (Unified Cache)
Location	processor	processor	controller is on processor; SRAM accessed from 64-bit SRAM bus
Cache Size	16kB	16kB	256kB or 1MB
Ports	2	2	1
Clock Frequency, Relative to Processor Clock	2x	2x	0.5x

Figure 23 Cache Characteristics

If a write needs to go to the NexBus for cache-coherency purposes, it does so before it goes to a cache. Whether the write is needed on the NexBus depends on the caching state of the data: if the data is *shared* (as described later in the *Cache Coherency* section), all other NexBus caching devices need to know about the imminent write so that they can take appropriate action. The processor's caches can be configured so that specified locations in the memory space can be cacheable or non-cacheable and read/write or read only (write-protected).

The Cache and Memory Unit contains a write queue that stores partially and fully assembled writes. The queue serves several functions. First, it buffers writes that are waiting for bus access, and it reorders writes with respect to reads or other more important actions. Second, it assembles the pieces of a write as they become available. (Addresses and data arrive at the queue separately as they come out of the distributed pipelines of other functional units.) Third, the queue is used to back out of instructions when necessary. All writes remain in the queue until signaled by the Decode Unit that the instruction associated with the write is retired—i.e., that there is no possibility of an instruction backout due to a branch not taken or to an exception or interrupt during execution.

Reads are looked up in the write queue simultaneously with the L1 cache lookup. A hit in the write queue is serviced directly from that queue, and write locations pending in the queue take priority over any L1-cache copy of the same location. Reads coming into the unit from NexBus are routed in a pipeline to the processor L2 cache and L1 caches. Reads coming in from the L2 cache are routed first to the processor, then to the L1 caches. Write-backs are going only to the NexBus. Pending writes in the queue go first to the L1 caches (both the instruction and data caches can be written), then to L2 if necessary, then to NexBus if necessary.

The dual ports on the L1 instruction and data caches protect the processor from stalls. In a single clock, the processor can read from port A on each cache while it reads or writes port B on each cache, such as for cache lookups, cache fills, and other cache housekeeping overhead. Both L1 caches may contain identical data, as when a 32-byte cache block contains both instructions and data and is loaded into both L1 caches in different cache-block reads.

#### **Cache Coherency**

The processor continually monitors (snoops) NexBus operations by other bus masters to guarantee coherency with data cached in the processor's L2 cache, L1 caches, and branch prediction logic. A type of write-invalidate cache-coherency protocol called modified write-once (MWO) or modified, exclusive, shared, or invalid (MESI) is used. In this protocol, each 32-byte block in the L2 cache is in one of four states:

- Exclusive—Data copied into a single bus-master's cache. The master then
  has the exclusive right (not yet exercised) to modify the cached data. Also
  called owned clean data.
- Modified—Data copied into a single bus-master's cache (originally in the
  exclusive or invalid state) but that has subsequently been written to. Also
  called dirty, owned dirty, or stale data.
- Shared—Data that may be copied into multiple bus-masters' caches and can therefore only be read, not written.
- Invalid—Cache locations in which the data is not correctly associated with the tag for that cache block. Also called absent or not present data.

The protocol allows any NexBus caching device to gain exclusive ownership of cache blocks, and to modify them, without writing the updated values back to main memory. It also allows caching devices to share read-only versions of data. To implement the protocol, the processor:

- Requests data in a specific state by asserting or negating NexBus cachecontrol bits and signals.
- Caches data in a specific state by watching NexBus cache-control input signals from system logic and the slave being accessed.
- Snoops the NexBus to detect operations by other masters that hit in the processor's caches.
- Intervenes in the operations of other NexBus masters to write back modified data to main memory if a hit occurs during a bus snoop.
- Updates the state of cached blocks if a hit occurs during a bus snoop.

The protocol name, write-once, reflects the processor's ability to obtain exclusive ownership of certain types of data by writing once to memory. If the processor caches data in the shared state and subsequently writes to that location, a write-through to memory occurs. During the write-through, all other caching devices with shared copies invalidate their copies (hence the name, write-invalidate). After the write, the processor owns the data in the exclusive state, since the processor has the only valid copy and it matches the copy in memory. Any additional writes are local—they change the state of the cached data to modified, although the changes are not written back to memory until a update or cache replacement snoop cycle by another bus master forces the

write-back. Write-once protocols maximize the processor's opportunities to cache data in the exclusive (owned) state even when the processor has not specifically requested exclusive use of data, thereby maximizing the number of transactions that can be performed from the cache.

There are also other means of obtaining ownership of data besides writing to memory, and write operations can be performed in a way that does not modify ownership. The protocol is compatible with caching devices that employ write-through caching policies, if the devices implement bus snooping and support cache-block invalidation. Caching devices that use a cache-block (line) size other than four-qwords must use a write-through policy.

#### **State Transitions**

Transitions among the four states are determined by prior states, the type of access, the state of cache-control signals and status bits, and the contents of configuration registers associated with the cache. Figure 24 shows only the basic state transitions for write-back addresses. Transitions occur when the processor reads or writes data (hits and misses), or when it encounters a snoop hit. No transitions are made for snoop misses. In the default processor configuration and depending on the cause of an operation, reads can be either for exclusive ownership or shared use, but write misses are allocating (fetch on write)—they initiate a read for exclusive ownership, followed by a write to the cache.




Figure 24 Basic Cache-State Transitions

Figure 25 describes the primary signals and status bits that affect the state transitions shown in Figure 24. The OWN\* and SHARE\* signals control many transitions. The assertion of OWN\* implies that the data is both snoopable (SNPNBL) and cacheable (CACHBL). Figure 26 describes the signals and status bits that affect processor responses during bus snooping. The four sections following these tables describe the characteristics of the states in more detail.

OWN* NxAD<49> address phase	I/O	Ownership Request—Asserted by a master when it intends to cache data in the <i>exclusive</i> state. The bit is asserted for write-backs and reads from the stack. If such an operation hits in the cache of another master, that master writes its data back (if copy is modified) and changes the state of its copy to <i>invalid</i> . If OWN* is negated during a read or write, another master may not assume that the copy is in <i>shared</i> state when not asserting SHARE* signal.
OWNABL	I	Ownable—Asserted by the system logic during accesses by the processor to locations that may be cached in the <i>exclusive</i> state. Negated during accesses that may only be cached in the <i>shared</i> state, such as bus-crossing accesses to an address space that cannot support the MESI cache-coherency protocol. All NexBus addresses are assumed to be cacheable in the <i>exclusive</i> state.
		The OWNABL signal is provided in case system logic needs to restrict caching to certain locations. In systems using the NxVL, the NxVL does not have an OWNABL signal and the processor's OWNABL input is typically tied high for writeback configurations to allow caching in the <i>exclusive</i> state on all reads.
SHARE* GSHARE	OI	Shared Data—SHARE* is asserted by any NexBus master during block reads by another NexBus master to indicate to the other master that its read hit in a block cached by the asserting master, and that the data being read can only be cached in the <i>shared</i> state, if OWN* is negated. GSHARE is the backplane NAND of all SHARE* signals. If GSHARE and OWN* are both negated during the read, the data may be promoted to the <i>exclusive</i> state because no other NexBus device declared via SHARE* that it has cached a copy. Code fetches will stay in the <i>shared</i> state.

Figure 25 Cache State Controls

SNPNBL NxAD<57>	I/O	Snoop Enable—Asserted to indicate that the current operation affects memory that may be valid in other caches. When this signal is negated, snooping devices need not look up the addressed data in their cache tags. This signal is negated by the processor on write-backs.
DCL* GDCL	OI	Dirty Cache Line—Asserted during operations by another master to indicate that the processor has cached the location being accessed in a modified (dirty) state.  During reads, the requesting master's cycle is aborted so that the processor, as an intervenor, can preemptively gain control of the NexBus and write back its modified data to main memory. While the data is being written to memory, the requesting master reads it off the NexBus. The assertion of DCL* is the only way in which atomic 32-byte cacheblock fills by another NexBus master can be preempted by the processor for the purpose of writing back dirty data.  During writes, the initiating master is allowed to finish its write. The NexBus Arbiter must then guarantee that the processor asserting DCL* gains access to the bus in the very next arbitration grant, so that the processor can write back all of its modified data except the bytes written by the initiating master. (In this case, the initiating master's data is more
		recent than the data cached by the processor asserting DCL*.)

Figure 26 Bus Snooping Controls

### **Invalid State**

After reset, all cache locations are invalid. This state implies that the block being accessed is not correctly associated with its tag. Such an access produces a *cache miss*. A read-miss causes the processor to fetch the block from memory on the NexBus and place a copy in the cache. If OWN\* is negated and GSHARE is asserted, the block changes state from invalid to shared, provided that the memory slave asserts the GBLKNBL signal when each qword is transferred. If the processor asserts OWN\* when OWNABL is asserted, or if no other caching device shares the block (GSHARE negated), the processor may change the state of the block from invalid to exclusive. If GBLKNBL is negated, the data may be used by the processor but it will not be cached, and the cache block will remain invalid.

The processor will invalidate a block if another master performs any operation with OWN\* asserted that addresses that block, and OWNABL and GXACK are simultaneously asserted. If the block's previous state was modified, the processor will also intervene in the other master's operation to write back the modified data.

#### **Shared State**

When the processor performs a read with OWN\* negated and GSHARE asserted, and the read misses the cache, the block will be cached in the shared state. The shared state indicates that the cache block may be shared with other caching devices. A block in this state mirrors the contents of main memory. When the processor has cached data in the shared state, it snoops NexBus memory operations by other masters, ignoring only operations for which SNPNBL is negated. When the processor performs block reads that hit in a block shared with another master, that master asserts SHARE\*.

When the processor performs a write with OWN\* negated—or when it performs a write with OWN\* asserted, OWNABL negated, and GXACK asserted—other masters may either invalidate their copy or update it and retain it in the shared state.

When the processor performs a write to a shared block, the processor (1) writes the data through to main memory while asserting OWN\* so as to cause other caching masters to invalidate their copies, (2) updates its cache to reflect the write, and (3) if OWNABL and GXACK are both asserted during the write, the processor changes the state of the block to exclusive, otherwise the state remains shared.

If the processor performs a read or write in which OWN\*, OWNABL, and GXACK are all asserted, other masters invalidate their copy of such blocks.

#### **Exclusive State**

When the processor performs a read with OWN\* asserted or GSHARE negated, and the read misses the cache, the block will be cached in the exclusive (owned clean) state. In the exclusive state, as in the shared state, the contents of a cache block mirrors that of main memory. However, the processor is assured that it contains the only copy of the data in the system. Thus, any subsequent write can be performed directly to cache and need not be immediately written back to memory. The cache block so modified will then be in the modified state. Just as with shared cache blocks, the processor snoops NexBus memory operations when it has cached data in the exclusive state, except when SNPNBL is negated.

If another master asserts OWN\* while hitting in an exclusive block in the processor, the processor invalidates its copy. A read by another master with

OWN\* negated that hits in an exclusive block forces the processor to assert SHARE\* and change the block to the shared state, if CACHBL is asserted. If a write by another master hits in an exclusive block, the processor invalidates the block. OWNABL has no effect on snooping the exclusive and modified states, since a cache block could not have been cached in these states if the block were not ownable.

#### **Modified State**

The modified (owned stale or dirty) state implies that a cache block previously fetched in the exclusive state has been subsequently written to and no longer matches main memory. As in the exclusive state, the processor is assured that no other master has cached a copy so the processor can perform writes to the cache without writing them to memory.

Reads and single-qword writes by other masters that address a modified block cause the processor to assert DCL\* and perform an intervenor operation. The processor writes back its cached data to memory and the other master simultaneously reads it from the NexBus.

During external non-OWN\* reads, the processor changes its copy of the block to the shared state. If an external non-OWN\* single-qword write with CACHBL asserted hits in a modified block, the processor asserts DCL\* and intervenes in the operation. The processor then either asserts SHARE\* during the operation. During external block writes (unlike the single-qword writes described above) the processor does not perform an intervenor operation with write-back because the other master overwrites the entire cache block(s). If an external block write hits a modified processor block it invalidates the block.

Internal reads or writes do not change the state of a modified block. However, if another master attempts to write to a block that has been modified by the processor, the modified data (or portions thereof) is written back to memory. During the write-back, the processor negates SNPNBL to relieve other caching devices of the obligation to look the address up in their caches, since a modified block can never be in another cache.

## Interrupts

The processor supports maskable interrupts on its INTR\* input, non-maskable interrupts on its NMI\* input, and software interrupts through the INT instruction. Hardware interrupts (INTR\* and NMI\*) are asynchronous to the NexBus clock. They are asserted by external interrupt control logic when that logic receives an interrupt request from an I/O device, system timer, or other source. When an active non-maskable interrupt request is sensed by the interrupt controller, the request is passed to the processor which then performs an interrupt acknowledge sequence, as defined in the *Bus Operations* chapter. Maskable interrupt requests must be asserted until cleared by the interrupt service routine.

Systems supported by the NxVL, a 82C206 peripheral controller handles interrupts. The NxVL generates the non-maskable interrupt (NMI\*) input to the processor, and it passes along the processor's non-maskable interrupt acknowledge to the 82C206 via the NxVL's INTA\* output. For a description of these interrupts, see the *NxVL System Controller Databook*.

### **Clock Generation**

Five signals determine the manner in which the processor's internal clock phases (PH1 and PH2) are derived or provided. These signals include CKMODE, XSEL, CLK, PHE1, and PHE2. These signals determine one of foures: Phase-Locked Loop (the normal operating mode), External Phase Inputs, or External Processor Clock, as shown in Figure 27 and described in the sections below.

Mode Type	Mode #	CKMODE	XSEL	PHE1	PHE2
Phase-Locked Loop (normal operating mode)	0	0	0	0	0
External Processor Clock	1	0	1	Input at 2x the CLK frequency	1
Test Mode	2	1	0		
External Phase Inputs	3	1	1	Externally supplied at 2x the CLK frequency	Externally supplied at 2x the CLK frequency

Figure 27

**Clocking Modes** 

#### Mode #0:

In the *phase-locked loop* mode, the internal clock phases are derived from the external NexBus clock (CLK) via a phase-locked loop (PLL). In all modes, the CLK input must be driven at one-half the processor's internal operating frequency so as to provide the bus-interface logic with a signal that defines the external clock cycle. For TTL compatibility, the rising edge of CLK is its significant edge. The Phase-Locked Loop mode is recommended for most system designs.

### Mode #1:

In the external processor clock mode, the internal clock phases are derived from PHE1 input signal while PHE2 is pulled high. The PHE1 input signal operates at twice the frequency of CLK. The falling edge of the internal phase2 will occur before the rising edge of XREF, which is a buffered CLK output, and can be observed on the XPH2 output. This mode allows bypassing the PLL for test purposes or to change the clock frequency, as when entering or leaving a low-power mode.

Unlike the Phase-Locked Loop mode, the other two modes operate the internal phases at the externally supplied frequency that has to be twice the CLK frequency. In order to allow the External Phase Input modes to generate and control an external phase-locked loop, both internal clock phases are output via buffers on the XPH1 and XPH2 signals and an additional signal XREF is provided for CLK.

#### **Mode #2:**

In the Test mode, both phases are stopped in an off (low) state, which is necessary to employ scan logic.

#### **Mode #3:**

In the *external phase inputs* mode, the internal clock phases are controlled by the two external phase inputs, PHE1 and PHE2. These inputs are buffered to drive the internal clock distribution system.

## **Bus Operations**

This chapter covers bus cycles and cache-coherency operations. The bus cycles are conducted primarily on NexBus although their effects can also be seen on the L2 SRAM bus. The NexBus clock, shown in the timing diagrams accompanying this text, runs at half the frequency of the processor's internal clock.

Operations between the processor and the L2-cache SRAM, as well as operations between the processor and the Nx587 Floating Point Coprocessor on the NP bus are not described here, since these operations are not intended for system logic interfacing. Instead, a typical design example is provided in the *Hardware Architecture* chapter in which the processor-to-SRAM and processor-to-587 connections are illustrated.



In this chapter, the term "clock" refers to the *NexBus clock* not to the processor clock, as is meant elsewhere throughout this book.

#### Accesses on the Level-2 Cache Bus

Figure 19 in the Nx586 Hardware Architecture chapter compares the basic clock timing for the processor, its L1 caches, and the L2 cache. An L1 cache miss may cause an access to the L2 cache, which resides off-chip on a dedicated 64-bit bus. Figure 28 shows a read, write, and read to the L2 cache. Transfers can begin on any processor clock and occur at the peak rate of eight bytes every two processor clocks.

The notation regarding *Source* in the left-hand column of Figure 28 indicates the chip or logic that generates the signal. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. In some cases, signals take on different names as outputs are ORed in group-signal logic. In these cases, the signal source is shown with a subscript, where the subscript indicates the device or logic that originally caused the change in the signal.

In addition, Figure 28 shows a read followed by a write followed by a read cycle. Reads (or writes) can be back-to-back without dead cycles. A dead cycle is shown after the last read. The processor clock, which runs at twice the rate of the NexBus clock (CLK), is represented here by its two phases, PH1 and PH2. These phases are not visible at the pins except through the delayed outputs, XPH1 and XPH2. The data-sampling point is shown as the falling edge of PH2, which is relative to the rising edge of CLK. Two pins for COE\* are shown, A and B. Both pins are indentical in function and transition on the rising edge of PH1. The two pins are made available for loading considerations




Figure 28 Level-2 Cache Read and Write

## **NexBus Arbitration and Address Phase**

Processor operations on the NexBus may or may not begin with arbitration for the bus. To obtain the bus, the processor asserts NREQ\*, LOCK\*, and/or AREQ\* to the NexBus Arbiter, which responds to the arbitration winner with GNT\*. Automatic re-grant occurs when the NexBus Arbiter holds GNT\* asserted at the time the processor samples it, in which case the processor need not assert NREQ\*, LOCK\*, or AREQ\* and can immediately begin its operation.

NREQ\*, when asserted, remains active until GNT\* is received from the NexBus Arbiter. In systems using the NxVL as the NexBus Arbiter, NREQ\* is treated the same as AREQ\*; when NexBus control is granted, control of all other buses is also granted at the same time.

LOCK\* is asserted during sequences in which multiple bus operations should be performed sequentially and uninterrupted. This signal is used by the NexBus Arbiter to determine the end of such a sequence. Cache-block fills are not locked; they are implicitly treated as atomic reads. A NexBus Arbiters may allow a master on another system bus to intervene in a locked NexBus transaction. To avoid this, the processor asserts AREQ\*. LOCK\* is typically software-configured to be asserted for read-modify-writes and explicitly locked instructions.

AREQ\* is asserted to gain control of the NexBus or any other buses supported by the system. This signal always remains active until GNT\* is received.

When GNT\* is received, the processor places the address of a qword (for memory operations) on NxAD<31:3> or the address of a dword (for I/O operations) on NxAD<15:2>. It drives status bits on NxAD<63:32> and asserts its ALE\* signal to assume bus mastership and to indicate that there is valid address on the bus. The processor asserts ALE\* for only one bus clock. The slave uses the GALE signal generated by system logic to enable the latching of address and status from the NexBus.

## **Single-Qword Memory Operations**

Figure 29 shows the fastest possible single-qword read. The notation regarding *Source* indicates the logic that originated the signal as an output. In this figure and others to follow, the source of group-ORed signals (such as GXACK) is shown subscript with a symbol indicating the device or logic that output the originally activating signal. For example, the source of the GXACK signal is shown as "Sp", which means that system logic (S) generated GXACK but that the processor (P) caused this by generating XACK\*. In some timing diagrams later in this section, bus signals take on different names as outputs cross buses through transceivers or are ORed in group-signal logic; in these cases, the source of the signals is shown subscript with a symbol indicating the logic that originally output the activating signals.

The data phase of a fast single-qword read starts when the slave responds to the processor's request by asserting its XACK\* signal. The processor samples the GXACK and GXHLD signals from system logic to determine when data is placed on the bus. The processor then samples the data at the end of the bus clock after GXACK is asserted and GXHLD is negated. The operation finishes with an idle phase of at least one clock.

This protocol guarantees the processor and other caching devices enough time to recognize a modified cache block and to assert GDCL in time to cancel a data transfer. A slave may not assert XACK\* until the second clock following GALE. However, the slave must always assert XACK\* during or before the third clock following GALE, since otherwise the absence of an active GXACK indicates to the system-logic interface between the NexBus and other system buses (called the *alternate-bus interface*) that the address must reside on the other system bus. In that case, the system-logic interface to that other bus assumes the role of slave and asserts GXACK.

Figure 29 shows when GBLKNBL may be asserted. If appropriate, the slave must assert GBLKNBL no later than it asserts XACK\*, and it must keep GBLKNBL asserted until it negates XACK\*. It must negate GBLKNBL at or before it stops placing data on the bus. Although not shown, OWNABL must also be valid (either asserted or negated) whenever GXACK is asserted.




Figure 29 Fastest Single-Qword Read




Figure 30 Fast Single-Qword Read with a delayed GXACK

If the slave is unable to supply data during the next clock after asserting XACK\*, the slave must assert its XHLD\* signal at the same time. Similarly, if the processor is not ready to accept data in the next clock it asserts its XHLD\* signal. The slave supplies data in the clock following the first clock during which GXACK is asserted and GXHLD is negated. The processor strobes the data at the end of that clock. A single-qword read with wait states is shown in Figure 31 and 32. For such an operation, the slave must negate XACK\* after a single clock during which GXACK is asserted and GXHLD is negated, and it must stop driving data onto the bus one clock thereafter. The processor does not assert XHLD\* while GALE is asserted, nor may either party to the transaction assert XHLD\* after the slave negates GXACK. In the example shown in Figure 31, the slave asserts GXACK at the latest allowable time, thereby inserting one wait state, and GXHLD is asserted for one clock to insert an additional wait state. The slave may or may not drive the NxAD<63:0> signals during the wait states. The processor will not drive them during the data phase of a read operation.




Figure 31 Single-Qword Read with Wait States using a delayed GXACK




Figure 32 Single-Qword Read with Wait States using GXHLD only

A single-qword write operation is handled similarly. Figure 33 illustrates the fastest write operation possible. Figure 34 shows a single-qword write with wait states. After the bus is granted, the processor puts the address and status on the bus and asserts ALE\*. As in the read operation, the slave must assert its XACK\* signal during either the second or third clock following the assertion of GALE. If the slave is not ready to strobe the data at the end of the clock following the assertion of GXACK, it must assert its XHLD\* signal. The processor places the data on the bus in the clock after the assertion of GXACK, which may be as soon as the third clock following the assertion of GALE. The slave samples GXHLD to determine when the data is valid. The processor will drive data as soon as it is able, and it continues to drive the data for one (and only one) clock after the simultaneous assertion of GXACK and negation of GXHLD. As in the read operation, the slave's XACK\* is asserted until the clock following the trailing edge of GXHLD.




Figure 33 Fastest Single-Qword Write




Figure 34 Single-Qword Write With Wait States

## **Cache Line Memory Operations**

The processor performs cache line fill operations with memory at a much higher bandwidth than the single-qword operations described in the previous section. Bursts, both reads and writes, are done only in four-qword increments (32-bytes). All cache line reads are cache fills.

Cache line reads and writes are indicated by the assertion of BLKSIZ\* during the address/status phase of the bus operations, as previously defined for single-qword operations.

A cache line operation consists of a single address phase followed by a multi-transfer data phase. The data transfer may begin with *any* qword in the block, as indicated by the address bits, but it then proceeds through additional qwords of the specified contiguous data in an order.

## I/O Operations

I/O operations on the NexBus are performed exactly like single-qword reads and writes, with three exceptions. First, the I/O address space is limited to 64K bytes. Second, the 16-bit I/O address is broken into two fields: fourteen address bits and two byte-enable bits. I/O addresses do not use BE<7:2>\* (which must be set to all 1's) but instead specify a quad address on NxAD<2>. Third, data is

always transferred on NxAD<15:0>, and NxAD<63:16> is undefined during the data transfer phase of an I/O operation.

I/O operations are indicated by driving 010 (data read) and 011 (data write) on NxAD<48:46> and all zeros on NxAD<31:16> when GALE is asserted. I/O space is always non-cacheable, so a slave should never assert GBLKNBL when responding to an I/O operation.

## Interrupt-Acknowledge Sequence

When an interrupt request is sensed by external interrupt-control logic, the request is signaled to the processor by the control logic, the processor acknowledges the interrupt request (during which sequence the controller passes the interrupt vector), and the processor services the interrupt as specified by the vector. The hardware mechanism is described above in the *Hardware Architecture* chapter.

An interrupt-acknowledge sequence, shown in Figure 35, consists of two back-to-back locked reads on NexBus, where the operation type (NxAD<48:46>) is 000 and the byte enable bits BE<7:0>\* = 11111110. The first (synchronizing) read is used latch the state of the interrupt controller. It is indicated by NxAD<2> = 1 (I/O-byte address 4). The second read is used to transfer the 8-bit interrupt vector on NxAD<7:0> to the processor, which uses it as an index to the interrupt service routine. This read is indicated by NxAD<2> = 0 (I/O-byte address 0). During these two reads only the least significant bit of the address field is driven to a valid state. The most significant bits are undefined. After the interrupt is serviced, the request is cleared and normal processing resumes.




Figure 35 Interrupt-Acknowledge Cycle

## **Halt and Shutdown Operations**

Halt and shutdown operations are signaled on the NexBus by driving 001 on NxAD<48:46> during the address/status phase, as shown in Figure 36. The halt and shutdown conditions are distinguished from one another by the address that is simultaneously signaled on the byte-enable bits, BE<7:0>\* on NxAD<39:32>. The processor does not generate a data phase for these operations.

Type of Bus Cycle	NxAD<48> M/IO*	NxAD<47> D/C*	NxAD<46> W/R*	NxAD<39:32> BE<7:0>*	NxAD<31:3>	NxAD<2>
Halt	0	0	1	11111011	all zeros	0
Shutdown	0	0	1	11111110	all zeros	0

Figure 36 Halt and Shutdown Encoding

For the halt operation, the processor places an address of 2 on the bus, signified by BE<7:0>\* bits (NxAD<39:32>) = 11111011. NxAD<2> = 0 and NxAD<31:3> are undefined. After this, the processor remains in the halted state until NMI\*, RESETCPU\*, or RESET\* becomes active.

For the shutdown operation, the processor places an address of 0 on the bus, signified by BE<7:0>\* bits (NxAD<39:32>) = 11111110. NxAD<2> = 0 and NxAD<31:3> are undefined. An external system controller such as the NxVL

will decode the shutdown cycle and assert RESETCPU\*. After this, the processor performs a soft reset, RESETCPU\*; that is, the processor is reset, but the memory contents, including modified cache blocks, are retained.

Because the Nx586 processor has a 64-bit data bus rather than a 32-bit data bus, eight total byte-enable bits (BE<7:0>\*) are specified for double dword bus.

## **Obtaining Exclusive Use Of Cache Blocks**

The processor can obtain ownership of a cache block either *preemptively* or *passively*. Preemptive ownership is gained by asserting OWN\* during the address/status phase of a read or write operation. Whenever the processor needs to write a cache block that is either cached in the shared or invalid state, it performs a preemptive read-to-own operation by asserting OWN\* during a single-qword write or four-qword block read.

Passive ownership is normally gained when the processor performs a block read, because other NexBus caching devices must snoop block reads. If any part of a block addressed by the processor's read operation resides in another NexBus device's cache, regardless of state, that device asserts SHARE\* after the assertion of GALE but not later than the clock during which the first qword of the block is transferred. SHARE\* remains asserted through the entire data transfer. If the processor sees GSHARE negated during a block read when it samples the first qword of the block, it knows that it has the only copy. It can therefore cache the block in the exclusive state rather than the shared state, if and only if OWNABL is asserted by system logic.

If another NexBus caching device is unable to meet this timing in the fastest possible case, it must assert XHLD\* to delay the operation until it is able to perform the cache check. While it is possible to put a caching device on NexBus that is unable to check its cache and report SHARE\* correctly, but instead always asserts SHARE\*, this has a very negative effect on system efficiency. It is also possible to design a device that invalidates its cache block during any block read hit, in which case only the efficiency of that one device is impaired.

If the processor addresses a non-cacheable block on a system bus other than NexBus, the system-logic interface between the NexBus and the other system bus (called the *alternate-bus interface*) must indicate this by negating GBLKNBL, and it may not perform block reads or writes to such a block. If the block on the other bus is cacheable, it can only be cached in the shared state, since standard system buses (such as VL bus and ISA bus) do not support the MESI caching protocol, and it is not possible to cache their memory addresses in the exclusive state.

The OWNABL signal from system logic is used to indicate cacheability of locations on other system buses. Whenever OWNABL is negated during a bus operation, the processor will not cache the block in the exclusive state even if the processor asserted OWN\*; instead, it may cache the block in the shared state if other conditions permit it.

GBLKNBL and GSHARE must be asserted by system logic at the same time that OWNABL is negated. The timing of these three signals is identical: they should be valid whenever GXACK is asserted. They may be (but need not be) asserted ahead of XACK\*, and may (but, except for GSHARE, need not) be held one clock after the negation of XACK\*. This timing differs from that of GSHARE, since when OWNABL is asserted GSHARE is not required to be valid until the clock following the negation of GXHLD—i.e., coincident with the data transfer.

## **Intervenor Operations**

The examples given above assume that the addressed data does not reside in a modified cache block. When an operation by another NexBus master results in a cache hit to a modified block in the processor, the processor intervenes in the operation by asserting DCL\*. The timing for DCL\* is the same as that for SHARE\*: the NexBus master samples GDCL on the same clock in which it samples NexBus data. An asserted GDCL indicates to the master that data cached by the processor is modified. To meet the fastest timing requirements, the processor asserts DCL\* no later than the third clock following the assertion of GALE. If a MESI write-back caching device is unable to determine in a timely manner whether a transaction hits in its cache, it must assert XHLD\* to delay the transfer.

If a block write operation by another master hits a modified cache block in the processor, the processor does not assert DCL\*, since such a block write replaces all of a cache block. Instead, the processor invalidates the block.

An addressed slave that sees GDCL asserted during the first qword transfer of an operation must abort the operation by negating GXACK. It may then perform a block write-back starting with the first qword. Immediately after the operation is completed, as determined by the negation of GXACK, the NexBus Arbiter must grant the bus to the intervenor by asserting GNT\*. The Arbiter must not grant the bus to any other requester, even if the previous master has asserted AREQ\* and/or LOCK\*, because DCL\* has absolutely the highest priority. Upon seeing GNT\* asserted, the intervenor (whether the processor or another master) immediately updates the memory by performing a block write, beginning at the qword address specified in the original operation. The intervenor negates DCL\* before performing the first data transfer, but not before it asserts ALE\*. During this memory update, the master must sample the data it requested (if the operation was a read) as it is sent to memory on

NexBus by the intervenor. If the master is not ready to sample the data, it can assert XHLD\*, as can both the intervenor and the slave; all three parties to the operation examine GXHLD to synchronize the data transfer.

#### **Modified Cache-Block Hit During Single-Qword Operations**

During single-qword reads that hit in a modified cache block, the NexBus sequence looks like a normal single-qword read from the memory followed by a block write by the intervenor. Figure 37 illustrates the timing. The fastest time is shown for the operation, while both the fastest and slowest possible times are shown for the leading edge of GDCL. For a slow device intervening in a fast operation, GDCL is available to be sampled on the same clock as the first qword of data is available.

In Figure 37, two sources are shown for GALE and NxAD<63:0>, and one source (Sp) has a subscript. The source is the chip or logic that outputs the signal. The subscript for the source indicates the chip or logic that originally caused the change in the signal. In systems that use the NxVL for system and memory control, the source labeled "S" is the NxVL or other system logic.

During single-qword writes, the master with the modified cache block asserts DCL\* to indicate that the single write will be followed by a block write. If the single write included only some of the bytes of the qword, the intervenor records this fact, and during the subsequent block write it outputs byte-enable bits indicating the other bytes of the qword. For example, if the byte-enable bits of the single write were 00000111, the intervenor outputs 11111000. In other words, the intervenor updates only those bytes that were not written by the master. Except for such intervening write-back operations, block writes must have all byte-enable bits asserted (00000000). During block write-backs, byte-enable bits apply only to the first qword, so all bytes of the final three qwords are written.




Figure 37 Single-Qword Read Hits Modified Cache Block

## Modified Cache-Block Hit During Four-Qword (Block) Operations

As described above for single-qword operations, a block read by another NexBus master may hit a modified cache block in the processor. When this happens, the processor responds exactly as for a single-qword operation: it asserts DCL\*, waits for the assertion of GNT\* following the negation of GXACK, and proceeds with a block write-back. It writes the entire four-qword block back to memory. The original bus master must sample the data in this second block operation while it is transferred to memory. The master may insert wait states by asserting XHLD\*. Since the processor, as intervenor, begins its write-back with the address requested by the master, if the original block read is a four-qword operation, the master can intercept the data as it is transferred to memory and find it in the expected order.

Block writes can hit in a modified or exclusive cache block only if the operation was initiated by the DMA action of a disk controller, not by the processor. Since only complete block writes are permitted, no write-back is required and the processor invalidates its cache block.

# **Electrical Data**

For Electrical Data See Document "Nx586/587 Electrical Specifications" Order # NxDOC-ES001-01-W

# **Mechanical Data**





Figure 38 Nx586 Package Diagram (top)

## 463CPGA 5/13/93






Figure 39 Nx586 Package Diagram (side)





Figure 39 Nx586 Package Diagram (bottom)

## 183CPGA 5/13/93



2. IF NOT INDICATED DIM TOLERANCE IS +/- 1%

Figure 40 Nx587 Package Diagram (top)

## 183 CPGA 5/13/93




Figure 41 Nx587 Package Diagram (side)




Figure 42 Nx587 Package Diagram (bottom)

	•		

## Glossary

Access—A bus master is said to "have access to a bus" when it can initiate a bus cycle on that bus. Compare bus ownership.

Adapter—A central processor, memory subsystem, I/O device, or other device that is attached to a slot on the NexBus, VL-Bus, or ISA bus. Also called a *slot*.

Aligned—Data or instructions that have been rotated until the relevant bytes begin in the least-significant byte position.

Allocating Write—A read-to-own (read for exclusive ownership of cacheable data) followed by a write to the cache.

Arbiter—A resource-conflict resolver, such as the NexBus arbiter. The NxVL includes a NexBus arbiter.

b-Bit.

B-Byte.

Bank—In a cache, same as *set* and *way*. In main memory, a qword-wide group of addressable locations.

Bus Cycle—A complete transaction between a bus master and a slave. For the Nx586 processor, a bus cycle is typically composed of an address and status phase, a data phase, and any necessary idle phases. Also called a bus operation, or simply operation.

Bus Operation—Same as bus cycle.

Bus Ownership—A bus is said to be owned by a master when the master can initiate cycles on the bus. In systems supported by the NxVL, the NxVL arbitrates access to all buses. The master to which bus ownership is granted controls only its own interface with the NxVL. The NxVL, on behalf of that master, acts as a master on the other buses in the system. It does this so as to support the master in the event that a bus-crossing operation is requested. Compare access.

Bus Phase—Part of bus cycle that lasts one or more bus clocks. For example, it may be a transfer of address and status, a transfer of data, or idle clocks.

Bus Sequence—A sequence of bus cycles (or operations) that must occur sequentially due to their being explicitly locked by the continuous assertion of the master's AREQ\* and/or LOCK\* signals, or implicitly locked by the GDCL signal.

Cache Block—A 32-byte unit of data in a cache. The Nx586 processor's caches are organized around such blocks. Each cache block has an associated tag and MESI-protocol state. Cache blocks can be fetched atomically as a contiguous group of 32-bytes or in eight-byte subblock units. Compare *cache line*.

Cache-Block Tag—The high-order address bits of a cache block that identifies the area of memory from which it was copied. During a cache lookup, the high-order address bits of the processor's operand is compared with the tags of all blocks stored in the cache.

Cache Hit—An access to a cache block whose state is *modified*, *exclusive*, or *shared* (i.e., not *invalid*). Compare *cache miss*.

Cache Line—If a *cache block* can be fetched atomically (rather than in subblock units), the concepts of cache block and cache line are identical. However, in the Nx586 processor, cache blocks are often fetched in eight-byte subblock units, leaving only parts of the cache block valid. Compare *cache block*.

Cache Lookup—Comparison between a processor address and the cache tags and state bits in all four sets (ways) of a cache.

Cache Miss—An access to a cache block whose state is *invalid*. Compare cache hit.

Cache Subblock—An eight-byte (qword) sector of a 32-byte cache block, with state bits. Cache blocks can be fetched atomically (as a unit) or in eight-byte (qword) subblocks. See *cache block*. A cache subblock is sometimes called a *sector*.

Caching Master—A bus master that internally caches data originated elsewhere. The caching master must continually monitor the bus to guarantee cache coherency. Masters on buses other than the NexBus can maintain caches, but they must be write-through (not write-back) caches.

Clean—Same as exclusive.

Clock Cycle—Unless otherwise stated, this a *processor-clock cycle* rather than a bus-clock cycle. The Nx586 processor's clock runs at twice the frequency of the NexBus clock (CLK). The level-1 cache runs at the same frequency as the processor clock. The level-2 cache runs at the same frequency as the NexBus clock (CLK).

Clock Phase—One-half of a processor clock cycle.

Crossing Operation—Same as bus-crossing operation.

Cycle—See bus cycle, clock cycle, bus phase, and clock phase.

D Cache—The level-1 (L1) data cache.

Device—Same as adapter.

Dirty-Same as modified.

Dword—A doubleword. A four-byte (32-bit) unit of data that is addressed on an four-byte boundary. Also called a *dword* (doubleword). Same as *quad*.

Exclusive—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Exclusive* data is owned by a single caching device and is the only known-correct copy of data in the system. Also called *clean* data. When exclusive data is written over, it is called *modified* (or *dirty*) data.

Floating Point Coprocessor—The Nx587 Floating Point Coprocessor (NP) chip. The logic in the Floating Point Coprocessor is integrated into the parallel pipeline of the Nx586 processor.

Flush—(1) To write back a cache block to memory and invalidate the cache location, also called *write-back and invalidate*, or (2) to invalidate a storage location such as a register without writing the contents to any other location. This is an ambiguous term that is best not used.

Functional Unit—The Decode Unit, Address Unit, Integer Unit, Floating Point Coprocessor, or Cache and Memory Unit.

Group Signal—A NexBus control signal that represents the logical OR of several inputs. These signals typically have signal names that begin with the letter "G".

I Cache—The level-1 (L1) instruction cache.

Invalid—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Invalid* data is not correctly associated with the tag for its cache block.

Invalidate—To change the state of an cache block to invalid.

L1—The level-1 cache located on the Nx586 processor chip.

L2—The level-2 cache located in SRAM connected to the processor's SRAM bus and controlled by logic on the Nx586 processor.

Line—See cache block.

Main Memory—See memory.

Memory—A RAM or ROM subsystem located on any bus, including the *main memory* most directly accessible to a processor. In systems using the NxVL, main memory is the DRAM on the NxVL's memory bus. Also called *main memory*.

MESI—The cache-coherency protocol used in the Nx586 processor. In the protocol, cached blocks in the L2 write-back cache can have four states (modified, exclusive, shared, invalid), hence the acronym MESI. See *modified*, exclusive, shared, and invalid.

Modified Write-Once Protocol—The cache-coherency protocol used in the Nx586 processor. See *MESI*.

Modified—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Modified* data is *exclusive* data that has been written to after being read from lower-level memory, and is therefore the only valid copy of that data. Also called *dirty or stale*.

MWO—See modified write-once protocol.

NB—Same as NexBus.

NexBus—A 64-bit synchronous, multiplexed bus defined by NexGen.

No-Op—A single-qword operation with BE<7:0>\* all negated. No-ops address no bytes and do nothing except consume processor cycles.

NP—Same as Nx587 and Floating Point Coprocessor.

Nx586—The Nx586 processor (CPU).

Nx587—The Nx587 Floating Point Coprocessor (NP). See *Floating Point Coprocessor*.

NxVL—A NexBus system controller chip that supports a Nx586 processor or Nx586/587 pair, main memory, 82C206 peripheral controller, VL-Bus, and ISA bus.

Octet—Same as qword.

Operation—See bus operation and micro-operation.

Owned—A cache block whose state is *exclusive* (owned clean) or *modified* (owned dirty). See also *bus ownership*.

Ownership—See bus ownership.

Peripheral Controller—A chip that supports interrupts, DMA, timer/counters, and a real-time clock. The NxVL is designed to interface to an 82C206 peripheral controller.

Phase—See bus phase and clock phase.

PLL-Phase-locked loop.

Present-Same as valid.

Processor—Unless otherwise specified, refers to a Nx586 processor.

Processor Clock—The Nx586 processor clock. See clock cycle.

Qword—A quadword. An eight-byte unit of data that is addressed on an eight-byte boundary. Also called an *octet*.

Sector—Same as cache subblock.

Set—In a cache, one of the degrees of associativity. The group of cache blocks in such a set. Same as *bank* and *way*.

Shared—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Shared* data is valid data that can only be read, not written.

Snoop—To compare an address on a bus with a tag in a cache, so as to detect operations that are inconsistent with cache coherency.

Snoop Hit—A snoop in which the compared data is found to be in a *modified* state. Compare *snoop miss*.

Snoop Miss—A snoop in which the compared data is not found, or is found to be in a *shared* state. Compare *snoop hit*.

Source—In timing diagrams, the left-hand column of the diagram indicates the "source" of each signal. This is the chip that originated the signal as an output. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. The source of a signal that takes on a different name as it crosses buses through transceivers is shown as the transceivers overwhich the signals cross, subscripted with a symbol indicating the logic that originally output the signals. The source of group-ORed signals (such as GXACK) is likewise subscripted with a symbol indicating the logic that originally output the activating signal (such as XACK\*).

Stale—Same as modified.

System Bus—A bus to which the NexBus interfaces. The NxVL supports two system buses, VL-Bus and ISA bus.

System Controller—The device or logic that provides NexBus arbitration and interfacing to main memory and any other buses in the system. The NxVL is a system controller.

T-Byte—An 80-bit floating-point number.

Word—An two-byte (16-bit) unit of data.

	•			

# Index

Access, 93	Bus Lock, 11
Active-Low Signals, v	Bus Operation, 93
AD bus, 16	Bus Operations, 69
Adapter, 93	Halt and Shutdown, 78
address and status phase, 17	I/O, 76
Address Latch Enable, 12	Intervenor, 80
address phase, 17, 18, 70, 76	Bus Ownership, 93
Address Unit, 51	Bus Phase, 93
Addressing, vi	Bus Sequence, 94
ADRS, 18	Bus Signals, vi
ALE*, 2, 12, 80	Bus Structure, 45
Aligned, 93	Buses
Allocating Write, 93	AD, 16
Alternate bus, 11	Alternate, 11
Alternate-Bus Request, 10	Cycles, 69
ANALYZEIN, 28	Floating Point Coprocessor, 48
ANALYZEOUT, 28	NexBus, 45
Arbiter, 10, 93	NxAD, 17, 71
arbitration, 46, 70	Operations, 69
Architecture, 45	Snooping, 59
AREQ*, 10, 70, 80	Structure, 45
asterisk, v	VL, PCI, ISA, EISA, MCA, 46
	Byte Enables, 18
B, 93, vi	byte-enable bits, 81
b, 93, vi	
Bank, 93	CACHBL, 21
BE, 18, 19, 77, 78	Cache, 51
Binary compatibility, 1	Cache and Memory Subsystem, 57
BLKSIZ, 21, 76	Coherency, 59
Block Size, 21	Data, 57
Bus, 48	Instruction, 57
Bus Arbitration, 2	Level-2, 22, 48
Bus Cycle, 93	Level-2 Cache Accesses, 69

States, 60	CWE, 22
Cache and Memory Subsystem, 57	Cycle, 94
Cache and Memory Unit, 51	Cycle Control, 12
Cache Block, 94	•
Cache Coherency, 59	D Cache, 57, 94
Cache Control, 14	D/C*, 20
cache fills, 76	Data, vi
Cache Hit, 94	Data or Code*, 20
Cache Line, 94	data phase, 17, 71, 76
Cache Line Memory Operations, 76	DCL*, 14, 63, 65, 80, 81, 82
Cache Lookup, 94	Decode Unit, 51
Cache Miss, 94	DEVICE, 19
Cache Subblock, 94	Device, 95
Cache-Block Tag, 94	Dirty, 95
Cache-Hit Reads, 56	dirty, 65
Cacheable, 21	Dirty Cache Line, 14, 63
cacheable, 77	DMA, 82
Caching Master, 94	doubleword, 18, vi
CADDR, 22, 70	Dword, 95
CBANK, 22, 70	dword, vi
CDATA, 22, 70	Dword Address, 18
CKMODE, 26, 41, 67	
Clean, 94	Electrical Data, 83
CLK, 26, 41, 49, 70	Endian Convention, vi
Clock, 26, 41	Exclusive, 59, 64, 79, 95
Clock Cycle, 94	External Phase Inputs, 67
Clock Input Reference, 26, 41	External Processor Clock, 67
Clock Mode, 26, 41	
Clock Mode Select, 26, 41	Figure, 20, 72, 73, 75, 78, 82
Clock Output Reference, 26, 41	Floating Point Coprocessor, 51, 95
Clock Phase, 94	Floating Point Coprocessor Bus, 48
Clock Phase 1, 26, 41	Floating Point Coprocessor Data, 25, 40
Clock Phase 2, 26, 41	Floating Point Coprocessor Interrupt Request,
Clocks, 49	42
Cycles, 94	Floating Point Coprocessor Micro-Operations
Generation, 67	Bus, 23, 39
L1-cache, 49	Floating Point Coprocessor No Error, 23, 39
L2-cache, 49	Floating Point Coprocessor Output Type, 23, 39
Modes, 67	Floating Point Coprocessor Read Request, 24,
NexBus, 49	39
processor, 49	Floating Point Coprocessor Read Valid, 23, 40
COEA*, 22	Floating Point Coprocessor Tag Bus, 24, 40
COEB*, 22	Floating Point Coprocessor Tag Status, 23, 39
Compatibility, 1	Floating Point Coprocessor Termination, 23, 39
Crossing Operation, 94	

Floating Point Coprocessor Write Request, 24, I/O Operations, 76 I/O operations, 71 Floating Point Coprocessor Write Valid, 24, 40 I/O Reads, 56 Floating-Point Coprocessor Bus Signals (on I/O space, 77 Nx586), 23 INT instruction, 66 Floating-Point Coprocessor Bus Signals (on Integer Unit, 51 Nx587), 39 Internal Architecture, 51 Flush, 95 Interrupt, 27 Four-Qword Block Read (Cache-Block Fill), 19 Interrupt Acknowledge, 20 Four-Oword Block Write, 19 interrupt handling, 23 Functional Unit, 95 interrupt vector, 77 Interrupt-Acknowledge, 77 G, vi Interrupts, 66 GALE, 2, 12, 17, 72, 79, 80, 81 intervenor operation, 65 Gate Address 20, 27 Intervenor Operations, 80 GATEA20, 2, 11, 27 INTR\*, 2, 11, 27, 66 GBLKNBL, 14, 21, 63, 72, 77 Invalid, 59, 63, 95 GDCL, 14, 63, 80 Invalidate, 95 Global Reset (Power-Up Reset), 27, 42 IREF, 26, 41 GNT\*, 10, 70, 80, 82 Grant NexBus, 10 k, vi GREF, 28 Ground Reference, 28 L1, 95 Group Address Latch Enable, 12 L1-cache clock, 49 Group Block (Burst) Enable, 14 L2, 95 Group Dirty Cache Line, 14 L2 Cache Address, 22 Group Shared Data, 15 L2 Cache Bank, 22 Group Signal, 95 L2 Cache Data, 22 Group Signals, 2 L2 Cache Output Enable A, 22 Group Transfer Acknowledge, 13 L2 Cache Output Enable B, 22 Group Transfer Hold, 13 L2 Cache Write Enable, 22 Group Try Again Later, 12 L2-cache clock, 49 GSHARE, 15, 62, 63, 64, 79 Level-2 Cache, 48, 69 GTAL, 12 Level-2 Cache Signals, 22 GXACK, 13, 17, 21, 64, 71, 73, 82 Line, 95 GXHLD, 17, 71, 73 LOCK\*, 11, 70, 80 Halt, 20, 78 M, vi Halt and Shutdown, 78 M/IO\*, 20 HROM, 28 Main Memory, 95 Main-memory control and arbitration, 46 I Cache, 57, 95 Maskable Interrupt, 27 I/O, 19 Master ID, 19

Mechanical Data, 85

Memory, 19, 95

I/O Data Read, 20

I/O Data Write, 20

M	AMPROPRIIG AA AA
Memory Code Read, 20	NPPOPBUS, 23, 39
Memory Data Read, 20	NPPOPTAG, 23, 42
Memory Data Write, 20	NPRREQ, 24, 39
Memory Operations	NPRVAL, 23, 40
Cache Line, 76	NPSPARE, 28, 42
Single-Qword, 71	NPTAG, 24, 40
memory operations, 71	NPTAGSTAT, 23, 39
Memory or I/O*, 20	NPTERM, 23, 39
Memory Reads, 56	NPWREQ, 24, 40
Memory Reads on NexBus, 56	NPWVAL, 24, 40
Memory-Mapped I/O Reads, 56	NREQ*, 10, 70
MESI, 95	Nx586, 96
MESI cache-coherency protocol, 59	Nx586 Features and Signals, 1
MID, 19	Nx587, 96
Modified, 59, 65, 96	Nx587 Features and Signals, 33
Modified Cache-Block Hit During Four-Qword	NxAD, 17
(Block) Operations, 82	NxVL, 2, 11, 66, 96, v
Modified Cache-Block Hit During Single-	
Qword Operations, 81	Octet, 96
modified write-once, 59	Operating Frequencies, 49
Modified Write-Once Protocol, 96	Operation, 96
modified, exclusive, shared, or invalid (MESI),	operation, 78
59	Order of Transactions, 56
MWO, 59, 96	Ordering Information, 91
	OWN*, 15, 62, 63, 64
Names, v	OWNABL, 15, 62, 63, 64, 72, 79
NB, 96	Ownable, 15, 62
NC, 28	Owned, 96
NexBus, 10, 45, 96, v	Ownership, 96
NexBus Address and Status, or Data, 17	Ownership Request, 20, 62
NexBus Arbiter, 10, 70	
NexBus Arbitration and Address Phase, 70	P4REF, 28
NexBus Clock, 26, 41	Paged devices, 14
NexBus clock, 49	passive exclusive use, 79
NexBus Request, 10	Peripheral control, 46
NexBus Slot ID, 11	Peripheral Controller, 96
NMI*, 2, 11, 27, 66	PH1, 70
No-Op, 96	PH2, 70
Non-Maskable Interrupt, 27	Phase, 96
Notation, v	Phase-Locked Loop, 67
NP, 96	PHE1, 26, 41, 67
NPDATA, 25, 40	PHE2, 26, 41, 67
NPIRQ*, 23, 42	Pinouts
NPNOERR, 23, 39	Nx587, 35, 36
NPOUTFTYP, 23, 39	PLL, 67, 96
	,, .

PLL Analog Power, 26, 41	Floating-Point Coprocessor Bus (on Nx587),
POPHOLD, 28	39
Power Reference, 28	Interrupt, 27
preemptive exclusive use, 79	Level-2 Cache, 22
Present, 96	NexBus, 10
Processor, 96	NexBus Address and Data, 17
Processor Clock, 96	Reserved, 28, 42
Processor clock, 49	Reset, 27
Processor Clock Phase 1, 26, 41	Test, 28, 42
Processor Clock Phase 2, 26, 41	Single Qword Read or Write, 19
Publications, vii	Single-Qword Memory Operations, 71
	SLOTID, 2, 11, 19
quadword, 18	SLOTID 0000, 11
Qword, 96	Snoop, 97
qword, vi	Snoop Enable, 21, 63
Qword Address, 18	Snoop Hit, 97
	Snoop Miss, 97
Read Order, 56	Snooping, 14, 59
read-modify-writes, 56	SNPNBL, 21, 63
References, vii	Source, 97, vi
Reserved, 18, 20, 21, 23, 28, 42	SRAM, 48
reserved bits, 33	Stale, 97
Reserved Bits and Signals, vi	stale, 65
Reset, 27	State Transitions, 60
Reset CPU (Soft Reset), 27	Storage Hierarchy, 52
RESET*, 11, 27, 42	subscript, 71, vi
RESETCPU*, 11, 27, 79	synchronous signals, 2
, , .	System Bus, 97
Sector, 96	System Controller, 97
Serial In, 28, 42	System ROM, 46
Serial Out, 28, 42	•
SERIALIN, 28, 42	T-Byte, 97
SERIALOUT, 28, 42	Test, 28
Set, 96	Test Phase 1 Clock, 28, 42
SHARE*, 15, 62, 65, 79, 80	Test Phase 2 Clock, 28, 42
Shared, 59, 64, 97	Test Power, 28
Shared Data, 15, 62	TESTPWR*, 28
Shutdown, 20, 78	Timing Diagrams, v
signal organization, 2	TPH1, 28, 42
Signals, v	TPH2, 28, 42
Arbitration, 10	Transaction Ordering, 56
Cache Control, 14	Transceiver BAD-Bus Clock Enable, 16
Clock, 26, 41	Transceiver-to-NexBus Output Enable, 16
Cycle Control, 12	Transceiver-to-NxAD-Bus Output Enable, 16
Floating-Point Coprocessor (on 586), 23	transceivers, 16

Transfer Acknowledge, 12 Transfer Hold, 13 Transfer Type, 19 Try Again Later, 12

VDDA, 26, 41 video adapters, 14

W/R\*, 20 Word, 97 word, vi Write or Read\*, 20 Write Order, 56 write queue, 58 Writes, 56

x86 Architecture, vii XACK\*, 71, 73 XBCKE\*, 16 XBOE\*, 16 XHLD\*, 13, 73, 79, 80, 82 XNOE\*, 16 XPH1, 26, 41 XPH2, 26, 41 XREF, 26, 41 XSEL, 26, 41, 67



- 1623 Buckeye Drive Milpitas, CÁ 95035 Ph 1-800-8NEXGEN Fax (408) 435-0262

18 bis rue du montceau 77133 Féricy (France) Ph 33 (1) 64.23.68.65 Fax 33 (1) 64.23.61.91

Order # NxDOC-DB001-01-W

Nx586, Nx587, NxVL, NxPCI and NexGen are trademarks of NexGen Inc. All other mentioned products and companies are trademarks or registered trademarks of their respective companies.