Jul 31 11:13 1984 contents Page 1

This package has all the documentation to build, repair, and test omega 300s and omega 400s.

The differences are as follows.

 the smega 300 and the omega 420 are identical, except the front panels. The 300 has omega 300 and the 420 has omega 420 on the front panel. Both of these are 4 bit plane units (only half of the rams get stuffed).

Omega 300 - 4 bit plane and will operate as follows 1024 X 768 at BBhz refresh 736 X 552 at 60hz refresh Omega 305 - 4 bit plane and will operate as follows 1024 X 768 at 33hz refresh 736 X 552 at 60hz refresh 640 X 480 at RS170 . Omega 420 - 4 bit plane and will operate as follows 1024 X 768 at 33hz refresh 736 X 552 at 60hz refresh 640 X 480 at RS170 Omega 425 - 4 bit plane and will operate as follows 1024 X 768 at O3hz refresh 736 X 552 at 60hz refresh 640 X 480 at RS170 1024 X 1024 Omega 440 - 8 bit plane and will operate as follows 1024 X 768 at 33hz refresh 736 X 552 at 60hz refresh 640 X 480 at R\$170 Omega 445 - 8 bit plane and will operate as follows 1024 X 768 at 33hz refresh 736 X 552 at 60hz refresh 640 X 480 at RE170

All the Omega series have built in self tests which is described in this document. Once units pass self test, there is a program on the VAX, manuf. LAMDA, and eng. LAMDA called ctest8 which will test most functions of the omega products. Jul 5 16:57 1982 ctest.doc Page 1

ctest(1M)

UNIX Programmer's Manual

ctest(1M)

NAME

ctest - perform crc tests on the Omega display controllers.

SYNDPSIS

ctest [-option...] ... loop_count

DESCRIPTION

Ctest draws various patterns on the screen and then reads back the CRC and compares it against a previously stored value. If the two do not agree, ctest prints out a message logging the error. The loop_count determines how many times ctest repeats the test. If the loop_count is specified as 0, ctest goes into 'learn' mode and tries to create the CRC definition file.

The default parameters are: -33 and loop_count = 1.

The following options are interpreted:

-h Halt if a CRC error is detected.

-33 Take the stored CRCs from the file crc33 in the current directory.

-66 Take the stored CRCs from the file crc66 in the current directory.

-c file_name Use the specified file_name as the source for the stored CRCs.

-p file name

Use the specified file for additional program names for generating patterns. The program names in the file are one name per line.

FILES

/usr1/john/red/test/ctest /usr1/john/red/test/ctest.doc

SEE ALSO

ULCTORY

Written by John Providenza 7-5-89

METHEUS OMEGA 400 SERVICE MANUAL

CONTENTS:

INTRODUCTION.	$(x,y,y,z) \in \{x,y,z\} \in \{x,y,z\} \in \{x,y,z\} \in \{x,y,z\}$. 1
SPECIFICATIONS		. 2
THEORY OF OPERATION		. 3
TROUBLESHOOTING GUIDE		. 4
PARTS LIST		. 5
SCHEMATIC DIAGRAMS		. 6

APPENDIX A.... ASCII CODE CHART

APPENDIX B.... CHARACTER FONT GRAPHICS

The Omega 400 is a high performance display controller based on 64K RAM and Bit Slice technology. Aside from interface options, 2 models are available: Omega 420, with 4 planes of 1024 X1024 pixels, and the Omega 440 with 8 planes.

The controller has no adjustments, and installation consists of simply unpacking, connecting power and RGB coax to the monitor, and the appropriate cable to the host computer. Extensive selftest capability is built into all models, and the Ready light on the front panel gives a high reliability indication that these self tests have been passed.

The user need only be concerned with one stap option: monitor refresh at 33 Hz interlaced or 60 Hz non-interlaced as described in the Operator's Manual.

ENVIRONMENTAL:

OC to +55C operating

12 min/cucle, 84 min/axis

7.5 to 200Hz @ 1.5 G

5 to 7.5Hz 0.5 in displacement

7.5 to 5 Hz 0.5 in displacement

Humidity:

Vibration: (non-operating)

Shock: (non-operating) Magnitude: 30 G Duration: 11 msec # of shocks: 3/surface on 6 surfaces Waveform: Half sine Bench drop: 4 in tilt

+65C @ 95% non-condensing non-operating +40C @ 95% non-condensing operating

Altitude:

25,000 ft. non-operating 15,000 ft. operating

30 in. each face and corner

Drop Test: (non-operating, packaged)

EMI:

VDE Class B

SAFETY:

UL114 (Office Machines) UL478 (EDP) CSA154 (EDP) IEC380 (Equivalent to VDE 0806) IEC435 (EDP 1982)

ELECTRICAL:

Rated Line Voltage: Low Range 90 to 132 V AC High Range 180 to 264 V AC 47 to 63 Hz Frequency Range: Supply Regulation: < . 2% < i mV Ripple: Power Dissipated: <100 W; 85 W typical +5 V @ 20 A Supply Ratings: -5V @ 12 A 4 A Low Voltage Range fast blow Fuse: 2 A High Voltage Range fast blow Clocks: 72.440 Mhz crystal controlled and binary subdivisions RS-343 Compatible. 1V p-p with sync on each Video: of Red, Green and Elve. . 7V video, . 3V sync within 5%. Resolution: 1024 X 768 @33 Hz interlaced 736 X 552 @60 Hz non-interlaced Other options are soft programmable, such as 640 X 480 30 Hz RS-170.

GPIO DEC Parallel RS-232 asynchronous

Tablet Interfaces:

HP 9111A SummaGraphics Bit Pad GTCO Digipad

Self Test:

>90% of IC failures caught Data Bus counter check Bit slice register increment check Loop counter check I/O loop back check scratchpad RAM check...load with addr Memory test: write all is, Os, is, Os; readback Write Mask Write Data check with readback Vector drawing test followed by signature read

Reset:

Power Up causes full self test . Host reset only initializes I/O interface

Op Codes:

Unless otherwise specified, all writes to pixel memory observe the Write Data, Write Mask and present Area Pattern. That is, a write in plane k occurs only if bit k of the Write Data Register and Write Mask Register are = 1 AND the present Area Pattern function A(x,y) = 1.

Byte arguments are indicated by lower case, word arguments by upper case. Word arguments are read in the order LO BYTE, HI BYTE.

STATE VARIABLES:

P1 (pointer 1) P2 (pointer 2) WRITE DATA (also called "current color") WRITE MASK (determines planes written) PATTERN REGISTER (incl. line and area patterns) READ MASK (planes viewed) BLANK BLINK CMAP (contents of 256 locations) CONFIGURATION (33/60 Hz, #planes, tablet present) SETCORN, SETCSZ, FSIZE, CSPACE (character info) SZCUR (cursor size) CURRENT POLYGON STRUCTURE (vertex list)

MNEUMONIC	HEX	DESCRIPTION
AFILLI	68	Read Pixel @ P1 Do While Neighbor Color=P1 Pixel Color Write Neighbor with Write Data End P1 and P2 unmodified.
AFILL2 <f></f>	69	Read Pixel @ Pi

Do Until Neighbor Color= f Write Neighbor with Write Data

		End P1 and P2 unmodified.
ARC <l></l>	62	Draw arc of length L using Write Data and center of curvature P1. Begin at P2. P2 left at end of arc upon completion.
BLANK 	48	b is LSB of argument byte. IF b=1 then blank screen and give processor access. IF b=0 then return to screen-priority mode.
BLINK 	4D	b is LSB of argument byte. IF b=1 then toggle plane 7 at 2Hz. using Read Mask. IF b=0 then restore steady plane 7.
CHAR <c1, c2,<="" td=""><td>c N></td><td></td></c1,>	c N>	
	6B	Draw text starting with P1 pointing to the lower left corner of the 16 X 8 character cell. c1,c2 etc. are ASCII codes 0-127. cN is the ESC charcter (#27) and terminates text mode. See also SETCSZ,FSIZE and CSPACE.
		Control Characters Decoded:
		CR Return to left margin LF Move pointer down one line BS Move pointer back one space ESC Exit text mode
		Font Graphics are shown in Appendix B.
CLEAR	60	Fill screen with Write Data.
CMAP <a, b="" g,="" r,=""></a,>	51	Load color map location a with values rig and b.
COMPDR	72	Draw a vector between P1 and P2 complementing present pixel values. Leave P1 at P2 after.
CRTWR <r ,="" d=""></r>	46	Write the 6845-1 CRT Controller Register r with d.
CSPACE <dx, dy=""></dx,>	48	Auto increment between successive characters. Apply increment DX,DY from lower left corner of cell, then apply transformation specified by SETCORN.
CURS	71	Draw cursor at P1. Drawn in complement mode, with crosshair width and height as set by SZCUR. Automatically removed upon receipt of next op code. Write Mask and Area Pattern ignored.
DRAW	61	Draw vector from P1 to P2. Leave P1 at P2 after.
FFILL	65	Fill rectangle dfined by diagonal P1,P2. Approx. 16 times faster than RECT2; no patterns allowed.
FSIZE <dx;dy></dx;dy>	49	Font size. O <dx<7 ,="" .="" 16="" a="" b="" cell.<="" character="" define="" o<dy<15="" on="" td="" the="" these="" window="" x=""></dx<7>
RAFIN (a)	4A	Set Graphic Input (from Tablet). The argument may be one of the following:
		0 Init scale factors and delimiter(hex 80).
		Set cursor tracking. Cursor appears at a screen position determined by taking
		the tablet y and u, and adding the Offset

specified as a Scale Factor (see 3 below). The position of P1 is set by the product of the previous sum and the current x and y coefficients, also a part of Scale Factor. The present screen coordinates are sent automatically when the tablet stylus of cursor button is depressed. This may be programmed to occur on a leading edge, both leading and trailing edge, or on button level. The latter is the default state. Refer to entry 7 below for details.

The format of the message sent to the host is as follows:

			BIT					
BYTE	7	6	5	4	З	2	1	0
1	Ō	1	p b 8	pb4	pb2	pb1	0	0
2	0	0	x 5	×4	xЭ	x2	x 1	хŌ
з	Ø	0	Ø	0	x9	x 8	x7	x6
4	O	0	y 5	y 4	yЗ	y2	y 1	yО
5	0	0	0	0	y9	y8	y7	y6

Exit of cursor tracking mode occurs automatically upon receipt of a new op code.

2 Set Transparent Mode. Enable full-duplex communication between tablet and host. Useful for programming tablet. Exit occurs upon receipt of Delimiter from host.

3 Set Scale Factors. The Omega will expect eight bytes to follow, that specify the offset and multiplication to be done on tablet data in producing a cursor position.

BYTE VALUE

1 X Offset Low Bute 2 X Offset High Byte 3 X Multiplier Fraction 4 X Multiplier Integer 5 Y Offset Low Byte Y Offset High Byte 6 7 Y Multiplier Low Byte 8 Y Multiplier High Byte

4 Define Delimiter. Receipt of Delimiter from host while in Transparent Mode causes exit of Graphin. The default delimiter is hex 80.

5 Sample Position in Screen Coordinates. Sends the previously described 5 byte message to the host in screen coordinates.

6 Sample Position in Tablet Coordinates. The result is one tablet coordinate sample, in the format of the tablet used.

7 Modify Mode Register. A Grafin Mode Register has the following bit functions defined:

BII	IF=O(default)	1F=1
0	Wrap around if scaled tab x,y exceeds screen.	Hold cursor at screen edge if tab x,y exceeds screen.
1	Send during button push if coordinates diff. (level mode)	Send only one value, upon button change. (edge mode)

Button press causes

If Edge Mode, use

leading only.

transmit.

Button press ignored.

If Edge Mode, use both leading & trailing edges.

The Mode Register is written either as a whole, if bit 7=1, or individual bits may be written to the value of bit 3, and the particular bit addressed by bits (2,1,0). Individual bit set requires that bit 7=0.

5E

INIT

2

3

Soft Init. Receipt of this code causes the following:

> Write Mask set to FF Write Data set to O Set solid pattern Set No Zoom & Pan Turn on Read Mask for all planes Load Character Gen with ESC Clear line pattern counter Clear Scratchpad RAM Set default parameters in Scratchpad: Font Width = 8 Font Height =16 Auto Increment dx=8 Auto Increment dy=0 Initialize tablet, delimiter etc. Load Color LUT with default values

The default Color LUT values are most easily specified in terms of pixel value (address) for a given ratio of red, green and blue:

pixel value=224*R+28*G+3*B where R and G are chosen from the set (0,1/7,2/7,...,7/7) and B is chosen from (0,1/3,2/3,3/3).

2

1

MOVP1 (X, Y> Move P1 to X, Y.

MOVP2 (X, Y) 53 Move P2 to X, Y.

7

24

PATTERN (p) Set pattern as specified in p. Refer to figure ____ for a graphic description of the available line and area patterns. Area patterns remain in effect through all drawing operations except cursor and flash fill; in these instances drawing is in solid mode i.e. line pattern O.

5

4

--mode----- invert line --pattern--

Bit 3 selects line pattern if a 1, area if a 0. Bit 4 selects normal mode if 0, or swaps the foreground with background if = 1.

Mode: The pattern is considered a binary function of run length (line pattern) or x,y (area pattern). If the function =1, then this is defined as Foreground (FG). Similarly a value of O is defined as Background (BG). These definitions can be interchanged via bit 4 in the Pattern argument byte.

Abbreviate the Write Data register byte as WD, and the Write Mask register byte as WM. Then the pattern mode options and mode bit values are:

OPTION	BIT VALUE	MEANING
FG < WD	BIT 6=0	write all
FG < WD*WM	BIT 6=1	write selected
BG < BG*WM'	BIT 7=1	zero selected
BG < O	BIT 7=0 and BIT5=0	zero all
BG < BG	BIT 7=0 and BIT5=1	no change

PIXBLT<DX, DY, d> 70

Copy a rectangle of pixels of width DX and height DY relative to P1 to a rectangle of identical size relative to P2. The direction byte is used to prevent problems with overlapped regions; one must avoid writing a pixel before it is read.

DIRECTION BIT	IF=0	IF=1
0	normal	swap x,y axies on destination
1	increment destination y	decrement destination y
2	increment destination x	decrement destination y
3	increment source y	decrement source y
4	increment source x	decrement source x

POLYC

45

Sub polygon delimiter command; used for concatenated polygons, holes etc. Inserted after POLYS, POLYVCXO, YO>, POLYVCX1, Y1>, ... POLYVCXk, Yk> to define a k+1 vertex figure. The following POLYVCXk+1, Yk+1>, POLYVCXk+2, Yk+2>, ... POLYVCXn, Yn>, POLYC will define another sub polygon of n-k vertices. This process may continue up to the stack limit (900 vertices).

A subsequent POLYO will cause outline drawing of the various sub polygons, without drawing any ties. A POLYF will perform a parity fill on the sub polygons (see POLYF below).

PULYF	67	Polygon Fill. in the stack w inclusive of a meaning that a which are read an odd number	The current lis will be scan con- edges. A parity only those region thed from the sca of edge crossing	t of sub polygons verted and filled fill occurs, ns are filled reen boundary via gs.	
POLYM <x, y=""></x,>	44	Polygon Move. point to X,Y i during POLYO. as a normal po	The polygon edg is flagged so as It is in other o olygon edge.	e from the previous not to be drawn respects treated	5
POLYO	66	Polygon Outlin polygons, exce	ne. Outline the sept where POLYM (individual sub occurs.	
POLYS	56	Polygon Start.	Clears polygon	working area.	
POLYV <x,y></x,y>	57	Polygon Verte sub polygon.	x. Adds vertex X.	Y to the present	
PPAN	5B	Set origin of pixel incremen	display to Pi. (nts in X when no	Confined to 16 zoom.	
RDCONF	5D	Read Configura returns two by defined:	ation. Upon rece ytes. The first	ipt, the Omega has bits O through	4
		BIT	IF=0	IF=1	
		0	ЗЭНZ	60HZ	
		1\			
		2Thes	se bits encode or	ne of 8 configurati	ions:
		3/	0=0mega 420 1=0mega 440 2 through 7 re	eserved for future	use.
		4	No Grafin	Grafin Installed	1
		The second byf as two hex num means version	te specifies the mbers. For exampl 3.3 microcode is	microcode release le, the byte 33 hex s installed.	level
RDMSK <m></m>	4C	Read Mask. The to be viewed, such as RDR,RF by blink funct	e byte m specific and has no effec PIXEL,AFILL,COMPI tion.	es which planes are it on readback func DR or XDRAW. Overri	tions dden
RDR	6E	Read Rectangle values from th at the upper l right within of right and b number of pixe	e. The Omega retu te rectangle defi left corner and p top to bottom. F oottom edges, so els transferred i	urns a stream of pi ined by P1,P2 begin progressing left to Read is exclusive that the total is	.xel ming
		ABS(P1X-P2X)*A	ABS(PIY-P2Y)		
		Pi and P2 are	not modified.		
RECTI	63	Outline the re P1 and P2 are	ectangle defined left unmodified.	by P1,P2 diagonal.	
RECT2	64	Fill rectangle	defined by P1, F	2 diagonal, inclus	ive

RLFILL <dx></dx>	6A	Run Length Fill. Write DX successive pixels from Pi,
		including P1, and leave P1 one pixel past the sequence
RMOVP1 <dx, dy=""></dx,>	54	Relative move of P1. Argument is 2s compliment.
RMOVP2 (DX, DY)	55	Relative move of P2. Argument is 2s compliment.
RPIXEL	6C	Read pixel at P1. A single byte is returned.
SETCOLOR <c></c>	4E	Set Color, or Write Data Register.
SETCORN <d></d>	59	Set Character Orientation. The direction byte

d	ROTATION	INVERSION
0	0	no
1	-90	yes
2	180	yes
3	-90	no
4	0	yes
5	90	no
5	180	no
7	90	ues

Transformations applied by CSPACE happen after this one.

indicate character rotation and mirror inversion. Assume a relative 360 degree axis with ccw angle:

BETCSZ <x,y> 58 Set Character Size. In text mode, characters are drawn within the constraints of FSIZE, CSPACE, and SETCORN and this parameter. Its effect is to zoom characters via pixel replication, and the bytes x and y specify the replication number in the X and Y directions PRIOR TO ROTATION.

- SIGRD 5C Read signature. A CRC polynomial is returned as two sorted bytes. In non interlaced mode the two bytes are identical; in interlace mode they are odd and even field signatures.
- SYNC <f> 5F Wait until f fields have occured before accepting further commands. Useful for animation.
- SZCUR <dx,dy> 47 Set Cursor Size. The cursor is displayed either in response to the CURS command, or during GRAFIN cursor tracking mode. It is a complementing crosshair with dimensions set by dx and dy of this command. The cursor dimensions will be twice these values.

WPIXEL 6D Write pixel at P1 using current color.

- WRMSK <m> 4F Set Write Mask to byte value m; this determines the particular planes written for most drawing operations. It is ignored in cursor drawing and under certain pattern conditions.
- WRR <b1,b2..bn> 6F Write Rectangle defined by P1 and P2, beginning in the upper left and proceeding left to right within top to bottom. Fill is exclusive of the bottom and right edges, and the number of pixels expected is the same as for RDR. P1,P2 unmodified.

XURAW	43	Exclusive OR vector draw from P1 to P2. The pixel written is the EXOR of the previous value and the Write Data register. P1 is left at P2 afterwards.
ZOOM <z></z>	5A	Zoom screen via pixel replication by a count of z. The position of the origin remains unchanged. P1,P2 unmodified.

*INTRODUCTION

The Metheus Omega 400 is a high performance raster graphics display controller constructed from a mixture of MOS and bipolar technology. The architectural components include:

> A Bit-slice processor with 64 bit microword Megabyte of DRAM, organized as 8 megabit planes 1024X1024 Integrated signature analyzer Hardware pan and zoom Line and area pattern generators EPROM based character generator 36 MHz pixel clock

Communications with the host computer occur over the Omega I/O interface. Present options include 16 bit parallel, 8 bit IEEE-488, and asynchronous serial RS-232.

A graphic tablet interface option is supported, allowing a local cursor to track the tablet stylus. Both RS-232 and IEEE-488 tablet interfaces are available.

A fully configured system is shown in figure 1:

HOST	1	HOST	I/0	OMEGA I/O OMEGA	MONITOR
5			77 - 37		
				GRAPHICS TABLET	

Fig. 1

The link between host and Omena is bidirectional. The host sends ourodes.

and arguments in the Omega syntax, and thus builds a picture in display memory. The host may also read display memory or Omega status.

The link to the graphics tablet is also bidirectional, although the tablet functions primarily as a "talker". Thus software configurable tablets can be set under host control.

The link between Omega and monitor is actually three coaxial cables carrying composite video conforming to the RS-343 standard for RGB transmission.

*THE OMEGA 400: THEORY OF OPERATION

**Functional Overview

A preliminary partition of the Omega hardware appears in figure 2. At the heart of the device is the dynamic ram bit-map, access to which is arbitrated between processor and screen refresh.





Fig. 2. Main components of the Omega 400.

COUNTERS

The functions of these blocks are as follows:

OMEGA I/O. The host port. Omega processor communicates with a "2-wire" handshake, ready and strobe.

PROCESSOR. 12 bit, composed of 3 2901B bit slices, running at a 220 ns. cycle time.

MICROCODE. A 64 bit wide PROM array controlling processor alu, source and destinations for data transfers, load of the processor counters and all important Omega functions. Only the high speed functions such as memory cycle timing are performed independently, in state machines or random logic.

PROCESSOR 12 bit counters which respond to the commands Load, ADDRESS Up/Down, and Count. One for each of X and Y. SCREENA 6 bit counter for X and a 10 bit counter for Y. TheseADDRESSonly count up, but may be loaded with a start count otherCOUNTERSthan zero to achieve the Pan function. Automaticallyloaded on each vertical retrace. Counting can be pre-scaled by a modulo Zoom value.

PIXEL MEMORY

RY 128 DRAMS, 16 chips of 64K bits per plane. Organized such that blocks of 16 adjacent pixels on a raster line are each contributed by a different DRAM output. Memory operates at a 220 ns write cycle and a 440 ns read cycle. The 8 planes are individually addressable through the Write Mask, Write Data, and Read Mask. These are each 8 bit registers with a flip flop for each of the 8 planes. As illustrated in figure 3, only when the Write mask is set for a particular plane is its write enable line allowed to pulse. When written, the value of the particular Write Data flip flop determines whether a 1 or a 0 is written.

The Read Mask affects the planes read out, and has no effect on data read by the Processor.

PAN/ZOOM

This circuitry contains modulo counters which essentially mirror the function of the Screen Address Counters. Zoom is achieved by slowing down the entire pipeline from DRAM to the output DACS, causing pixel replication. Pan is achieved primarily by the Screen Address Counters, but these only address contiguous 16 pixel blocks. To obtain a finer offset, a circular buffer is used as a programmable delay line.

LOOK UP The 8 bit path through Pan/Zoom continues to the Look TABLE Up Table, a 256 X 24 RAM that allows the user to work with 256 colors simultaneously from a palette of 16.7 million.

DACS The 24 bits from the Look Up Table (LUT) are broken into 3 groups, and routed to 3 eight bit Digital to Analog Converters: Red, Green and Blue. Composite sync is added to the Green output to create a 1V p-p signal.

PLANE	WRITE MASK	WRITE DATA	READ MASK
0	0	1	0
1	1	1	1
2	0	1	1
3	1	0	1
4	1	1	0
5	0	0	1
6	1	0	1
7		4	0

Fig. 3. In this example, plane O is neither read nor written. Plane 1 is written with a 1, and is viewed. Plane 2 is written, but not viewed. Plane 3 is written with a 0, and viewed. Plane 4 is written with a 1 and viewed, etc.

**Microcode Word Definition-Overview

The 64 bit microcode word resides in eight 16K PROMs, allowing 2048 steps of control memory. These PROMs are addressed by a 12 bit sequencer comprising two 2911As and a 2909A. The sequencer in turn is driven by microcode control bits and branching conditions from various sections of the hardware. The next section will explain these conditions in more detail.

The microcode word is subdivided into five major groups, called fields:

- Control field. 13 bits of control lines to regulate the processor address counters, the write enable generator for pixel memory, and other functions described below.
- 2) Data Bus Source and Destination Control. Every instruction must specify a driver and also a receiver for the internal data bus; this occurs even if no actual data transfer is required, in which case the destination is a dummy location. The sub-fields are:

Data	Source	3 bits
Data	Destination	5 bits

3) Conditional Branch Control. These 11 bits directly control the activity of the microcode sequencer, which in turn selects the next microcode word decoded. There are three sub-fields:

Branc	h Type	3	bits
Condi	tion Code	8	bits

4) Bit Slice ALU Controls. 20 bits that specify internal action of the three 2901B bit slice parts. There are 5 subfields:

External Carry/Borrow	3	bits
ALU Destination	З	bits
ALU Function	3	bits
ALU Source	З	bits
Register Address	8	bits

5) Data Field. The microcode often must drive the data bus, either to load the ALU with a constant operand, preset data bus destinations to some value, specify a branch locatioon to the sequencer, or other operation. This is a single 12 bit field.

**Microcode Word Definition-Detail

1) Control Field.

BIT	SIGNAL	FUNCTION
63	врто-н	Stops the processor clock. Used for development only.
62	SPARE	Not used.
61	RLD-L	Specifies that the internal R Register of the sequencer is to be loaded with the contents of the data bus.
60	RSRO-H	Controls shifting of the Readback Shift Register (RSR). This register can be loaded with a contiguous 16 pixel group as pointed to by the processor address counters. This line works in conjunction with RSR1-H (bit 58) to command the following

		RSR1-H RSRO-H FUNCTION O O Hold O 1 Shift Right 1 O Shift Left 1 1 Load
59	CGCNT-L	Enables the counter dedicated to addressing the EPROM containing alphanumerics, and also the PROM holding line pattern infor- mation. The counter is loaded as a Data Bus Derstination.
58	RSR1-H	See RSRO-H, bit 60.
57	PYCNT-L	Enables the Processor Y Address Counter to increment or decrement, as specified by the PYUP-H control (bit 56).
56	PYUP-H	Controls direction of processor Y count.
55	PXCNT-L	Enables the Processor X Address Counter to increment or decrement, as specified by the PXUP-H control (bit 54).
54	PXUP-H	Controls direction of processor X count.
53	LPEN-L	Enables the Loop Counter, which feeds its most significant bit to the conditional branch circuitry.
52	WALL-H	Commands the circuitry driving the write enable of pixel memory to write 16 consecutive pixels. Used in "Flash Fill".
51	PWR-L	Commands a write of a single pixel at address specified by processor X, Y counters.

2)Data Bus Source and Destinations.

50	DEST4-H	
49	DEST3-H	
48	DEST2-H	These 5 bits specify one of the following
47	DEST1-H	data bus destinations:
46	DESTO-H	

DEST#	DESTINATION
0 1 2	No destination (dummy location) Loop Counter Write Data Register
3	Pattern Register Processor X Counter
5	Processor Y Counter
6	Screen X Counter Start Register
7	Zoom Register Screen V Counter Start Register
9	CRT Controller Read*
10	Reset to I/O board
11	Strobe to I/O board
12	Character Register
13	CRT Controller Write
14	Color Look Up Table Data
15	Diagnostic LEDs
16	Scratchoad RAM Address

	17 18 19 20 21 22 23 *These destinat They must be a source address	Scratchpad RAM Data Write Mask Signature Read* Soft Power Up Read Mask Tablet Interface Write Tablet Interface Read* tion addresses are actually sources. used in conjunction with a dummy s EXTSRC.
45 SRC2-H 44 SRC1-H 43 SRC0-H	These 3 data bo	3 bits specify one of the following us sources:
	SRC# 0 1 2 3 4 5 6 7	SOURCE Not Used. ALU. The 2901 is the source. Ucode. Lower 12 bits of microPROM. Scratchpad RAM Readback Even (8 even numbered pixels) EXTSRC. Dummy source for Read DEST. I/O interface Readback Odd (8 odd numbered pixels)

3) Conditional Branch Control.

42BR2-H41BR1-HThese 3 bits select the type of branch to40BR0-Hoccur. R means the contents of the sequencerR Register, D means the contents of the DataBus. CC2 and CC1 are condition codes explainedlater. In all cases 2-7 the sequencer simplyincrements if CC1=0.

BR#	BRANCH TYPE
0	GOTO R+2*CC2+CC1
1	GOTO D+2*CC2+CC1
2	GOTO R if CC1=1
3	GOTO D if CC1=1
4	GOSUB R if CC1=1
5	GOSUB D if CC1=1
6	Not used.
7	RETURN if CC1=1

37	CCSS-H	
38	CC21-H	
37	CC20-H	These 3 bits speci
		Annual Annual Tenn

These 3 bits specify CC2 in the above branch type table:

CC2#	CONDITION
0	Loop Counter MSB=1
1	Loop Counter MSB=C
2	Data Bus LSB=0
3	Data Bus LSB=1
4	ALU Carry=1
5	ALU Carru=0

36 CC14-H 37 If =1, then CC1=1 if the condition selected CC13, C12, CC11 and CC10 is true. Otherwise, CC1=H 32 33 CC11-H 32 CC10-H CC1=H 32 These 4 bits specify CC1 in the above branch type table: CC1# CONDITION 0 Never (used for uncond. branch/rtn) 1 ALU Deveriou 4 ALU Carry 3 ALU Carry 4 ALU Deveriou 4 ALU Deveriou 4 ALU Deveriou 4 1 ALU Deveriou 4 ALU Deveriou 4 1 ALU Deveriou 4 ALU Carry 5 1 ALU Deveriou 4 ALU Deveriou 4 1 BH1-H 30 BH1-H 30 31 BH1-H 30 These two bits specify the value fed to the 2001 during an internal 5 31 BH1-H 30 SHI = H 4 I/O Data Accepted 1 32 IB-H 30 SHI = H 30 These 3 bits define the ALU Destination as described fully in the 2901 manual and abbreviated here: 24 IB-H 3 IB = H 3 ALU DESTINATION 3 25				7	RRC=1.Refer to 2901 manual for details RRC=0. """"
32 CCIO-H These 4 bits specify CCI in the above branch type table: CCI# CONDITION 0 Never (used for uncond. branch/rtn) 1 ALU MSB=1 (minus) 2 ALU Carry 3 ALU Overflow 4 ALU Zero 5 Loop Counter MSB=1 6 RCC-1 7 GRC-1 8 LRC-1 9 Data Bus LSB=1 10 DSL=1 (a loopback test line) 11 NCY=1 (nibble carry) 12 Option strap set to 33 Hz. 13 Vertical Blanking 14 I/O Data Accepted 15 Input Data Ready 16 Shift in 0 11 Shift in 0 12 Rotate end-around 33 Arithmetic shift (preserve sign) 29 IG-H		36 35 34 33	CC14-H CC13-H CC12-H CC11-H		If =1, then CC1=1 if the condition selected by CC13,C12,CC11 and CC10 is true. Otherwise, CC1=1 if the condition is false.
$\begin{array}{cccc} CC14 & CONDITION \\ 0 & Never (used for uncond. branch/rtn) \\ 1 & ALU MSB=1 (minus) \\ 2 & ALU Carry \\ 3 & ALU Overflow \\ 4 & ALU Zero \\ 5 & Loop Counter MSB=1 \\ 6 & RCc-1 \\ 7 & GRCc-1 \\ 8 & LRCc-1 \\ 9 & Data Bus LSB-1 \\ 10 & DSL=1 (aloopback test line) \\ 11 & NCY1 (nibble carry) \\ 12 & Option strap set to 33 Hz. \\ 13 & Vertical Blanking \\ 14 & I/O Data Accepted \\ 15 & Input Data Ready \\ 16 & the 2901 during an internal shift of the ALU output prior to register load: \\ SH# SHIFT TYPE \\ 0 & Shift in 0 \\ 1 & Shift in 1 \\ 2 & Rotate end-around \\ 3 & Arithmetic shift (preserve sign) \\ 27 & IB-H \\ 27 & IG-H \\ 24 & I3-H \\ 24 & These 3 bits specify the ALU operation: \\ 10 & CNN \\ 10 & CNN \\ 10 & CNN \\ 10 & CNN \\ 10 & CH \\ 1$		32	CC10-H		These 4 bits specify CC1 in the above branch type table:
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				CC1#	CONDITION
Bit Slice ALU Controls. 31 SH1-H 30 SH0-H 30 SH0-H SH# SHIFT TYPE 0 Shift in 0 1 Shift in 1 2 Rofate end-around 3 IF-H 2 Rofate end-around 3 IF-H 2 Rofate end-around 3 Arithmetic shift (preserve sign) 29 I8-H 27 I6-H 28 I7-H 27 I6-H 3 ALU DESTINATION 0 QREG (G,Y < F)				0 1 2 3 4 5 6 7 8 9 10 11 12 3 4 5 11 12 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10	Never (used for uncond. branch/rtn) ALU MSB=1 (minus) ALU Carry ALU Overflow ALU Zero Loop Counter MSB=1 RRC=1 QRC=1 LRC=1 Data Bus LSB=1 DSL=1 (a loopback test line) NCY=1 (nibble carry) Option strap set to 33 Hz. Vertical Blanking I/O Data Accepted Input Data Ready
31 SHI-H 30 SH0-H 31 SH0-H 30 SH0-H 31 Shift of the ALU output prior to register load: 31 SH# 30 SH# 31 SH# 31 SH# 31 SHift of the ALU output prior to register load: 31 SH# 31 SHift in 0 31 Shift in 1 20 Shift in 1 21 Rotate end-around 31 Arithmetic shift (preserve sign) 32 IB-H 23 IA-H 24 IA-H 25 IA-H 26 IA-H 27 IA-H 28 IA-H 29 IB-H 20 RAMA (B < F)) Bi	it Slice A	LU Contro	ls.	
SH# SHIFT TYPE 0 Shift in 0 1 Shift in 1 2 Rotate end-around 3 Arithmetic shift (preserve sign) 27 I8-H 28 I7-H 27 I6-H 27 I6-H 1 Alubreviated here: 1# ALU DESTINATION 0 GREG (G,Y < F)		31 30	SH1-H SH0-H		These two bits specify the value fed to the 2901 during an internal shift of the ALU output prior to register load:
0 Shift in 0 1 Rotate end-around 3 Arithmetic shift (preserve sign) 29 I8-H 28 I7-H 27 I6-H 28 I7-H 27 I6-H 1 Active end-around Arithmetic shift (preserve sign) 1 Active end-around 27 I6-H 14 ALU DESTINATION 0 QREG (Q, Y < F)				SH#	SHIFT TYPE
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				0 1 2 3	Shift in O Shift in 1 Rotate end-around Arithmetic shift (preserve sign)
I# ALU DESTINATION 0 GREG (G, Y < F)		29 28 27	18-H 17-H 16-H		These 3 bits define the ALU Destination as described fully in the 2901 manual and abbreviated here:
0 QREG (Q, Y < F)				I#	ALU DESTINATION
26 I5-H 25 I4-H 24 I3-H These 3 bits specify the ALU operation:				01234567	QREG (Q, Y < F) NOF (Y < F) RAMA (B < F, Y < A) RAMF (B, Y < F) RAMQD (B < F/2, Q < Q/2, Y < F) RAMD (B < F/2, Y < F) RAMQU (B < 2F, Q <2Q, Y < F) RAMU (B < 2F, Y < F)
		26 25 24	I5-Н I4-Н I3-Н		These 3 bits specify the ALU operation:

7#

ALU OPERATION

0			0 1 2 3 4 5 6 7		ADD SUBR SUBS OR (I AND NOTR) EXOR EXOR	(F < R + (F < R)) (F < R) F < R) (F < R) (F < R) (F < R) (F < R) (F < R) (F < R)	S) -R) S) S) S V RS') 'S' V RS 'S' V RS)	
	23	СҮ-Н		Carry in incremen	n to nt, si	the ALU. Jbtract w	Used for with decr	add with ement.	
	22 21 20	I2-Н I1-Н I0-Н		These b table:	its c	onrol R a	nd S of	the above	
			I#		R	S			
			0 1 2 3 4 5 6 7		A A O O O O O O O O O O O O O O O O O O	Q B A A Q O			
	19 18 17 16	АЗ-Н А2-Н А1-Н А0-Н		Four bi	ts to	select A	registe	r	
	15 14 13 12	ВЗ-Н В2-Н В1-Н В0-Н		Four bit	ts to	select B	registe	г	
	11 10	D11-H D10-H							
	0	DO-H		Twelve I	oits (of microc	ode cons	tant	
**(The is	Jther Program er are 7 othe functionally	nmed Part er progra) describ	s mmed pa ed:	rts in the	e Omeş	ja. In th	is secti	on, each	
1)	Character EF U150 2K X 8	PROM.	This i each d high o Charac remain Counte Regist	s a 2716 (efined with rder bits ter Regist ing 4 row r, which t er is load	thin a of a ter (bits is pr ied.	to hold t a 16X8 pi Idress ar Iestinati are driv eset when	he 128 c xel cell e driven on 12). en by the the Char	haracters Eight by the The Character racter	Rou
2)	Line Patterr PROM U149 32 X 8		Contai on eac is sel circui Counte	ns 8 line h output. ected by n try. Addre r, which n	patte The e nux ar essed is sha	erns, as desired p nd fed to by the C ared with	serial s attern s the pixe haracter Characte	treams tream el write Row er EPROM.	
3.1	Area Patterr	1	Contai	ns 8 area	stion	le patte	rns, as	serial	

	PRUM U148 512 X	8	streams on each is selected by t Addressed by the using the lower a 16 X 16 cell t	the Pr 4 i for	tput. same rocese pits o patte	The desired out mux (U147) as L sor Address Coun of X and Y to yi ern replication.	put ine Pattern. ters, eld
) ⁴)	State PROM	Machine	Encoded with 16 algorithm. Inputs	sta s ai	ates a nd Out	and a state tran tputs are:	sition
	512 X	8	INPUT	ME	ANING		
			PWRUP-L	Poi	wer up ate ma	o reset; initial achine.	izes
			RRASO-L	For dur and	rce a ring (d in I	refresh cyle. A certain zoom fac Blank mode.	ctive tors
			RCYL-H	Fu wh De	ll RAS en DRA fault	S-CAS cycle, cau AM page boundary is CAS only pag	sed exceeded. e mode.
			BL-L	B1 pro	ank. Al	11 DRAM cycles g pr; none to scre	iven to en.
			HSYNC-H	Ac Us	tive d ed to	during horizonta position RRASO	l sync. cycles.
			OUTPUT	ME	ANING		
			A-H				
			В-Н	A . of	and B four	are decoded inte conditions:	o one
				В	A	Condition	
				0 0 1 1	0 1 0 1	Refresh Address Refresh Address Processor Addre Screen Address	enable enable∕count ss enable enable
			C-H	-	C	Present Cusle 1	Nava Cuela
			D-H	D	6	Fresenc Cycle I	Next Oycle
				0	0	RAS	CAS
				0	1	CAS	CAS
				1	0	RAS or CAS	WAIT
				1	1	WAIT	RAS or CAS
5)	Memori	u Cucle 1					

This PAL replaces random logic, and has the

following inputs and outputs:

PAL

INPUTS	MEANING
CLK C. D	18 MHz pixel clock/2 Next state info (see above)
QC, QD	Present state info (C.D above)
DWZ-H	Modulo carry on X zoom counter
WEPP-L	write puise command

	OUTPUTS	MEANING
	RASP-L ROWEN-L CASP-L COLEN-L WEP-H WEPO-L VSRSO-H	RAS pulse to DRAM Enable Row Address to DRAM CAS pulse to DRAM Enable Column Address to DRAM Qualified write pulse Write enable decoder polarity. Used for Write All (WALL). Video Shift Register Control. 1=Load O=Shift Left or Hold
6) Memory Cycle 2 PAL	This device a	also replaces random logic.
	INPUTS	MEANING
	QD-H	Indicates RAS cycle. Used to disable PRCLK during RAS.
	QB-H RSRLD-H CMAPLD-L WALL-H PRWR-L BR-L CLIP-H	Source for PRCLK Load of Readback SR; stops PRCLK if attempted during screen cyc. Color LUT load; stops PRCLK if attempted during screen cycle. Write All (Flash-fill). Generates the appropriate WEPP-L & WEEN-L. Processor Write, from microcode PROM. Breakpoint. Halts PRCLK Inhibits write when Pr. Addr. overflow
	OUTPUTS	MEANING
	WEPP-L WEEN-L PRCLKA, B CASMSK-L	Active during all writes of DRAM. Active during single pixel writes. Inactive during WALL cycles. Processor clocks, parallel drivers Enables write mask for memory write.
7) Branch Control		

PAL

This device replaces random logic, receiving as inputs the condition code information from microcode and the actual conditions, and generating actual control lines to condition code muxer, the stack control on the 2911/2909, and the OR inputs on the same, used in the 4 Way Branch.

Preliminary Test Procedure:

Test equipment required
 1 Oscilloscope H-P model 1740A or equivalent
 2 Logic probe H-P model 545A or equivalent
 3 Multimeter Fluke model 8024B or equivalent
 4 Freq. countr H-P model 5315A or equivalent(optional)
 5 Monitor color graghic Hitachi model HM3619AC-XX-X
 4 Terminal CIT model 101 or equivalent

		1	v					2001 2000	INC INC
		1		X I				NOT SEALE	NCTNO
) D5	D6 D7	DB D9	D10	D11	 D12	 D13		PROCLK HWCLK PROBLEM	
Diagnos	tic LED	Failure In	dication	s:					
		3.1 Conne to the gr 3.2 Conne graphics fixture. 3.3 Inata controlls 3.4 Turn is passir by observ board and NOTE: The At t will 3.5 When the power following 3.5.1 3 3.5.2 H 3.5.3 V 3.5.3 V 3.5.3 V 3.5.4 C 3.5.5 V 3.5.5 V 3.5.5 V 3.5.4 C 3.5.5 V 3.5.4 C 3.5.5 V 3.5.4 C 3.5.5 V 3.5.4 C 3.5.5 V 3.5.4 C 3.5.5 V 3.5.5 V 3.5.5 V 3.5.5 V 3.5.7 After mount the and begin	ct the t aphics of ct the t controll ll an RS power or g throug ing the observi monitor power up he end of appear. the cont up diag signals 6MHZ at .5VDC. orizonta ertical omposite ideo ana s OVDC t paragra run a m vax comp paragra graphic 100 hou	est st ontrol est st er via 232 st h the diagno will the diagno will the diagno of diagno the will the diagno sync the sync the s	tation ller. tation a the erial determ postic e moni postic postic moni tation	D.C. po monitor video ca interfac interfac up dian leds on tor. nk(black routine c test t successf ine veri t and ar h a volt point tim 39-15 is at U239- ough 3.4 0 passes ough 3.4 r to the	to the ble to the ble to the the con the con the con the con the star ully con fy that e correc age leve ime is 15 OVDC to 14,U264- have be of the have be main st	e graphics ntroller outine troller running O seconds) pattern npleted the ct. el of 35us. ns. o 8VDC -15 and U20 een success ctest prog een complet	55-15 sfully gram ted assembly
	3. Funct	2.2.2 -5V 2.2.2 -5V 2.2.3 +5V	DC TO GR DC TO GR DC TO -5		1.0 310	OHMS +/ OHMS +/ OHMS +/	-10%. -10%. -10%.		
)	2. Visua 2. 1 V obvio mods, gener 2. 2 V by ma	al inspecti Visually ex ous solder latest re rator. Verify that easuring th 2 2 1 +50	on (pre- amine th bridges, vision 1 the D.C e follou DC TD GR	-test) comp comp evel r : power ing po 200ND	trolle microc er bus mits 310	r board placemen ode,pals ses are with the OHMS +/	for t, corr and ch not sho multim 7-10%	ect aracter rted eter:	
	1.8 \	video cable	assembl	. y					

1.7 DC power supply assembly

1			x	X	DATA BUS BAD
1		X			LOOP CNTR BAD
1		X		X	I/O ERROR
1		Х	Х	ĺ	SCRATCH PAD BAD
* * *		Х	Х	XI	CRT CONTROLLER BAD
	Х			ł	WR/RD BACK BAD
1	×			X	SIGNATURE BAD
X				XI	RAM ERROR ROW 1
XI			X	1	RAM ERROR ROW 2
Xi			Х	XI	RAM ERROR ROW 3
Xi	Х	Х	Х	i	RAM ERROR ROW E
XI	Х	Х	Х	X	RAM ERROR ROW F

D7 indicates ram error and D8 thru D11 indicate which row the failure is on. Furtheremore to find out which page the error is on look at the scratch pad address lines. A0 high indicates page 0 is bad. A1 high indicates page 1 is bad, ect, ect. A7 high indicates page 7 is bad.

Di3 should always be on indicating that HWCLK is running. Di2 should always be on indicating that PROCLK is running.

1)	OMEGA	420	4	BIT	PLANE
2)	OMEGA	440	8	BIT	PLANE

The basic difference between the 420 and the 440 is on the 420, rams (U125 TO U140, U157 TO U172, U177 TO U192, U209 TO U224) are not stuffed. Blink is then tied to U91 and U109. On the 420 sixteen colors can be put on the screen at one time. The 440 can put up 256 colors at one time.

The built in self test starts on power up for the 420 and the 440. The leds get you started in the right direction. D12 is HWCLK and D13 is PROCCLK. If these leds are off the the problem is in the clock circuit. However, if the -5 volts is not present these leds will be off also.

If the unit runs self test properly all the leds will activate including the ready led on the front panel. The self test checks the signature on the star pattern, which is stored in the proms, if the same signature turns on the ready led. If different will not turn on the ready led, however programs can

DATA LINE PROBLEMS

The self test counts up the data bus. If two data lines are shorted together, or shorted to ground or +5 volts, or two devices driving the data bus at the same time leds D10 and D11 will be set on.

LOOP CNTR BAD

Self test counts down loop counter and checks the signal LPCNTCRYH. possible cause U114, U115, U116. Led D9 will be turned on.

I/O ERROR

An i/o board has to be connected to the omega board to run through self test and to even come up. On parallel board units the host computer has to be on and connected to the parallel board with ribbon cable connected properly. The micro code will loop sending 0,1's to the i/o board and then read them back. Signals involved are ODATHLDENL, ODATACCH, IDATSTBH, CLIDRDYH, IDRDYH, IDATACCH, ODATSTBH, ODATRDYH, SODRDYH, IDATHRDENL. Most likely cause would be i/o board. Check that ODATSTBH and IDATSTBH pulse during i/o self test. Leds D9 and D11 will be on. MAKE SURE ALL SWITCHES (IF ANY) ARE SET CORRECTLY.

SCRATCH PAD BAD

Scratch pad test loops passing address to data and then writes. Then address 1 contains data 1, add. 2 con. data 2 ect,ect. It then reads back. If an error omega hangs. If passes, the data is complemented, written, and then checked. Scratch pad rams are U342, U341, U340. Signals involved are SPRAMDATL, SPRAMRDL, address and data lines. Leds D9 and D10 will be on.

CRT CONTROLLER BAD

Self test for crt controller is obsolete. Horiz. sync is 35u sec. and is on U318 pin 39, U319 pin 7, and U292 pins 10 and 11. Vert. sync is 15m sec. and is on U318 pin 40, U319 pin 4, U292 pins 13 and 12. Chips involved are U291, U318, and U319.

WR/RD BACK ERROR

Here you are writing to memory and then reading it back, through the read back shift registors (not signature) If they dont match you get and error. Possible cause of this error is output of two rams shorted together, WE shorted together, RAS or CAS bad, shift registor bad. Led D8 will be on. A good place to start looking is on the read back shift registors.

SIGNATURE BAD

This part of self test outs up the star pattern and checks

the signature. If it does not match the sig. in prom (known good sig.) leds D8 and D11 will be on. Possible problem bad ram or whole bank of rams, signature hardware bad, color map bad, pan and zoom possibly bad. Most of the time you will see something wrong on the screen.

RAM ERROR

If led D7 lights up there is a ram error. The combination of leds (D8 thru D11) indicate the row in which the error occured. Furthermore the address lines on the scratch pad rams indicate which back of rams is failing. Here is a chart to go by.

LEDS

D7 D8 D9 D10 D11

RAMS INVOLVED IN BAD ROW

Х					ROW	0	U18, 49, 77, 108, 140, 172, 192, 224	
Х				Х	ROW	1	U17, 48, 76, 107, 139, 171, 191, 223	
Х			Х		ROW	2	U16, 47, 75, 106, 138, 170, 190, 222	
X			Х	X	ROW	3	U15, 46, 74, 105, 137, 169, 189, 221	
X		X			ROW	4	U14, 45, 73, 104, 136, 168, 168, 220	
X		X		Х	ROW	5	U13, 44, 72, 103, 135, 167, 187, 219	
X		X	Х		ROW	6	U12, 43, 71, 102, 134, 166, 186, 218	
X		X	X	Х	ROW	7	U11, 42, 70, 101, 133, 165, 185, 217	
X	X				ROW	8	U10, 41, 69, 100, 132, 164, 184, 216	
X	Х			X	ROW	9	U9 ,40,68,99 ,131,163,183,215	
X	X		Х		ROW	10	U8 , 39, 67, 98 , 130, 162, 182, 214	
Х	X		X	X	ROW	11	U7 , 38, 66, 97 , 129, 161, 181, 213	
Х	Х	X			ROW	12	U6 , 37, 65, 96 , 128, 160, 180, 212	
Х	X	Х		Х	ROW	13	U5 , 36, 64, 95 , 127, 159, 179, 211	
X	X	X	X		ROW	14	U4 , 35, 63, 94 , 126, 158, 178, 210	
Х	X	Х	X	Х	ROW	15	U3 , 34, 62, 93 , 125, 157, 177, 209	

SCRATCH PAD ADD.

AO U341PIN5 HIGH INDICATES BAD RAM (U3 THRU U18) A1 U341PIN6 HIGH INDICATES BAD RAM (U34 THRU U49) A2 U341PIN7 HIGH INDICATES BAD RAM (U62 THRU U77) A3 U341PIN4 HIGH INDICATES BAD RAM (U62 THRU U108) A4 U341PIN3 HIGH INDICATES BAD RAM (U125 THRU U108) A5 U341PIN2 HIGH INDICATES BAD RAM (U157 THRU U172) A6 U341PIN1 HIGH INDICATES BAD RAM (U157 THRU U172) A7 U341PIN17HIGH INDICATES BAD RAM (U209 THRU U224)

With this matrix you can find which ram is bad. If more then one scratch pad address is high the possible problem is in the control lines, such as address lines, write, enable, ras, and cas.

FIELD SERVICE TROUBLE-SHOOTING GUIDE

RS232 INTERFACE:

With a RS232 interface the display controller should no through it's self test and come up with the readu led on, with no computer line hooked up.

If leds indicate i/o problem (D9 and D11 on and all others off except clock leds D12 PROCLK & D13 HWCLK) POSSIBLE PROBLEMS: 1)Check that RS232 board is plugged in all the way. 2)Most likely cause would be RS232 board. 3)The least likely would be the omega board.

Swap RS232 board out to determine which board is bad. If the RS232 is bad check, 1)Clocks to Z80 (U10 pin 6) 2)PROCLK (U13 pin 3) 3)Data bus for shorts

During self test the 2901 writes a byte (0'S) out to the RS232 board and then reads it back. If the data read back is different, Z80 is not running, or hand-shake is bad the omega will hang at an i/o error.

On the next page is a timing diagram for the omega i/o (RS232) self test.

If the omega goes through its self test but does not receive date then check 1) Baud rate switches (for the correct position) 2) Check RS232 cable to host (correctly installed) 3) Check input receiver U5 (26LS33)

FIELD SERVICE TROUBLE-SHOOTING GUIDE

PARALLEL INTERFACE

Parallel interface units need a host computer hooked up in order to go through self test. The cables have to be hooked up properly also. If the cables are not hooked up, the omega board will hang at an i/o error.

On the parallel board, J1 is the 16 bit parallel into omega, J2 is the 16 bit parallel out to the host.

J3 is the 16 bit DMA into omega, and J4 is the 16 bit DMA out to the host.

If leds on the omega indicate i/o problem (D9 and D11 on), and all others off except clock leds (D12 PROCLK & D13 HWCLK), then check for these possible problems.

1) Parallel board not plugged in all the way

- 2) Host cables not correctly installed to omega
- 3) Parallel board itself
- 4) omega board

The reason the omega board will not come up with host cables not installed is J3 pin 1 will be floating causing U10 to be disabled. Furthermore J1 pin 40 (NEWDATARDY) and J2 pin 3 (DATATRANS) will be floating causing U2 pin 12 (IDATSTBH) to be low and U4 pin 11 (ODATSTBH) to be low which are the band shake signals. During self test the 2901 writes a byte of (O's) and then a byte of (1's) out to the parallel board, then reads them back. If the hand-shake or data read back is bad, the omega will hang at i/o error.

On the next page is a timing diagram for the parallel board read and write.

If the omega passes self test, but the opcodes operate wrong the possible problem would be the input section from the host. U11, U12, U13, U14, U15, and U16 would be the suspect components.

Bill of material graphic controller omega 440 10 june, 1982

revision #__8

11 nov., 1982

Part no. 86-00005-00	Description	n Scuict br	ard. gran	hirs	use 1	p u l l
0000000	controller		ar ar grap		*	
49-00341-00	choke, 33ut	, dale tu	pe ir2		1	
33-00148-00	connector, a	nolex #09	-18-5094	ŀ	1	
33-00159-00	connector, t	erg head	er, #654	99-136	35	
33-00136-00	connector,	sealectro	#51-051	-0000	3	
33-00138-00	connector, v	/iking #1	mr01vh18	BeO1	1	
32-00114-00	connector, 1	l6 pin di	p, augat	#c7216-59	1	
32-00119-00	connector, a	20 pin di	p, augat	#c7220-59	5	
32-00121-00	connector, a	24 pin di	p, augat	#c7224-59	9	
26-00414-00	led type ti	. 3/4, di	alight #	521-9246(red)	1	
26-00415-00	led,	, dialigh	t #550-0	204 (green)	1	
26-00416-00	led,	, dialigh	t #550-0)404 (red)	8	
26-00422-00	diode, typa	in914			З	
22-00425-00	voltage reg	ulator,	type 1m3	336bz-2.5	1	
28-00426-00	transistor,	type 2n3	904		1	
28-00427-00	transistor,	type 2n3	1906		Э	
20-00295-00	integrated	circuict	, type	74s04	1	
20-00281-00	Ĥ	11	11	74s157	2	
20-00279-00	11	-0	-11	74s163	1	
20-00278-00	н	11	11	74s182	1	
20-00272-00	11	-11	11	745251	3	
20-00269-00	11	14	11	74s374	3	
22-00763-00	11	0	11	74£151	1	
22-00519-00	0	11	11	74f158	З	
19-00268-00	11	311	11	741s00	2	
19-00267-00	11		н	741s02	3	
19-00266-00	0	11	41	741s04	4	
19-00265-00	11	11	11	741s08	3	
19-00259-00	.01	п.	11	741s27	1	
19-00257-00	н	11	11	741s32	1	
19-00255-00	11	41	13	741s40	1	
19-00253-00	11	11	11	741s74	5	
19-00251-00	11	14	11	741s123	1	
19-00248-00	11	41.	13	741=139	4	

19-00247-00		4.1		7415139	1
10 00000 00	11	11	11	7/1-440	-
14-00234-00				7415007	
19-00238-00	11			7415240	1
19-00237-00	11	11	11	741s241	1
19-00236-00	11	-0	11	741=944	4
17 00200 00				7 1 2 3 2 1 1	-
19-00235-00				7415240	3
19-00234-00	11	21		741s253	5.
19-00229-00	11	11	-11	741s299	33
10-00008-00	11	11	11	741=974	2
17 00220 00		13		7415074	
19-00227-00				/4153//	1/
19-00226-00	11	11	11	741s393	2
22-00224-00	11	11	11	10102	5
00 00000 00		11		10104	0
22-00222-00				10104	
22-00221-00		11		10113	4
22-00220-00	11	44	11	10124	12
22-00219-00	B	-11	11	10125	3
00 00010 00	11	11	11	10101	0
22-00218-00				10131	2
22-00217-00	11	11		10133	2
22-00216-00	11	11	11	10136	4
22-00215-00		11	11	10141	1
22 00210 00		1 444 2 49 1		10171	-
22-00214-00		(FAI)	RCHILD)	10145a	2
22-00213-00	11	11	11	10153	4
22-00839-00	11	-01	11	10h158	1
00 00011 00	10	11	11	10174	ō
22-00211-00				10176	7
22-00210-00	11	0	-	10188	1
22-00209-00	11	11	11	10318	3
22-00208-00	11	11	11	10422	4
00 00000 00			11		0
55-00501-00				am27010	3
22-00206-00	11	11	11	am2909a	1
22-00205-00	11	11	11	am2911a	2
22-00202-00	11	12	11	202044	3
22-00203-00		17	11	am2700	-
22-00186-00				am7114c	5
22-00199-00	11	11	11	hd46505sp-1	1
22-00197-00	11	11	11	hd4864-2	128
10 0010/ 00	11		11		0
19-00198-00				amedisedad	<u> </u>
19-00195-00	n	0		am251s2569	10
19-00184-00	11	11	11	am251s2520	1
17-00391-00	canacitor. 1	Sof. man	n. #sna-	a15	1
17 00071 00	capacion / a	70-0	4330	24	-
17-00388-00	capacitor, 2	/Uptimo	no,#002	/1	
17-00383-00	capacitor,	luf, mon	o, #2c5	2u104x9100c4	3
17-00380-00	capacitor,	luf, dip	, avx #	nd015c104kaa	252
17-00201-00	canaciton	Oluf mo	n. #1c.25	103,9100-4	3
17 00001 00	capacitor.	O LUTTING	117.77 1 5 6 5 57	51007710004	4
17-003/8-00	capacitor, (00107/10	ono, ti	ype sga-dio	1
17-00374-00	capacitor, 1	OOuf, el	ect, #50	3d107f016nb	2
10-00474-00	resistor, 10	Ophm, 1/-	414, 5%	composition	1
10-00472-00	necietan 14	aha 1/4	u. 5%	composition	25
10 00472-00	LESISCOPTIK	01010 1/1	1.0	composition	20
10-00470-00	resistor, 15	O ohm, 1	/4W, 5%, 1	composition	2
10-00469-00	resistor, 1.	5kohm, 1.	/40, 5%,	composition	6
10-00467-00	resistor. 2	2 obm 1	/4nt. 5%	composition	3
10 00107 00	TESISVOIT E	a other 1	// ==/	mposibism	4
10-00464-00	resistor, 24	O OUW'T	/4W/ J/4/	composicion	±
10-00460-00	resistor, 39	0 ohm, 1.	/4w, 5%, (composition	1
10-00459-00	resistor, 470	0 ohm, 1.	140, 5%,	composition	3
10-00458-00	recietor. A	7kohm. 1	144.5%	composition	2
00 00400-00	1 6 5 1 5 4 0 1 7 4.	E - L	(A., A.W.	sompositoron	0
07-00456-00	resistor, 7	5 onm, 1.	/4W/1%	metal film	3
08-00441-00	resistor, si	p, 75ohm.	msp08c	05-r121/195	43
08-00435-00	resistor, si	p, 33chm.	msn08a	03-330a	4
08-00434 00	maniatan si	- 220-b	the second	10-01-221-	4
00-00434-00	resistor, si	p: 330001	m/ #ms	10401-3519	T
08-00431-00	resistor, si	p, 4. 7k	, 特而ら	010a01-472g	1
27-00413-00	crystal, 72.	44mhz, to	ype hcl	B/u	1
01-00794-00	double face	d foam	tane. 3	" wide	a/r
04 00774 UV	accore race	e roem	ampoint and	Mar da Mar Sal	Mr. C
1. revision	1 adds one 158-	0101-00	i r 10	0101 quant from	n 1 to
	a second of the second se				

 revision 1 adds one 158-0101-00 i.c. 10101 quant from 1 to 2.
 revision 2 changes 33 ohm resistor pack from msp08a01 to msn08a03

- revision 3 deletes 200 ohm resistor, adds 2-4.7k resistors and changes quantity of 1k resistor from 37 to 35.
- revision 4 changes the burg header count from 29 to 33, changes . 1uf capacitor from monolythic to avx type and changes count from 256 to 255, deletes one 100uf from three to two, adds one 240 ohm resistor and deletes one 470 ohm resistor.
- 5. revision 5 changes quantity of .1uf cap #281-0001-01 from 1 to 3.
- 6. revision 6 changes 10158 to 10h158.
- 7. revision 7 changes 74s158 to 74f158 and 74s157 to 74f157.
- 8. revision 8 deletes remaining 100uf cap and 220 ohm resistor