# S-100 Expansion Unit Technical Manual



COPYRIGHT 1979 by EXIDY INCORPORATED ALL RIGHTS RESERVED 390 Java Drive Sunnyvale, California 94086

#### FIRST EDITION April 1979

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system (e.g., in memory, disk, or core) or be transmitted by any means, electronic, mechanical, photocopy, recording, or otherwise, without prior written permission from the publisher.

PRINTED IN U.S.A.

# **CONTENTS**

Foreword	3
Mechanical Layout	4
110V-220V Conversion	4
Sorcerer 50-Pin Connector	5
Attaching the Ribbon Cable	5
S-100 Bus Signals	
Pinout Table Timing Diagrams Explanation Direct Memory Access Timing Diagrams (DMA)	6 8 11B 12B 12A, 13A
Theory of Operation	13B
Schematic	15A
Performance Tests	14B
Diagnostic Tests	14A
Diagnostic Program 1	
Listing Error Messages Illustrative Examples	16B 17A 17A
Diagnostic Program 2	18B
Diagnostic Program 3	18B
Waveform Diagrams for the Diagnostic Programs	18A
Parts Lists	19

# **ILLUSTRATIONS**

Figure 1	Interior of Expansion Unit	4
Figure 2	110V—220V Conversion	4
Figure 3	Sorcerer — S-100 Unit Connecting Cable	5
Figure 4	Timing Diagram, Clock Signals	8
Figure 5	Timing Diagram, Read	9
Figure 6	Timing Diagram, Write	10
Figure 7	Timing Diagram, Interrupt and Wait	11A
Figure 8	Timing Diagram, Bus Exchange	12A
Figure 9	Timing Diagram, DMA	13A
Figure 10	Address Line Waveforms	18A
Figure 11	Data-Out Line Waveforms	18A
Figure 12	Data-In Line Waveforms	19

# **TABLES**

Table 1	Sorcerer 50-Pin Edge Connector Pinouts	5
Table 2	100-Pin Signals	6
Table 3	Input to 6331 PROM	13B
Table 4	Addresses Tested by Program 1	16B
Table 5	Data Sent to Each Address	16B

#### FOREWORD

The S-100 bus is a collection of 100 information lines which carry address, data, status, control and power signals between a microcomputer (such as the Sorcerer) and other computers or special devices (such as memory expansion cards, music synthesizers, input/output devices, etc.). The Exidy S-100 Expansion Unit lets your Sorcerer use this bus to communicate with as many as six different devices.

An industry standard for the S-100 bus has recently been proposed; previously, each manufacturer used his own version, although these versions are all generally compatible. Table 2 lists the pinouts for both the Exidy S-100 bus and the standard S-100 bus proposed by a committee of the Institute of Electrical and Electronics Engineers (IEEE). The timing diagrams starting on page 8 give the complete signal timing for the bus, for users who wish to design their own S-100 devices.

Use the performance tests on page 14B to determine whether your S-100 Expansion Unit is working properly. However, the diagnostic tests starting on page 14A are intended for experienced service technicians. We strongly recommend that owners not attempt to service their own units.

**NOTE** All service should be done by an authorized Exidy dealer; unauthorized service will void our warranty.

We refer to an IC device by its location on the board. Thus, 1A is the device in column 1, row A of the board.

We refer to a pin of an IC device (and sometimes the signal at that pin) by a hyphenated number following the location. Thus, 1A-5 is pin 5 of device 1A.

If an IC chip contains more than one device, we refer to each by one of its pins. Thus, 1A-5 also designates one of the devices on chip 1A — the one containing pin 5. Context will make clear whether a designation such as 1A-5 refers to a pin or to a device.


# **MECHANICAL LAYOUT**

To open the S-100 Expansion Unit, unscrew the four screws that secure the cover (two on each side) and lift the cover off. To insert an S-100 card into an empty slot, fit the side edges of the card into the plastic guides, with the card's edge connector down, and its components facing toward the front of the S-100 unit. Then lower the card and push its edge connector firmly into the female edge connector on the mother board. **Do not force.** To remove an S-100 card, simply lift it out of the slot.

In time the contacts may loosen in a female connector. This causes no trouble when a card is in the connector, but when there is no card in place, the contacts on opposite sides of the connector may touch, shorting two bus lines together. If this happens, insert a strip of cardboard into the connector to keep the pins apart.


The 4.5" round hole in the back of the chassis is for a fan. If you decide you need one, use a standard 4.7" 110V 60Hz fan, ROTRON Whisper (WR2H1) or equivalent. The fan should move 65 to 75 cubic feet per minute — anything more powerful will also be noisier. The fan into the AC power line between the power switch and the line filter.

Next to the fan hole there are six D-shaped holes for mounting standard 25-pin D-sockets. Such sockets can be tied to the input or output of S-100 cards, or can be tied directly into the S-100 bus.



# 110V-220V CONVERSION

The S-100 Expansion Unit's power supply transformer has two primary windings. For 110V use, these windings are connected in parallel; for 220V use, the primary windings must be connected in series (see Figure 2).



# TABLE 1Sorcerer 50-Pin Edge ConnectorPinout Table

500 pin Mele Count


Pin #	Signal	Pin #	Signal	Pin #	Signal	Pin #	Signal
	RESET EXP						· · · · · · · · · · · · · · · · · · ·
1	PRESET (out of 2	11	ROM PRE 12	25	Address bit 15 26	39	Data bit 2 40
	Sorcerer)	12	Reset Acknowledge //	26	Address bit 11 25	40	Data bit 1 39
2	INT	13	$\phi$ 2 (Clock out) $1\frac{1}{7}$	27	Address bit 13 28	41	Data bit 4 42
3	wait 4	14	UP8K 13	28	Address bit 14 27	42	Data bit 3 🤟
4	Data Bus Enable (into Sorcerer)	15	MREQ 16	29	Address bit 0 30	43	Data bit 6 44
5	BUSRQ 6	16	MI (MI?) 15 BMI?	30	Address bit 12 29	44	Data bit 5 43
5 6	NMI 5	17	RD 18	31	Address bit 2 32	45	RESET
7	BUSACK &	18	IORQ 17	32	Address bit 1 31		(into Sorcerer)
8	Decinon	19	RFSH 20	33	Address bit 4 34	46	Data bit 7 45
0	Data Bus $CBD (?)$	20	WR /9	34	Address bit 3 33	47	Unused Mc (48)
	Sorcerer)	21	Address bit 8 '22_	35	Address bit 6 36	48	1/0 47
9	RAM DR or /0	22	HALT 2/	36	Address bit 5 35	49 }	Ground
	ROM ENABLE	23	Address bit 10 24	37	Data bit 0 38	50 )	Ground 49
10	¢1 9	24	Address bit 9 23	38	Address bit 7 37		

# **ATTACHING THE RIBBON CABLE**

The ribbon cable has a large female edge connector at one end, and a smaller female pin connector at the other. The smaller connector at taches to the S-100 mother board. There is a slot at the bottom front of the S-100 unit, next to the 50-pin male connector on the mother board. Push the smaller cable connector up through the wide part of the slot, from the bottom of the S-100 unit. Then slide the cable into the narrow part of the slot and plug the cable connector onto the mother board; **do not force.** Plug the large cable connector onto the Sorcerer's 50-pin edge connector.

#### CAUTION

When you connect the S-100 Expansion Unit to the Sorcerer, the connecting cable must lie *flat*. If it is twisted, the Sorcerer's 50-pin edge connector will be *cross-connected* to the S-100 unit's 50-pin connector.



#### Fold out page 11B

The following table gives the pinouts of the Exidy S-100 bus, together with the proposed IEEE standard for S-100. The 100-pin connectors are not numbered in the usual way (odd numbers on one side and even on the other). Instead, the numbers run 1 to 50 on one side of the connector and 51 to 100 on the other, with 51 opposite 1 and 100 opposite 50; the pins are on .125 centers. Over-barred signals (such as  $\overline{SWO}$ ) are negative-active; all others (except the -16V utility) are positive-active. For explanation of the signal types, see p. 11B.

#### TABLE 2

		Exidy S	-100 Bus	Proposed	IEEE Standard
Pin #	Type	Name	Function	Name	Function
1	В	+8V	Unregulated input to +5V regulators. Minimum available under full load.	+8V	Instantaneous minimum greater than $+7V$ , instantaneous max less than $+35V$ , average max less than $+11V$ .
2	В	+16V	Unregulated input to $+12V$ regulators. Minimum available under full load.	+16V	Instantaneous min greater than $+14V$ , instantaneous max less than $+35V$ , average max less than $+20V$ .
3	S	XRDY	Ready input to current bus master. The bus is ready when both XRDY and PRDY are true.	XRDY	Same
4 to 11	S	Unused		VIO to VI7	Vectored interrupt lines
12	S	NMI	Non-maskable interrupt		Unspecified
13 to 17		Unused			Unspecified
18	м	Unused		STAT DSB	Control signal to disable status signals
19	М	Unused		C/C DSB	Control signal to disable command/control signals
20		Unused		UNPROT	Unspecified
21		Unused		SS	Unspecified
22	М	Unused		ADD DSB	Control signal to disable address signals
23	М	Unused		DO DSB	Control signal to disable data-out signals
24	В	φ2	The master timing signal for the bus	φ2	Same
25		φ1 .	TTL clock		Unspecified
26	М	PHLDA	Used together with PHOLD to coordinate DMA	PHLDA	Same
27	M	PWAIT	Wait acknowledge	PWAIT	The acknowledge signal to either of the bus ready signals XRDY, PRDY, or to a HALT instruction.
28	M	PINTE	Interrupt enable	PINTE	Unspecified
29	M	A5 \		A5	
30	М	A4		A4	
31	М	A3 (	Address bits	A3 (	Sama
32	М	A15	Address bits	A15	Same
33	М	A12		A12	
34	М	A9 /		A9 )	
35	М	DO1 )	Data aut hite	DO1 )	Same
36	М	DO0 }	Data-out bits	DO0 5	Same
37	М	A10	Address bit	A10	Same
38	М	DO4 )		DO4	
39	М	DO5 }	Data-out bits	DO5	Same
40	М	DO6 )		DO6 )	

		Exidy S	-100 Bus	Proposed IEEE Standard						
Pin #	Туре	Name	Function	Name	Function					
41	S	DI2)		DI2						
42	S		Data-in bits	DI3	Same					
	S	1	Data-III bits	D13						
43		DI7 )		SM1						
44	M	SM1								
45	М	SOUT		SOUT	Same					
46	М	SINP >	Status signals; indicate current status of bus	SINP	Same					
47	М	SMEMR		SMEMR						
48	М	SHLTA /		SHLTA /						
49	В	CLOCK	2MHz local clock	CLOCK	Unspecified					
50	В	GND	Signal and power ground	GND	Same					
51	В	+8V	Same as pin 1	+8V	Same					
52	В	-16V	Unregulated input to $-12V$ regulators. Max available under full load.	-16V	Instantaneous max less than $-14V$ , instantaneous min greater than $-35V$ , average min greater than $-20V$ .					
53		Unused		SSWI	Unspecified					
54	М	RESET	Reset from Sorcerer	EXT CLR	Unspecified					
	)	ILCL I	heset hom corcera							
.55 to 65	}	Unused			Unspecified					
66	М	RFSH	Refresh signal from CPU		Unspecified					
67		Unused		PHANTOM	Unspecified					
68	В	MWRITE	Memory write enable	MWRITE	The logical negation of $\overline{PWR}$ and $\overline{SOUT}$ ; must follow $\overline{PWR}$ by no more than 30ns.					
69	)			PS )						
70	5	Unused		PROT >	Unspecified					
71	)			RUN )						
72	M	PRDY	See pin #3	PRDY	See pin #3					
73	S	PINT	Interrupt request	PINT	Same					
			See pin #26							
74	M	PHOLD		PHOLD	See pin #26					
75	В	PRESET	Clear CPU	PRESET	Reset signal for bus masters; must stay low for at least three bus cycles					
76	М	PSYNC	Indicates the beginning of each machine cycle	PSYNC	Indicates the beginning of each bus cycle					
77	M	PWR	Write enable	PWR	Signifies valid data on DO bus					
78	M	PDBIN	Data bus in	PDBIN	Requests data from current slave, on the DI bu					
					nequests data nom current slave, on the Di ou					
79	M	A0		AO						
80	M	A1		A1						
81	M	A2		A2						
82	М	A6		A6						
83	М	A7 >	Address bits	A7 >	Same					
84	М	A8		A8						
85	М	A13		A13						
86	М	A14		A14						
87	М	A11		A11						


## TABLE 2 (continued)


Pin #		Exidy S	-100 Bus	Proposed	IEEE Standard
Pin # Type		Name	Function	Name	Function
88	м	DO2)		DO2	
89	М	DO3 >	Data-out bits	DO3	Same
90	М	DO7)		DO7	
91	S	DI4		DI4	
92	S	DI5		DI5	
93	S	D16 >	Data-in bits		Same
94	S	DI1		DI1	
95	S	D10		DIO	
96	М	SINTÁ	Interrupt acknowledge	SINTA	Identifies the instruction fetch following an accepted PINT interrupt
97	М	SWO	Indicates data transfer bus cycle	SWO	Same
98		Unused		SSTACK	Unspecified
99	В	POC	Power-on clear	POC	Same; must stay low for at least three bus states
100	В	GND	Same as pin #50	GND	Same as pin #50

#### TABLE 2 (continued)


#### NOTE


The proposed IEEE standard requires XRDY, STAT DSB, C/C DSB, ADD DSB, DO DSB, PRDY, PINT, PHOLD, and PRESET, (pins #3, 18, 19, 22, 23, 72, 73, 74, and 75) to be generated by open collector bus drivers capable of sinking at least 20 mA at no more than .5V.





## Figure 6. Memory or I/O Write





• Bus signals, designated B. This is the default type; any signal not of type M or S.

# **Device** Types

By definition, a bus master is a device which generates at least all of the M signals, and a bus slave is a device which generates some slave signals. A device can be both a master and a slave.

# **Signal Subsets**

- There are eight status signals (prefix S): SMEMR, SINP, SM1, SOUT, SHLTA, SSTACK (unspecified), SWO, and SINTA.
- There are six command and control signals (prefix P): PHLDA, PSYNC, PDBIN, PINTE (unspecified), PWR, and **PWAIT**
- There are sixteen address signals A15 through A0, with A15 the most significant bit, and A0 the least.
- There are eight data-out signals DO7 through DO0, with DO7 the most significant bit and DO0 the least. These are the data transmitted by the current bus master.
- There are eight data-in signals, DI7 through DI0, with DI7 the

PIN	ceived by the	e current bus En En	s master		5100	1	SONCENE	r		5100
1	6H-15	R	2	1A-5		26	44.15	25	2A-5	-
2	6H-17	R	1	IA -3		27		28	2A-7	7
3	6H-2	R	4	1A-18		28		27	2A-8	-
u	64-13	R	3	1A-7	and a second a second and a second a s	29		30	3A-2	na tapatan ana ing ing ing ing ana ang ing ing ing ing ing ing ing ing ing i
5	6#-6	R	6	1A -14	anna an a marainn anns a marainn an shùinke ann air ann an an ann an an an an an an an an a	30	44-14	29	2A-6	>
	6H-4	R	5	1A-16	an a sha a shi a shinidada an iyo niyo na pangan a yayan na arawan na ar		34-16	32	3A-4	
2	5H-18		8	1B-2		32	3H-17	21	3A -	3
8	6H-8	R	7	1A -12		33	34-14	34	34-6	
9	514-14		10	1B-6		34	34-15	33	3A-5	•
10	514-16		9	1B-4		31	34-12	36	3 A - 8	e namena program program e contra tra contra da contra de secondo de secondo de secondo de secondo de secondo de
	514-7		12	13-13		36	3++13	35	3A-7	-
12	5#-12			18-8		31	24-18	38	4A-2	5A-2
13			14	13-17			34-19	37	3A-1	
	514-5		13			39	2H-16	40	4A 4	5-A-4
in a second second	5F-12			2B-3	3B -17	40	24-17	39	4A-3	5°A - 3
	5F-19			28-18	3 B - 2	41	2#-14	42	4A-6	5A-6
	5F-14			2B.5	38-15		2H-15	41	4A-5	and a second sec
	5F-13			28-16	38-4		24-12	4 Y	4A-8	5A-8
	5F-16 5F-15	аруу, улу, алан алабына талан алан талан тала Талан талан тала	10	2B-7 2B-14	3B-13 3B-6	44	2H-13 ? *	43	4A-7 N/C	5A-7
21	44-15	an a		2A-2	20-0	a second 3 de la seconda	21+-19	45	4A-1	5A-1
	SF-17	Benard 1999 1993 1994 1994 1996 1996		28-12	38-8	117	N/C		74-1	+5
23			24	2A-4	<b>V V</b>	48	514-9	47	1B-11	
	/ 4H-17	ananana ata	23	24-5		49	GROUND	<ul> <li>A strategy and strategy and</li> </ul>	- GROUN	· · · · · · · · · · · · · · · · · · ·
25	4#-19	an adam ta an ta a cara an	26	2A-1		150	6 nound	1 49	- GROVA	D
						Nj	6t 955- Masle A	wel		
						11B <sup>(</sup>	571-8 Reset (H-5 Reset			




Figure 7. Interrupt and Wait Timing

11A

# **PROPOSED IEEE STANDARD** FOR THE S-100 BUS

**Signal Characteristics** 

Bus drivers must sink at least 24mA at no more than .5V and (except for open collector drivers) must source at least 2mA at no less than 2.4V.

Bus receivers must sink no more than  $80\mu a$  at 2.4V and source no more than .8mA at .5V. They must interpret any signal less than .8V as logic 0, and any signal greater than 2V as logic 1. They must be diode clamped to prevent negative excursions, and must load the input no more than 25pF.

## **Bus States**

A bus cycle is a sequence of three or more of the following states. The basic cycle is BS1, BS2, BS3; any number of BSw states may be inserted between BS2 and BS3, and one, two, or three BSi states may follow BS3.

- BS1 The first state of any bus cycle. The address lines are unstable; PSYNC goes high during the second half.
- BS2 The second state of any bus cycle. Address, data, status, and ready signals stabilize.
- BSw may occur between BS2 and BS3 to synchronize bus masters and slaves.
- BS3 the data transfer state.
- BSi the bus-idle state.

# **DIRECT MEMORY ACCESS** (DMA)

# **Bus Exchange**

DMA is the process a bus master (the DMA device) uses to take control of the bus from the CPU, and read or write in memory. The cycle begins when the DMA device signals PHOLD. This signal must be given only when PHLDA is false. The CPU interprets PHOLD as a bus request (BUSRQ).

The proposed IEEE standard assumes that the <u>DMA device will</u> disable the <u>CPU's</u> bus <u>drivers</u> with the signals ADD DSB, DO DSB, STAT DSB, and C/C DSB. The Sorcerer does not handle DMA in this manner. Instead, the CPU disables its own drivers (but not the buffers to the 50-pin edge connector) when it responds to the bus request. The CPU acknowledges the bus request with a  $\overline{\text{BUSAK}}$  signal, and the S-100 unit responds to the  $\overline{\text{BUSAK}}$  by giving the bus to the DMA device.

To keep the bus signals stable, the CPU and the DMA device must **both** drive the bus at two periods during the DMA cycle: when the DMA device takes control of the bus, and when it returns control to the CPU. During these two periods, the CPU and DMA device must both drive the command and control signals for at least 200ns and the command and control signals must have these values:

- PSYNC = 0
- PWAIT = 0
- PHLDA = 1
- PDBIN =0
   PWR =1

## **Proposed DMA Sequence**

The following DMA sequence is part of the proposed IEEE standard for the S-100 bus. To start the sequence, the DMA device must send the PHOLD signal; PHLDA will then go true during BS3 of the last CPU cycle (the S-100 unit interprets the CPU's BUSAK signal as PHLDA). The exchange starts at the falling edge of  $\phi 2$  while PHLDA is true, and the entire cycle is controlled by the edges of  $\phi 2$ .

- $\phi$ 2 edge 1: CPU address and data bus drivers disabled; DMA command and control drivers on. CPU and DMA command and control signals as described above.
- $\phi$ 2 edge 2: CPU status and command and control drivers off; DMA address, data-out, and status drivers on. PSYNC = 1.
- $\phi$ 2 edge 3: No change.
- $\phi$ 2 edge 4: <u>PSYNC=0</u>; PDBIN=1 if memory read or  $\overline{PWR} = 0$  if memory write.
- $\phi$ 2 edge 5: No change.
- $\phi$ 2 edge 6: PDBIN = 0 and  $\overline{PWR}$  = 1.
- \$\$\phi 2\$ edge 7: CPU command and control drivers on; DMA address and data-out drivers off.
- $\phi$ 2 edge 8: DMA device sends  $\overline{PHOLD} = 1$ . CPU address, data, and status drivers on; DMA status and command and control drivers off.


Timing

Exchange

Bus

ø

Figure



Fold out page 12B

When the S-100 bus was created, bi-directional ICs were uncommon. Therefore, the address bus is assumed to function in one direction only, and there are two data buses - one for data out of the CPU, and another for data into the CPU.

The circuitry on the S-100 Expansion Unit mother board translates between the Sorcerer's bi-directional data signals and the uni-directional signals required by S-100 devices. It will also drive the address bus in reverse during a direct memory access (DMA).


The bus controller enables and controls the direction of the data and control signal buffers. This is analogous to the function of the Screen Controller on the Sorcerer logic board. The 6331 PROM at 5B (Program #S-100) controls the data-in and dataout buffers (4A and 5A) and the Sorcerer's bi-directional data buffer (the control signals pass through the S-100 CPU control buffer 1A, and the Sorcerer's CPU control buffer). The address buffer (2A and 3A) is always enabled; it takes its direction signal directly from the Sorcerer's bus request acknowledge (BBUSAK, buffered through 1B).

Table 3 gives the input signals to 5B. A memory address is assumed to be in the S-100 unit, if it is not on the Sorcerer (i.e., not in the ROM PAC, internal RAM, or the upper 8K of memory). Similarly, any I/O port other than FCH, FDH, FEH, or FFH is assumed to be in the S-100 unit. Any I/O device other than a cassette recorder, Centronics printer, or RS232 is assumed to be in the S-100 unit. During an I/O request, the I/O port number appears on the lower half of the address bus; it is not duplicated on the upper half of the bus.

#### Table 3 Input to 6331 PROM 5B **Conditions for High and Low Input Signals**

Pin #	Low Logic P	High
14	When CPU is servicing a bus request	Otherwise
13	During a read or interrupt	No read or
12	Address in S-100	Address in
11	During refresh	Otherwise
10	I/O port in Sorcerer	I/O port in
10	I/O port in Sorcerer	I/O port

Besides controlling the buses, the S-100 unit also provides three clocks. A local 2MHz oscillator generates a clock signal for S-100 devices which cannot use the Sorcerer's 2.106MHz clock.



13A

# **Theory of Operation**

OGIC 1 interrupt Sorcerer S-100

The other clock signals are  $\phi 1$  and  $\phi 2$ , generated by the Sorcerer.

There are thirty-two possible combinations of signals to 5B's five inputs. We consider each of these combinations to be a five-bit binary number; pin 5B-14 is the most significant bit, and pins 13, 12, 11, and 10 are the other bits, in decreasing significance. For example, 10011 signifies pins 14, 11, and 10 high, and pins 13 and 12 low. The S-100 program in 5B divides these thirty-two possible inputs into five cases:

Case 1 - DMA read (inputs 00010, 00110, and 00111; output 101011) \_(.

- The Sorcerer data buffer is enabled high.
- 4A is enabled high.
- 5A is disabled.
- Data flows into the controlling device through the data-in bus.

Case 2 — DMA write (inputs 01010, 01110, and 01111; output 001100)

- The data buffer is enabled low.
- 4A is disabled.
- 5A is enabled low.
- · Data flows from the controlling device through the dataout bus.

Case 3 — Normal read (input 10011; output 000011)

- The Sorcerer data buffer is enabled low.
- 4A is enabled low.
- 5A is disabled.
- Data flows into the CPU on the data-in bus.

Case 4 — Normal write (input 11011; output 101110)

- The Sorcerer data buffer is enabled high.
- 4A is disabled.
- 5A is enabled high.
- Data flows out of the CPU on the data-out bus.

Case 5 — Default (all other inputs; output 111111)

• The Sorcerer data buffer, 4A, and 5A are all disabled.

Note that during DMA the BBUSAK signal to 5B-14 also enables 2B and reverses the direction of the address bus (2A and 3A).

# **PERFORMANCE TESTS**

If your unit passes these tests, you have a good assurance that it functions correctly; if it fails one or more tests, the test results will indicate which part of the unit is malfunctioning.

You will need a known good Sorcerer and the following S-100 plug-in cards, also known good:

- A RAM card, DIP switch addressable
- An I/O device and interfacing card
- A DMA device and interfacing card (optional).
- 1. RAM Test: This tests the address bus, both data buses, parts of the status and command buses, and the bus controller
  - a. Address the RAM card to an S-100 area (that is, between the bottom of the ROM PAC area and the top of internal RAM). Run the Power-On Monitor bit test (TE) on these addresses.
  - b. Re-address the RAM card to all parts of the S-100 area and repeat the bit test.
  - c. Address the RAM card so that part of it lies inside the ROM PAC area and part of it lies outside. Repeat the bit test with the ROM PAC inserted, and again with it removed
  - d. All addresses should pass the bit test, except addresses in the ROM PAC area; those addresses should pass the test when the ROM PAC is removed. If any address fails this test, proceed to the diagnostic tests, giving special attention to the read/write tests.

#### NOTE

If only some of the S-100 addresses fail the test, the data buses are probably not malfunctioning. The problem probably lies in the address bus or the bus controller.

- 2. I/O Test: This tests the bus controller, and portions of the status and command buses which are not tested by the RAM test.
  - a. Address the I/O device to any I/O port other than FCH. FDH, FEH, or FFH.
  - b. Enter and run a short program which reads or writes data (whichever is appropriate) to your device. You can do this in BASIC, using the INP function or the OUT command; you can also do it in Z80 machine language.
  - c. The data sent or received by the I/O device should be the same as that received or sent by the Sorcerer. If your unit fails this test, proceed to the diagnostic tests. giving special attention to the bus controller test and the status and command bus test. If the unit has already passed the RAM test, you may skip the diagnostic read/write test.
- 3. DMA Test (optional): This tests the bus controller, and portions of the status and command buses which are not tested by the RAM test or the I/O test.
  - a. If you have a DMA device, interface it to the Sorcerer through the S-100 unit. Follow the manufacturer's instructions for addressing, I/O port assignment, etc.
  - b. Initiate a DMA read or write (whichever is appropriate). and check whether data is being read or written correctly.
  - c. If your unit fails this test, go to the diagnostic tests, giving special attention to the bus controller test and the status and command bus tests. If your unit has already passed the RAM test, you may skip the read/write test.

1 2.

# **DIAGNOSTIC TESTS**

These tests will locate malfunctions in the S-100 unit. You will need the following equipment:

- A dual-trace externally triggered scope (Tektronix 465 or eguivalent).
- A known good Sorcerer.
- A known good RAM card, DIP switch addressable.
- Six double-ended clip-on test leads.
- 1. Power Supply and Clock test
  - a. Pull all S-100 cards out of the unit. Then test for these voltages on the 100-pin bus:

Pin #	Voltage
1	$+11 \pm 1$ VDC
2	$+18 \pm 1$ VDC
51	Same as pin 1
52	$-18\pm1$ VDC

- b. Put the local clock (pin #49) on the scope and check for 2MHz frequency (500ns cycle time).
- c. Put the  $\phi$ 1 and  $\phi$ 2 clocks (pins #25 and 24) on the scope, triggering on the edge of  $\phi 2$ . Compare to the timing diagram (Figure 4); verify 2.106MHz frequency for  $\phi^2$ (450ns cycle time).
- 2. Address and Data Bus Read/Write Test, Part I:
  - a. Check the mother board visually for shorts or open lines in the buses.
  - b. Remove the ROM PAC from the Sorcerer, and remove all S-100 cards from the S-100 Expansion Unit, except the RAM card. Address the RAM card to 8000H.
  - c. Load program 1 (address and data line send and receive) into the Sorcerer at address 0000, and run it with the Monitor GO command. This program tests selected addresses from 8000H to C000H; if your RAM card is smaller than 16K, you must re-address it and rerun the program to cover the entire area tested. Seo Table 4
- Example: If you have a 4K RAM card (1000H addresses), you must run the program four times, with the RAM card assigned to these blocks of addresses:

8000H to 8FFFH 9000H to 9FFFH

A000H to AFFFH

- C000H to C000H
- 1) Check for bad data in the block of addresses actually covered by the RAM card (for example, 8000H to 8FFFH for a 4K card). Ignore any bad data at other addresses
- 2) Check all address failures, even those outside the area covered by the RAM card.
- d. This program tests all the data lines, and all address lines A0 to A14.
- 1) If the Sorcerer is an 8K or 16K model, you can also check A15. Address the RAM card to 4000H and run program 1. Check only for bad addresses.
- 2) If you have a 32K Sorcerer, you must check A15 manually. Pull 2A-1 high and low with a clip lead, and check whether the signal passes to 2A-19. Also check the line for shorts and open circuits.

e. Use ESC or RUN/STOP to momentarily pause the program; use CTRL C to stop it. You can restart it with the Monitor command GO 0000.

3. Address and Data Bus Read/Write Test, Part II: (Do this part of the test only if your unit fails Part I)


- a. Remove all S-100 cards from the unit. Load program 2 (address and data-out bus exerciser) into the Sorcerer at address 0000, and run it with the Monitor command GO 0000.
- b. Set the scope sweep to ,2ms/division. Put probe #1 on pin 2A-19 and trigger on that signal. Use probe #2 to check all address lines (pins 12 through 19 on 2A and 3A).
- c. On each address line you should see a group of eight pulses (one pulse for each data line) lasting about  $94\mu s$ total.(See Figure 10.) Each address line is pulsed about  $120\mu$ s earlier than the next higher address line.
- d. The pulses on the lower order address lines A0 to A6 (chip 3A) are superimposed on the refresh signal. You will probably not be able to read lines A0 to A5; check these lines with a logic pulser.
- e. Reset the scope sweep to  $10\mu$ s/division but keep probe #1 and the triggering as before. Test each data-out line with probe #2 (all pins on 5A). You should see a  $1.5\mu$ s pulse on each line; each line is pulsed about 13µs earlier than the next higher line (see Figure 11).
- f. If the address and data-out lines pass the test, reset the Sorcerer and load program 3 (data-in bus exerciser) at address 0000. Insert the RAM card, and address it to 8000H; then run program 3 with the Monitor command GO 0000.
- g. Trigger the scope on 2A-12; put probe #1 on 2A-19 and use probe #2 to test the data-in lines (pins 1 through 8 and 12 through 19 on 4A). You should see a  $1.5\mu$ s pulse on each data-in line; each line is pulsed about  $11.5\mu$ s before the next higher line (see Figure 12).

4. Bus Controller Test

- a. Using clip leads to pull the input signals high and low, test the gates leading into 5B (gates 6A-6, 7A-3, 8C-11, 9B-6, and 9C-6).
- b. Simulate a normal read by using clip leads to put 10011 on the input of 5B. Check whether the output is 000011; also check whether 4A and 5A are enabled and disabled as described in Theory of Operation, Case 3.
- c. Use the clip leads to simulate a normal write, a DMA read, and a DMA write. Check that the outputs of 5B are as described in Theory of Operation, Cases 4, 1, and 2. In each case, check that 4A and 5A are enabled and disabled correctly. When 5B-14 is pulled low (Cases 1 and 2, DMA read and write) check that 2B is enabled high, and 2A and 3A are driven low.
- d. Using the clip leads, check that all other inputs to 5B produce the output 111111.

5. Status and Control Bus Test

- a. Check that 1A, 1B, and 3B are enabled high.
- b. Using clip leads or a logic pulser, verify that 1A, 1B, and 3B will pass data from each input pin to the corresponding output pin.
- c. Using a clip lead, pull the BBUSAK signal low; check whether 6C and 7C are enabled high. Then pull BBUSAK high, and check whether 6C and 7C are disabled.



15A

#### **PROGRAM 1 (continued)**

TABLE 4

Hexadecimal		Binary														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8001	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
8002	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
8004	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
8008	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
8010	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
8020	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
8040	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
8080	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
8100	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8200	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
8400	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
8800	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
9000	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
A000	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
C000	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### TABLE 5

### Test Data Sent to Each Test Address

Hexadecimal				Bi	nary			-
	7	6	5	4	3	2	1	0
01	0	0	0	0	0	0	0	1
02	0	0	0	0	0	0	1	0
04	0	0	0	0	0	1	0	0
08	0	0	0	0	1	0	0	0
10	0	0	0	1	0	0	0	0
20	0	0	1	0	0	0	0	0
40	0	1	0	0	0	0	0	0
80	1	<b>,</b> 0	0	0	0	0	0	0

### PROGRAM 1 Address and Data Line Send and Receive

Address	Obj Code	Label	Mner	nonic	Comment	
		;MONITOR	SUBROU	TINE EQUA	TES	
	E1E8	ADDOUT:	EQU	E1E8H		
	E205	CRLF:	EQU	E205H		
	E21C	HEXSPC:	EQU	E21CH		
	E015	QUIKCK:	EQU	E015H		
	E01B	VIDEO:	EQU	E01BH		
	E003	WARM:	EQU	E003H		
		;MAIN PRO	GRAM			
			ORG	0		
0000	21 01 80	START:	LD	HL,8001H		
0003	18 0B		JR	Z3		
		; SET UP HI	l to poi	NT TO NEX	T ADDRESS	
						Continued on Page 16A

		Addro	ess and Data Line	e Send and Receive
Address	Obj Code	Label	Mnemonic	Comment
0005 0006 0008 0009 000B 000D	A7 ED 6A 7C FE 80 28 F3 F6 80	Z2:	AND A ADC HL,HL LD A,H CP 80H JR Z,START OR 80H	;CLEAR CARRY ;SHIFT HL LEFT ;SET MOST SIGNIFICANT BIT ;SET MOST
000F 0010 0012	67 3E 01 18 04	Z3: ·SEND AND	LD H,A LD A,01H JR Z4 RECEIVE, AND CHE	; SIGNIFICANT BIT
0014 0016 0018 0019 001C 001E 0020	CB 27 28 ED 4F CD 15 E0 FE 1B 28 F9 FE 03	;ADDRESSE: Z1: Z4: Z6:	S DISTURBED SLA A JR Z,Z2 LD C,A CALL QUIKCK CP 1BH JR Z,Z6 CP 03H	;CHECK ; FOR ; PAUSE ; OR ABORT
0022 0025 0028 002B 002E 0031 0034 0037 0038 0039 003A	CA 03 E0 11 00 20 CD 4E 00 11 00 40 CD 4E 00 11 00 80 CD 4E 00 79 46 B8 28 D8		JP Z,WARM LD DE,2000H CALL SDCAD LD DE,4000H CALL SDCAD LD DE,8000H CALL SDCAD LD A,C LD A,C LD B,(HL) CP B JR Z,Z1	
003C 003D 0040 0041 0044 0045 0048 0048 004B 004C	4F CD 64 00 79 CD 1C E2 78 CD 1C E2 CD 05 E2 79 18 C6		LD C,A CALL PRHL LD A,C CALL HEXSPC LD A,B CALL HEXSPC CALL CRLF LD A,C JR Z1	AND BAD DATA RECEIVED ;PRINT ADDRESS ;PRINT DATA SENT ;PRINT DATA RECEIVED
004E 004F 0050 0051 0052 0053 0054 0057 005A 005D 0060 0063	AF 12 71 1A B9 C0 CD 6A 00 CD 6A 00 CD 6A 00 CD 6A 00 CD E8 E1 CD 05 E2 C9	SDCAD:		X FOR ADDRESSES DISTURBED ;CLEAR ADDRESS POINTED ; TO BY ;SEND TEST DATA ;RETURN IF DIFFERENT ; FROM DAT. ;PRINT HL (ADDRESS REQUESTED) ;PRINT DE (ADDRESS DISTURBED)
0064 0065 0068 0069 006A 006C 006F	EB CD E8 E1 EB C9 3E 20 CD 1B E0 C9	;PRINT HL PRHL: ;PRINT SPAC SPACE:	EX DE,HL CALL ADDOUT EX DE,HL RET LD A,20H CALL VIDEO RET END	

#### nment

TO BY DE REG.

FROM DATA SENT

# HOW TO INTERPRET THE ERROR MESSAGES

- 1. The address/data line send and receive program only gives an error message when data sent to one address goes to a different address, or when the data received from an address differs from the data sent to that address.
- 2. If the data buses pass incorrect data, the program will print the address of each malfunction, followed by the data sent, followed by the data received, all in hexadecimal.

#### Example:

- 8001 10 00
- This means that 10H was sent to address 8001H, but 00 was received.
- This will detect malfunctions in the data buses, but will not determine whether the malfunction is in the data-out or the data-in bus.
- 3. To find which lines are malfunctioning, convert the data sent and data received to binary, and compare them.

#### Example:

data sent: 10H which is 0001 0000 binary

data received: 00 which is 0000 0000

The malfunction is in data bit 4 (recall that bit 0 is the least significant bit, and bit 7 is the most significant).

4. Bad or nonexistent RAM addresses will usually show as FFH received. This does not indicate a malfunction unless the address involved actually has RAM assigned to it.

5. If the address bus malfunctions, the program will print the address intended, followed by the address actually reached.

#### Example:

#### 8020 8000

This means that data was sent to address 8020H, but actually went to 8000H.

These error messages are indented one space, to make it easier to tell an address error from a data error.

6. To find which address lines are malfunctioning, convert the addresses to binary and compare them.

#### Example:

address intended: 8020H which is 1000 0000 0010 0000 binary address reached: 8000H which is 1000 0000 0000 0000 binary The malfunction is in address bit A5.

# **ILLUSTRATIVE EXAMPLES**

These examples show the results Program 1 will give for some typical address and data bus malfunctions. We assume a 4K RAM card.

Example 1:

Malfunction - A14 shorted to ground RAM card addressing - 8000H to 8FFFH Program results: . . . • • • • • A000 80 FF C000 8000 9000 01 FF • • • • • • . . . Example 2A:

Malfunction — A15 held high (you must use an 8K or 16K Sorcerer) RAM card addressing — 4000H to 4FFFH Program results: No error indication (Program 1 doesn't send any data to addresses lower than 8000H). Example 2B:

When the program tries to read address 4000H, it actually gets C000H (since A15 is held high). The data went to C000H as intended. The result is that the program thinks the data intended for C000H went to 4000H.

Example 3A:

Malfunction — A15 held low RAM card addressing — 4000H to 4FFFH Program results:

#### C000 4000

#### Example 3B:

Malfunction: Same as 3A
RAM card addressing - C000H to CFFFH
Program results:

•	•	•
•	•	•
<b>C</b> 000	• 01	• FF
C000	02	FF •
•	•	•
•	•	•
C000	80	FF
•	•	•
•	•	•
•	•	•

#### Example 4:

d to DO7
000H to 8FFFH
{ May be 7F instead is capable of pul
· NT 11 .
{ No addressing DO7 is high here

9000 01 FF

#### Example 5:

Malfunction — DOX or DIO shorted to ground RAM card addressing — 8000H to 8FFFH Program results:

01	00
01	00
٠	•
•	•
• 01	• 00
01	FE
02	FE •
•	•
•	•
80	FE
	01 01 01 01 02

Example 6:

Malfunction — D7X shorted to DOX or DO7 shorted to DO0 or DI7 shorted to DI0 RAM card addressing — 8000H to 8FFFH Program results:

8001	01	00
8001	80	00
8002	01	00
•	•	•
•	•	•
8800	01	00
8800	80	00
9000	01	FF
•	٠	•
•		
	•	•

nd of FF, if A14 lling DO7 low

error, since

Example 7:

Malfunction — DO0 shorted to ground RAM card addressing — 8000H to 8FFFH Program results:


8001	01	00
8002	01	00
•	•	•
•	•	•
8800	01	00
9000	01	FF
•	•	•
•	٠	•
•	•	•


PROGRAM 2 **Address and Data-Out Bus Exerciser** 


Address	Obj Code	Label	Mnen	nonic	Comment
0000	21 20 00	START:	LD	HL,0020H	START WITH ADDRESS LINE A5
0003	3E 01	Z1:	LD	A,01H	START WITH DATA-OUT LINE DOO
0005	77	Z2:	LD	(HL),A	;SEND DATA TO ADDRESS
0006	CB 27		SLA	А	;SHIFT 1-BIT TO NEXT HIGHER DATA LINE
0008	20 FB		JR	NZ,Z2	;REPEAT UNTIL DATA=0
000A	A7		AND	А	;CLEAR CARRY
000B	ED 6A		ADC	HL,HL	;SHIFT 1-BIT TO NEXT HIGHER ADDRESS LINE
000D	20 F4		JR	NZ,Z1	;REPEAT UNTIL ADDRESS=0
000F	18 EF		JR	START	

## **PROGRAM 3 Data-In Bus Exerciser**

Address	Obj Code	Label	Mnei	monic	Comment
0000	26 80	DIN:	LD	H,80H	;INITIALIZE ADDRESS
0002	2E 01		LD	L,01H	;INITIALIZE DATA
0004	75	Z1:	LD	(HL),L	;SEND DATA TO ADDRESS
0005	CB 25		SLA	L	;INCREMENT DATA AND ADDRESS
0007	C2 04 00		JP	NZ,Z1	;REPEAT FOR EACH DATA LINE
000A	2E 01	Z2:	LD	L,01H	;RE-INITIALIZE
000C	7E	Z3:	LD	A,(HL)	;READ DATA
000D	CB 25		SLA	L	;MOVE TO NEXT DATA LINE
000F	C2 0C 00		JP	NZ,Z3	;REPEAT FOR EACH DATA-IN LINE
0012	32 00 C0		LD	(C000H),A	;SYNC POINT FOR SCOPE
0015	C3 0A 00		JP	Z2	;REPEAT DATA-IN READ







# **PARTS LIST**

	Mother Board				Mother Boa	rd	
Part Qty/ Exidy Board Locations Part #		Part	Qty/ Board	Locations	Exidy Part #		
Complete Assembly	1		SE77-3155	.1μF ceramic cap.	14		SE23-4035
Bare PCB	1		SE77-3150	6.8μF 10V Dip	2		SE21-4016
Pre-programmed 6331 PROM (S-100)	1	5B	SE48-5005	tant. cap. 4000μF 50V			
74LS00	1	9B	SE48-2300	axial elect. cap.	2		SE20-4000
74LS02	2	7B, 8A	SE48-2301	28,000μF 15 WVDC radial cap.	2		SE25-1008
7404	1	9A	SE48-2302	220 ohm 1W resistor	1		SE57-5004
74LS04	1	8B	SE48-2302	470 ohm <sup>1</sup> / <sub>4</sub> W resistor	2		SE59-5135
74LS08	2	7A, 8C	SE48-2312	510 ohm 1W resistor	2		SE57-5005
74LS10	1	9C	SE48-2306				
74LS32	1	6A	SE48-2315	2.2K <sup>1</sup> / <sub>4</sub> W resistor	8		SE59-5110
74LS74	1	6B	SE48-2305	100-pin edge connector	6		SE61-8015
74S241 (74LS241)	7	1A, 1B, 2B, 3B, 5C, 6C, 7C	SE48-2328	Male 50-pin wirewrap header AMP #2-87227-5	1		SE61-8005
8304	4	2A, 3A, 4A, 5A	SE48-2327	5-pin male Molex header			
LM323K	1	8D	SE48-2336	09-65-1051	1		SE61-8073
60S1 diode	4	8J	SE46-3016	09-65-1059			
2.0MHz crystal	1	9A	SE45-3040	Heatsink, Thermaloy 6013	1		SE68-8000
$.01\mu$ F $16V \pm 10\%$ mylar cap.	2		SE25-1013	-			

Part	Chassis				Chassis	
	Qty/ Unit	Exidy Part #	Part	Qty/ Unit	Exidy Part #	
Plastic Cover	1	SE91-4004	Card guide, 2½"	12	SE75-4002	
Steel chassis assembly (box)	1	SE68-1003	SAE 1250F (or equiv.)			
Overlay set	1	SE89-2008	Strain relief	1		
Transformer	1	SE63-4027	gromet	14 - 14 - 14 - 14 - 14 - 14 - 14 - 14 -		
MDA 970-1 Bridge Rectifier	1	SE47-3004	1/2" standoffs 6-32 thread aluminum	15		
or	or	or	6-23 x <sup>3</sup> / <sub>4</sub> " phil	-	an a	
60S1	4	SE46-3016	pan head	5		
2KI line filter	1	SE90-3000	machine screws	25		
Power switch	1	SE72-3052	6-32 kep nuts	6		
Power cord	1	SE71-2328	#6 flat washer	0		
2 amp SB fuse	1	SE60-6004	6-32 x ¼" phil	32		
2 amp fuse holder	1	SE60-6005	pan head machine screws			
12" Ribbon cable assembly with connectors	1	SE71-2022	$6.32 \times \frac{1}{2}$ phil pan head	10	1 1 1	
5-pin female Molex		-	machine screws			
connector 09-50-3051	1	SE61-8074	6-32 x 1¼" phil pan head	6		
#8 ring lug P18-8R-C Panduit (or equiv.)	2	SE74-5153	machine screws 8-32 x <sup>3</sup> ⁄4" phil pan head	5		
.250 fast-on (insulated push-on connector)	11	SE61-8049	machine screws 6-32 x <sup>1</sup> /4" black iron	4		
18 ga insulated butt splice	1	SE74-5154	oxide button head phil machine screws 6-32 x <sup>3</sup> 4" black iron			
Fan finger guard	1	SE74-5149	oxide button head	4		
Rubber feet	4	SE82-1009	phil machine screws			
	-					



EXIDY warrants to the registered owner for a period of 90 days from the date of purchase that the computer components described herein shall be free from defects in material and workmanship under normal use and service. This warranty shall be void if the computer enclosure is opened or if the unit is altered or returned as outlined in Customer Service Information. (Refer to A GUIDED TOUR OF PERSONAL COMPUTING, p. 5.) Customer's sole and exclusive remedy in the event of defect is expressly limited to the correction of the defect by adjustment, repair or replacement at EXIDY's election and there shall be no obligation to replace or repair items which by their nature are expendable. No representation or other affirmation of fact, including but not limited to statements regarding capacity, suitability for use, or performance of the equipment, shall be deemed to be a warranty or representation by EXIDY, for any purpose, nor give rise to any liability or obligation of EXIDY what-so-ever.

**EXCEPT AS SPECIFICALLY PROVIDED IN THIS AGREEMENT, THERE** ARE NO OTHER WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OR MERCHAN-TABILITY OR FITNESS FOR A PARTICULAR PURPOSE AND IN NO EVENT SHALL EXIDY BE LIABLE FOR LOSS OF PROFITS OR BENEFITS, INDIRECT, SPECIAL, CONSEQUENTIAL OR OTHER SIMILAR DAMAGES ARISING OUT OF ANY BREACH OF THIS WAR-**RANTY OR OTHERWISE.** 

NOTICE

#### ALL EXIDY SOFTWARE IS DISTRIBUTED ON AN "AS IS" **BASIS WITHOUT WARRANTY**

Exidy shall have no liability or responsibility to customers or any other person or entity with respect to any liability, loss or damage caused or alleged to be caused directly or indirectly by computer equipment or software sold or distributed by EXIDY, including but not limited to any interruption of services, loss of business or anticipatory profits or consequential damages resulting from the use or operation of such computer or software. 1



Reorder No. DP5004