## EESTRONLC <br>  <br> MAY 1, 1992 <br> FOR ENGINEERS AND ENGINEERING MANAGERS--WORLDWIDE

# SHARED-LADDER DESICN GREATES OCTAL 14-BIT DAB 

A PENTON PUBLICATION
U.S. \$10.00






15 릐 D

## The fastest high density PLD. <br> n <br> 8



System clock rates up to 80 MHz . And a propagation delay of only 15 ns pin-to-pin. That's the kind of performance you get with our new pLSI" family of high density PLDs. Comprised of four devices ranging in density from 2,000 to 8,000 PLD gates, they give you absolute timing predictability, right from the data sheet. Lattice also offers the ispLSI" family-an in-system programmable (isp) version of the pLSI family that delivers non-volatile, 5 -volt only in-system programming capability.
pLSI and ispLSI devices are backed by Lattice's proven $\mathrm{E}^{2} \mathrm{CMOS}{ }^{\otimes}$ technology. With low power,
reprogrammability and $100 \%$ DC, AC and functional testing, the pLSI and ispLSI families offer the highest quality available. Not to mention high-speed programming and $100 \%$ programming yield. And they are available now in production quantities off-the-shelf.

So pull into the high density PLD fast lane. Call 1-800-327-8425 and ask for information packet \#309.

## Lattice 

## Leader in $\mathbf{E}^{2} \mathbf{C M O S}$ PLDs.

## HP's 50 MBd Plastic Fiber-Optic Data Links. Anything else would be twisted.




Our new data links are so fast and cost-effective, it would be crazy to stick with twisted pair.
Sure, optical fiber is immune to noise, but who can afford it? With HP's new high-speed plastic fiber links, the answer is anyone.

That's because our new links rely on plastic optical fiber cable which keeps costs way below glass fiber, while offering far greater voltage isolation and noise immunity than twisted pair wire.
A quick turn for the best.
With data rates soaring to 50 MBd , HP's plastic fiber links offer the fastest solution for designing computer, telecommunications, or industrial applications. So you can avoid bottlenecks, and design in data multiplexing.

## Perfectly flexible.

You can choose interlocking horizontal or vertical mounts for greater mechanical design flexibility. The
analog in/out provides the electrical design flexibility you need to meet your cost and performance goals.
The whole ball of wax.
What's more, as the largest optoelectronic supplier in the U.S., HP offers you the industry's most complete package of products and support services. To find out more about HP's 50 MBd Plastic Fiber-Optic Data Links, call 1 (800) 752-0900, ext. 2948 in the U.S.* You'd be crazy not to.
There is a better way.

## Low Delays.



High-Speed 7.5ns CMOS PAL ${ }^{\bullet}$ Devices.
There's nothing we hate more than delays. That's why we developed high speed CMOS PAL devices that no one can beat-our CMOS 7.5ns $16 \mathrm{~V} 8 \mathrm{H}-7$ and $10 \mathrm{~ns} 22 \mathrm{VlOH}-10$ PAL devices.

In fact, nobody even comes close to our in-system performance, with the fastest set-up
and clock-to-out times available. Both come in PLCC and DIP varieties. All on state-of-the-art submicron EE CMOS.

## High-Volume, High-Speed Delivery.

Again, there's nothing we hate more than delays. You can get huge volumes of our new CMOS PAL devices now.

And they're on the shelf at your local dis-

## No Delays.


tributor, too. So you can get the quantity and speed you need, whenever you need them.

What more can you expect from the company that sells more programmable logic than all of its competitors combined?

So pick up the phone and place your order today, or call 1-800-222-9323 for more information.

Because at AMD, we don't believe in long delays either.


## Advanced Micro Devices

901 Thompson Place, P.O. Box 3453. Sunnyvale, CA 94088 © 1991 Advanced Micro Devices, Inc PAL is a registered trademark of Advanced Micro Devices. All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

## MAY 1, 1992 VOL. 40, NO. 9 <br> EEECTRONIC DESIGN



## technology 41 CICC' 92 BRINGS 0UT THE BEST IN NEW IC DESIGNS

ANALYSIS The technical program sheds light on advances in digital, analog, and communications ICs, as well as EDA software and mixed-signal testing.
Couver 85 IC'S 8 , 14-BIT DACS SHARE RESISTOR LADDER FOR MSBS
FEATURE Eight 14-bit voltage-output DACs squeeze into a single 28-pin SOIC, saving 20 to 30 active devices per octal DAC package.

## PRODUCT

101 FUNCTION BLOCKS SPEED UP CHIP DEVELOPMENT
Designers can select parts from a library of blocks to assemble highperformance ICs for many volume applications.

## 110 PC-B0ARD T00LS Sidestep High-Speed Design Snags

Intelligent software helps engineers build high-speed boards and MCMs that are correct the first time through.

## 114 SILICON INTERCONNECTS RENDER BREADB0ARDS PASSÉ

A 1024-pin land-grid array lifts prototyping into the realm of totally programmable hardware systems.

14 EDITORIAL

## 18 TECHNOLOGY BRIEFING

Europe creates new patent

## 23 TECHNOLOGY NEWSLETTER

- Thin-film foundry offers superconductors
- See the latest in EDA techn gy for free
- 8-bit microcontrollers hold 2.25kbyte RAM
- Smart disk-drive spindle motor coming
- VHDL meeting stresses real-world design use
- HBT silicon transistor operates up to 53 GHz
- Enhanced architecture ups FPGAs to 20 k gates
- Model approach improves lossy line simulation


## 30 TECHNOLOGY ADVANCES

- Multilevel pipeline and $1-\mathrm{kbyte}$ cache let 16-bit-bus 486 deliver high throughput
- Interactive trackball relies on force-feedback sensing
- Test-synthesis approach for ICs incorporates partial-scan technology
- Josephson-junction flip-flop toggles at a record 144 GHz


Jesse H. Neal Editoria Achievement Awards: 1967 First Place Award 1968 First Place Award 1968 First Place Award 1972 Certificate of Merit 1976 Certificate of Merit 1978 Certificate of Merit 1980 Certificate of Merit 1986 First Place Award 1989 Certificate of Merit 1992 Certificate of Merit

## 91 IDEAS FOR DESIGN

- 3-A dc-dc converter needs no heat sink
- Tester finds shorts on loaded boards
- Bootstrap circuit cuts distortion


## 96 QUICK LOOK

- PC add-on card gives software some sound
- European cellular phone market should stay strong
- Doing me-too-with-a-twist products
- What lower interest rates mean for engineering investors


## 97 PEASE PORRIDGE

What's all this vice-versa stuff, anyhow?

## NEW PRODUCTS

## 116 Digital ICs

ASIC families pack up to 600,000 gates thanks to $0.6-\mu \mathrm{m}$ features
117 Digital ICs
486 workalike retains 386SX bus, pinout for notebook PCs
118 Computers \& Peripherals
119 Software
120 Instruments
122 Components
123 Computer Boards

## 125 INDEX OF ADVERTISERS

## 129 READER SERVICE CARD

## GOMING NEXT ISSUE

- Special Report: The floodgates open for multimedia products
- First details on a new multimedia graphics chip
- New mixed-signal software integrates design and test
- 32-bit microcontroller eases programming with on-chip flash EPROM
- A preview of the upcoming Electro show
- PLUS:

Ideas for Design
Pease Porridge
Technology Advances
Quick Look

ELECTRONIC DESIGN (USPS 172-080; ISSN 0013-4872) is published semi monthly except for 3 issues in May and 3 issues in November by Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 441142543. Paid rates for a one year subscription are as follows: $\$ 95$ U.S., $\$ 175$ Canada, $\$ 255$ International. Second-class postage paid at Cleveland, OH, and additional mailing offices. Editorial and advertising addresses: ELECTRONIC DESIGN, 611 Route \#46 West, Hasbrouck Heights, NJ 07604. Telephone (201) 393-6060. Facsimile (201) 393-0204.

Printed in U.S.A. Title registered in U.S. Patent Office. Copyright © 1992 by Penton Publishing Inc. All rights reserved. The contents of this publication may not be reproduced in whole or in part without the consent of the copyright owner.
Permission is granted to users registered with the Copyright Clearance Center Inc. (CCC) to photocopy any article, with the exception of those for which separate copyright ownership is indicated on the first page of the article, provided that a base fee of $\$ 1$ per copy of the article plus $\$ .50$ per page is fee of $\$$ per copy of the article plus $\$ .50$ per page is
paid directly to the CCC, 27 Congress St., Salem, paid directly to the CCC, 27 Congress St., Salem,
MA 01970 (Code No. 0013-4872 $92 \$ 1.00+.50$ ).
(Can. GST \# R126431964) Copying done for other
than personal or internal reference use without
the express permission of Penton Publishing, Inc. is prohibited. Requests for special permission or bulk orders should be addressed to the editor.

For subscriber change of address and subscription inquiries, call (216) 696-7000.
POSTMASTER: Please send change of address to electronic design, Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 44114-2543.

# Navigate the perils of Top-Down Design. 




## NETLIST

 CANYON
## EDIF Falls

It generates behavioral VHDL and analyzes your partitioning to match your system requirements - up front. It synthesizes manufacturing and diagnostic test structures.
And it provides you with sophisticated floorplanning software and interactive place-and-route tools.
The result is more predictable performance, greater design control, and the ability to compare structural and behavioral models. All of
which translates into faster time to market, lower production costs and a quality product.
Also ask us about our library
support for: • VLSI Technology


- Fujitsu
- LSI Logic
- Motorola
- NCR
- SMOS
- Toshiba
- Xilinx

Call us now at 800-433-4880, and let COMPASS be your guide.

TIMING JUNGLE

## Clock-tree Forest

LAYOUT



Call 1-800-548-6132 • Fax 1-602-741-3895

## BURR-BROWN ${ }^{*}$ $\equiv 3$

CIRCLE 192 FOR U.S. RESPONSE CIRCLE 193 FOR RESPONSE OUTSIDE THE U.S.

## ONIVERSAL INPUT SWITCHERS



> SU30P SERIES

SU40P
SERIES


SU65P
SERIES


SU80/110P SERIES

- 85-264 VAC universal input

■ 30/40/65/110 W output power
■ Single to quad outputs

- Compact footprints
$2.76^{\prime \prime} \times 5.12^{\prime \prime} \times 1.5^{\prime \prime}$ (30W series) $3.00^{\prime \prime} \times 5.00^{\prime \prime} \times 1.5^{\prime \prime}$ (40W series) $3.50^{\prime \prime} \times 6.00^{\prime \prime} \times 1.7^{\prime \prime}$ ( 65 W series)
- Low profile available for 30/40W (1.2" in height)
- Fully agency approved for 30/40/65W
- Low cost

Southcon $/$ /22
See us at booth №. 1028 March 10-12 / Orlando, Florida

0

Call us today for quantity
pricing and complete details on standard or custom-made products.

## T

 FCITHISN/SCUIRCJE
6818-G Patterson Pass Road Livermore, CA 94550
Tel: (510) 373-1008
Fax: (510) 373-1168

## ELECTRONIC DESIGN

Editor-in-Chief: Stephen E. Scrupski
Executive Editor: Roger Allan
Managing Editor: Bob Milne
Senior Editors: Frank Goodenough, Milt Leonard, John Novellino

## Technology Editors:

Analog \& Power: Frank Goodenough
Communications \& Industrial:
Milt Leonard (San Jose)
Components \& Packaging: David Maliniak
Computer-Aided Engineering:
Lisa Maliniak
Computer Systems: Richard Nass
Semiconductors: Dave Bursky (San Jose)
Software: Sherrie Van Tyle
Test \& Measurement: John Novellino
Dallas: Jon Campbell
Frankfurt: John Gosch
London: Peter Fletcher
To contact, call or write: 611 Route 46 West
Hasbrouck Heights, NJ 07604
(201) 393-6262 or (201) 393-6270

Field Correspondents:
West Coast Executive Editor:
Dave Bursky (San Jose)
Communications \& Industrial:
Milt Leonard (San Jose)
To contact, call or write:
2025 Gateway Plaza, Suite 354
San Jose, CA 95110
(408) 441-0550

Chief Copy Editor: Roger Engelke, Jr.
Contributing Editors:
Ron Kmetovicz, Robert A. Pease
Editorial Production Manager:
Lisa Iarkowski
Production Coordinator: Pat A. Boselli Group Art Director: Peter K. Jeziorski

Associate Art Director: Tony Vitolo
Staff Artist/Designer: Tom Pennella
Editorial Support Supervisor: Mary James
Editorial Assistant: Ann Kunzweiler
Editorial Secretary: Bradie Guerrero
Vice President-Editorial: Perry Pascarella

Advertising Production:
(201) 393-6093 or FAX (201) 393-0410

Production Manager: Mike McCabe Production Assistants:
Donna Marie Bright, Lucrezia Hlavaty, Eileen Slavinsky

Circulation Manager: Robert Clark
Marketing Communications Manager: Clifford Meth

Reprints: Mike McCabe (201) 393-6093

Published by Penton Publishing

Publisher: Paul C. Mazzacano

## Where have Siliconix' industry leading analog switches been for the past twenty years?

# between a rock AND A HARD PLACE. 

Over the years you've used our analog switches in products that have been from the rocky surface of Mars to hard places such as disk drives, oil drilling rigs, Patriot Missiles, and every application in between. We've been there for you - and been there first. Enabling you to cut your time to market and stay ahead of your competitors.

## Timely technology leadership.

We were first with the DG200 Series. First with the DG400 Series of analog switches and multiplexers. And first again with the DG600 Series. That's what tech-

nology leadership is all abbout - being first to supply you with the industry's top performing devices.

Proven process capability.
The DG400 Series is based on a high-voltage silicongate process technology utilizing thinner gate oxides, smaller feature sizes, and lower device thresholds. The result faster switching, lower onresistance, lower leakage, less power consumption, tougher ESD tolerances, and higher reliability. And our new DG600 Series is even faster!

## Where do we go from here?

To more rocks and hard places? Probably. Up in the air? Definitely - in the new video-on-demand systems coming soon to major airlines.
To learn more about our continuing commitment to technology leadership in analog switches contact your local Siliconix sales office. Or call our toll-free hot line now! 1-800-554-5565, Ext. 567. Ask for your "Analog Switch Design Kit." And remember, when it comes to analog switches, there is only one industry leader. Siliconix.

## Siliconix

2201 Laurelwood Road, Santa Clara, CA 95056
Siliconix, Inc. © Copyright 1991 Siliconix, Inc.


## AMD Delivers The World's Fastest 386s.

The great 386 race is over. And the clear winner full 32-bit 386 performance to the desktop. The is the Am386 microprocessor family. The fact is, no other 386 microprocessors available today can rival the sheer speed and performance of the Am386 microprocessors. The Am386DXL-40 CPU brings 40 MHz ,

in low-cost POFP packaging.

Am386SXL-33 CPU makes 33 MHz the stanAnd dard for 386SX machines both at the
desktop and for battery powered applications.

In either case, they're over 20\% faster than those run-of-the-mill 386's.


## Am386Microprocessors.

And of course, they're proven-compatible with the IBM*standard

Best of all, they're available now, available in quantity, and available at surprisingly low prices.

So don't just keep up with the competition with ordinary 386 systems. Blow them away with the world's fastest 386 systems-built around the Am386 microprocessors from Advanced

Micro Devices. Call 1-800-222-9323 for more information.


## Advanced Micro Devices

"We're Not Your Competition"s."

If BYTE-WIDE DRAMS improve so many aspects of memory modules, why can't they improve

## The ECONOMICS

 of MODULES? [They can.]Byte-wide drams in memory modules. When you compare a 4-meg byte-wide with the normal combination of I -megs and 256 K 's, you find that one chip can replace six.

Now that in itself sounds pretty
good. And it gives you lots of design advantages.
Far lower use of board real estate. Greater reliability. And -what's critical for laptops-far lower power consumption.

But now byte-wides also give you an advantage in cost-on x 36 modules like the 256 Kx 36 and ${ }_{512 \mathrm{Kx} 36}$.

Because the single byte-wide costs less than the six chips it replaces.

| Samsung byte-wides. You name it-they improve it. |  |  |
| :--- | :--- | :--- |
| PART | ORG. | SPEEDS |
| KM4I6C256* | 256 KXI 6 | $70,80,100 \mathrm{~ns}$ |
| KM418C256 | 256 KXI 8 | $70,80,100 \mathrm{~ns}$ |
| KM48C5I2* | 512 KX 8 | $70,80,100 \mathrm{~ns}$ |
| KM49C5I2 | 512 KX 9 | $70,80,100 \mathrm{~ns}$ |
| *WPB AVAILABLE |  |  |

And also because board assembly is less expensive.

So if you've been wishing you could exploit the design advantages of byte-wides but have been holding off for cost reasons, hold
off no more-the future is here.
At Samsung, byte-wide technology lets you improve even the economics of modules.

For more information, please call I-800-446-2760 today.

Or write to dram Marketing, Samsung Semiconductor Inc., 3655 No. First St., San Jose, ca 95134.

## fisAmsung

A Generation Ahead.

## LON ${ }^{m}$ O1 LINC ${ }^{\text {w }}$

Now that engineers have investigated LON technology, many are coming back to the original LINC (the CY233 Local Intelligent Network Controller), or are discovering the CY233 chip for the first time.
With CY233s, one IBM-PC COM port can address up to 2048 TTL I/O lines. Try this with LON!

- The CY233 instruction set and features are fully documented. Try getting this info for LON.
- The CY233 does not require a $\$ 17,995.00$ development system! You can start for \$17.95 plus any RS232 port computer.
- No CY233 royalties or licenses required. Be sure to check out LON terms and conditions.
- Learn 7 LON levels or 1 easy LINC level.
- Easy CY233 interface to 8051 and similar microcontrollers.
- The CY233 is in stock now.

Discouraged by $\$ 17,995.00$ to start using LON? If you need a network, but LON is overkill, try these introductory offers! Get started with the $\square$ CYB233 prototyping kit with an onboard CY233 and wirewrap area, ready to assemble, for only $\$ 179.95$, $\square$ or try our introductory chip offer of 2 CY233s for only $\$ 17.95$ each.

## Call 415-726-3000 today or Fax 415-726-3003 for info. <br> Say LON sent you, and get these great introductory prices! Credit Cards OK!

The CMOS CY233 operates at speeds up to 57,600 baud and is available from stock in a 40 -pin DIP. (44-pin PLCC or Quad Flat Pak available in 1000 s .)

## Cybernetic Micro Systems

PO Box 3000
San Gregorio CA 94074
Tel: 415-726-3000
Fax: 415-726-3003
LON is a trademark of Echeion Corp.
CY233-Linc is a trademark of Cybernetic Micro Sys. Limit one of each introductory offer per customer.

CIRCLE 176 FOR U.S. RESPONSE CIRCLE 177 FOR RESPONSE OUTSIDE THE U.S.

## Congress Meets The NSF

7he mid-1980's study conducted by the National Science Foundation - yes, the one that insidiously predicted a looming engineering shortage - has prompted an investigation by Congress of that organization. Hearings initiated by the House of Representatives' Subcommittee on Investigations and Oversight, part of the Science, Space, and Technology Committee, began in early April. For that hearing, the president of the American Engineering Association, Billy E. Reed, submitted written testimony that included the statement, "I do not know of a working-level engineer who believes the National Science Foundation is a friend of the engineering community." Here we have a U.S. government agency, the NSF, that is not "a friend of the engineering community," but rather has done harm to all engineers doing their part to improve the country's competitive technology stance.

According to an article in the SanJose Mercury News, "The National Science Foundation official who did the study, Peter House, defended it by telling the panel that he sought to depict a hypothetical situation. He said the study was never intended as a forecast of what might happen in the real world." Unfortunately, in that real world, real engineers have to practice their profession and earn their salaries.

In his written testimony, AEA's Reed notes:"NSF itselfhas a vested interest in having a shortage. With a projected shortage, NSF is in a better position for additional funding, which keeps the bureaucracy expanding. The only loser is the working-level engineer who has no representation in the process."

Reed concludes with six recommendations: "Require any study or survey to be reviewed by an independent, neutral body before being released or 'leaked' to the public or press. This body should be representative of the engineering workforce...Require the effects of current market conditions to be considered as part of the overall study or survey as a leveling mechanism...Require NSF to spend as much resources and effort in 'recalling' a faulted report as is spent in publicizing the release of the report...Stop NSF from lobbying Congress on such issues as immigration, etc. It's one thing to testify on credible, scientific evidence, but quite another to spend taxpayer money to lobby for the NSF point of view...Place working-level engineers in areas of responsibility within this process...Stop funding ESP-engineering shortage propaganda. This money could be better spent to create jobs for engineers." Amen.

The American Engineering Association states its aims as being dedicated to enhancing the engineering profession and U.S. engineering capabilities. For further information about AEA, contact Richard Tax, AEA vice president, at P.O. Box 2012, River Vale, NJ 07675; (201) 664-0803.


Editor-in-Chief
 temperature range, in a rugged package ...that's Mini-Circuits' new MAN-amplifier series.

The MAN-amplifier's tiny package (only 0.4 by 0.8 by 0.25 in.) requires about the same pc board area as a TO-8 and can take tougher punishment with leads that won't break off. Models are unconditionally stable and available covering frequency ranges 0.5 to $2000 \mathrm{MHz}, \mathrm{NF}$ as low as 2.8 dB , gain to 28 dB , isolation greater than 40 dB , and power output as high as +15 dBm . Prices start at only $\$ 13.95$ including screening, thermal shock $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, fine and gross leak. and burn-in for 96 hours at $100^{\circ} \mathrm{C}$ under normal operating voltage and current. Internally the MAN amplifiers consist of two stages, including coupling capacitors. A designer's delight, with all components self-contained. Just connect to a dc
supply voltage and you are ready to go.
The new MAN-amplifiers series... - wide bandwidth - low noise • high gain

- high output power • high isolation

|  | RANGE (MHz) | $\underset{\mathrm{dB}}{\mathrm{GAIN}}$ |  | $\begin{aligned} & \text { MAX } \\ & \text { PWR }^{\dagger} \end{aligned}$ | $\begin{aligned} & \text { NF } \\ & d B \end{aligned}$ | $\underset{\mathrm{dB}}{\mathrm{ISOL}}$ | $\begin{gathered} \text { DC } \\ \text { PWR } \end{gathered}$ | PRICE \$ ea. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL | $\mathrm{f}_{\mathrm{L}}$ to $\mathrm{f}_{\mathrm{U}}$ | min | flat ${ }^{+\dagger}$ | dBm | (typ) | (typ) | V/ma | (10-24) |
| MAN-1 | 0.5-500 | 28 | 1.0 | +8 | 4.5 | 40 | 12/60 | 13.95 |
| MAN-2 | 0.5-1000 | 18 | 1.5 | +7 | 6.0 | 34 | 12/85 | 15.95 |
| MAN-1LN | 0.5-500 | 28 | 1.0 | +8 | 2.8 | 39 | 12/60 | 15.95 |
| $\triangle$ MAN-1HLN | 10-500 | 10 | 0.8 | +15 | 3.7 | 14 | 12/70 | 15.95 |
| MAN-1AD | 5-500 | 16 | . 05 | +6 | 7.2 | 41 | 12/85 | 24.95 |
| MAN-2AD | 2-1000 | 9 | 0.4 | -2 | 6.5 | 28 | 15/22 | 22.50 |
| MAN-11AD | 2-2000 | 8 | 0.5 | -3.5 | 6.5 | 22 | 15/22 | 29.95 |

$\dagger \dagger$ Midband $10 \mathrm{f}_{\mathrm{L}}$ to $\mathrm{f}_{\mathrm{U} / 2}, \pm 0.5 \mathrm{~dB}+1 \mathrm{~dB}$ Gain Compression $\diamond$ Case Height 0.3 in . Max input power (no damage) +15 dBm ; VSWR in/out $1.8: 1$ max.

Free ... 48-pg "RF/MW Amplifier Handbook" with specs, curves, handy selector chart, glossary of modern amplifier terms, and a practical Question and Answer section.
finding new ways
setting higher standards

## S行 National

Whoever said there's "strength in numbers" was only partially right. What's missing is something you'll find only with our new mil/ aero technology upgrades. The right numbers for the right
situations at the right time. right numbers for the right
situations at the right time.


## - Simple Switchers

Simplicity advanced to the $\mathrm{n}^{\text {th }}$ degree.

Simple Switchers ${ }^{\text {™ }}$ can drive a 1A load at $88 \%$ efficiency for one-fifth the cost of a DC-toDC power converter. With just four external parts.

In fact, our LM1575K family of regulators-ideal for MIL-STD-704D/1275A systems - is easily customized in 30 minutes with our free software kit and three-step design procedure.



## 24 12-Bit Plus Sign ADCs

SELF-CALIBRATION over time and temperature.

A dynamic feature that reduces parametric drifts,

ADC1241 Simplified Block Diagram

improves linearity and zero errors, and eliminates the need for external adjustments.
The ADC1241 is also fast $(7.7 \mu \mathrm{~s})$ and extremely power conscious ( 40 mW ). Plus, its $\pm 5 \mathrm{~V}$ power supply lets you tap into the power of your existing logic and microprocessor supplies.

## *49 Low-Noise ACMOS Logic

SILENT yet swift.
FACT Quiet Series'"' cuts through device noise with guaranteed specs for dynamic

[^0]Launch your air-to-air missile upgrade with the precision of our 725 MHz op amp.

threshold, undershoot, and ground bounce. And at speeds $15 \%$ faster than standard FACT.'"

No other logic can match

| FACT QS 54ACTQ244 Specifications |
| :--- |
|  $V_{\text {OLP }}$ $V_{\text {OLV }}$ $V_{\text {IHD }}$ $V_{\text {ILD. }}$ Tskew ESD Latchup <br> Max 1.5 V -1.2 V 2.2 V 0.8 V 1.0 ns 4.000 Vmin 300 mA <br> Typical 1.0 V -0.5 V 1.8 V 1.4 V 0.5 ns 6.000 V 1.0 A |

the low noise, high speed, and low power of FACT QS, which is now available to Standard Military Drawings in CDIPs, Flatpaks, and LCCs.

The performance and radiation tolerance $\left(10^{6}\right)$ of our ECL


Which means increased speed and accuracy for mission-critical upgrades in a single (LM6161/2/4, LM6165) or dual (LM6118) op amp. And increased stability too, because it drives large capacitive loads without oscillating.

## *82 Low-Power ECL Logic

LOw POWER that diets on picoseconds.


## 63 High-Speed Op Amps

LIGHTNING FAST precision.
All AC parameters are $100 \%$ tested over the mil-temp range to guarantee hyper speeds (up to 725 MHz ) and pinpoint precision (offset of 1 mV ).

Now low power can co-exist with searing speeds. Without coolants.

300 Series' power consumption is $\leq 10 \mathrm{KH}$ and $<$ TTL and CMOS at 50 MHz and above. And with no fans in sight.

What's more, its extended
voltage range allows easy upgrades in mil/aero systems that mix 10 KH and/or TTL logic.
, upgrades than sheer strength n in numbers. We deliver bold new solutions with unmatched service and support. Not just now, but for the life of your design.

Here today. Backed tomorrow.


In sum, we bring more to your
and our master software, listing, consider just one last number:
1-800-NAT-SEMI, Ext. 179


CIRCLE 194 F0R U.S. RESP0NSE CIRCLE 195 FOR RESPONSE OUTSIDE THE U.S.

## Europe Intitiates New Patent

American innovators - if you want to protect your invention, your intellectual property, in Europe, something new is looming on the horizon: the Community Patent. The patent will be issued on the basis of a single application and a common grant procedure, yet it will protect an invention in all countries belonging to the EC, the 12 -nation European Community. It will also be valid in non-EC countries if they have ratified the European Patent Convention.
The new patent complements the European Patent that has been around for nearly 14 years. The latter is effectively a national patent in each country for which it's
 granted, and the protection it confers is limited to that country's territory. The Community Patent, by contrast, will be a truly supranational industrial property right, offering uniform protection in all member countries and transferable or revocable only unitarily.

By and large, patent experts at European electronics companies and American firms active in Europe welcome the new patent because it offers three basic advantages: simplicity, economy, and legal safety. It's simplicity is rooted in the fact that a single application in only one language can open the way to a patent that's valid virtually throughout Western Europe. It's economical because getting a Community Patent granted will cost less than seeking patent protection in, for example, three countries separately. And it's legally safe since the new patent is granted only after an extensive and thorough search of a data bank that presently contains more than 26 million documents (today, some countries issue national patents after only a cursory search, and all too often it turns out that these patents don't suit markets other than their home market).
The only body to process applications and grant Community patents will be the European Patent Office (EPO) in Munich, Germany, and its sub-agencies. This means that applicants will deal with one authority instead of several national patent offices, says Rainer Osterwalder, spokesman for the EPO. There will also be a central European patents court, the Community Patents Appeals Court, which will decide litigation on infringements and validity of Community Patents and ensure that all provisions are uniformly applied.

Besides procedural simplification and the other advantages, the Community Patent and the EPO should also provide what Osterwalder calls a "fall-out" benefit. The unitary patent information policy and the EPO's big resources in data processing will help reduce the duplication of development efforts at companies. According to EC sources, re-inventions cost Europe's industry up to $\$ 24$ billion a year - an obvious waste of resources.

The Community Patent doesn't mean inventors can no longer seek "established" patents. There are still three other options. First, firms can apply for a national patent in any European country where they wish to do business. Second, they can seek an international patent in any of the 49 countries (including those in Europe) that are members of the Patent Cooperation Treaty. And third, as during the past 14 years, companies can apply for the European Patent.

The procedure for filing a Community Patent application is identical to that for the older European Patent. First, of course, the patent to be registered must meet basic criteria. It must constitute a novelty; it must reveal an inventive step or new principle (one that's not obvious to the skilled person); and it must be industrially applicable. The application must be filed in one of the EPO's three official languages - English, French, or German. The applicant needs to designate only one of the countries that ratified the European Patent Convention to have the patent treated as a Community Patent valid in all member countries.

For more information on the Community Patent, contact Rainer Osterwalder, European Patent Office, Erhardstrasse 27, D-8000 Munich2, Germany. Phone: (0049)89-23990; fax: (0049)89-2399-2850.

## Data Acquisition

and
Control


## 1. Install Data Acquisition Board 2. Turn on Computer 3. Launch LabWindows

when you start LabWindows, you'll have all the software you need to develop your data acquisition and control system. LabWindows is a data acquisition, data analysis, and graphical presentation system - all in one. And it's backed by a complete line of plug-in boards and SCXI signal conditioning modules.

## The Choice for Data Acquisition

With LabWindows, you can use any
National Instruments plug-in board ranging
from low-cost to high performance. Select from $A / D, D / A$, digital I $/ 0$, timing $1 / 0$, or DSP boards for the PC/XT/AT/EISA and IBM PS $/ 2$. And now, with our DAQ Designer" system contiguration software tool, you can easily determine the best plug-in boards and signal conditioning products for your application.

If you're ready to launch your data acquisition development, Take a Look at LabWindows.

For a free LabWindows Demo disk and your free copy of DAQ Designer call us ot (512) 794-0100 or (800) 433-3488 (U. S. and Canada)

## NATIONAL INSTRUMENTS ${ }^{\ominus}$ <br> The Software is the Instrument ${ }^{\text {© }}$

6504 Bridge Point Parkway Austin, TX 78730-5039 Fox: (512) $794-8411$

## FHIENS



## dc to 3 GHz . $\$ 1745$ lowpass, highpass, bandpass

- less than 1dB insertion loss • greater than 40 dB stopband rejection • surface-mount $\bullet$ BNC, Type N, SMA available
$\bullet$-section, 30dB/octave rolloff •VSWR less than 1.7 (typ) • rugged hermetically-sealed pin models • constant phase $\bullet$ meets MIL-STD-202 tests • over 100 off-the-shelf models •immediate delivery
low pass, Plug-in, dc to 1200 MHz


| Model No. | $\begin{gathered} \text { Passband } \\ \mathrm{MHz} \\ \text { loss }<1 \mathrm{~dB} \end{gathered}$ | $\begin{array}{r} \text { Stopt } \\ \text { loss } \\ > \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{MHz} \\ & \quad \text { loss } \\ & >40 \mathrm{~dB} \\ & \hline \end{aligned}$ | Model No. | $\begin{gathered} \text { Passband } \\ \mathrm{MHz} \\ \text { loss }<1 \mathrm{~dB} \end{gathered}$ | $\begin{aligned} & \text { Stopba } \\ & \text { loss } \\ & > \\ & \hline \end{aligned}$ | MHz $\begin{aligned} & \text { loss } \\ & >40 \mathrm{~dB} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLP-5 <br> PLP-10.7 <br> PLP-21.4 <br> PLP-30 <br> PLP-50 <br> PLP-70 <br> PLP-90 <br> PLP-100 <br> PLP-150 <br> PLP-200 | DC-5 DC-11 DC-22 DC-32 DC-48 DC-60 DC-81 DC-98 DC-140 DC-190 | $\begin{array}{r} 8-10 \\ 19-24 \\ 32-41 \\ 47-61 \\ 70-90 \\ 90-117 \\ 121-137 \\ 146-189 \\ 210-300 \\ 290-390 \end{array}$ | $\begin{array}{r} 10-200 \\ 24-200 \\ 41-200 \\ 61-200 \\ 90-200 \\ 117-300 \\ 167-400 \\ 189-400 \\ 300-600 \\ 390-800 \end{array}$ | PLP-250 <br> PLP-300 <br> PLP-450 <br> PLP-550 <br> PLP-600 <br> PLP-750 <br> PLP-800 <br> PLP-850 <br> PLP-1000 <br> PLP-1200 | DC-225 DC-270 DC-400 DC-520 DC-680 DC-700 DC-720 DC-760 DC-900 DC- 1000 | $\begin{aligned} & 320-400 \\ & 410-550 \\ & 580-750 \\ & 750-920 \\ & 840-1120 \\ & 1000-1300 \\ & 1080-1400 \\ & 1100-1400 \\ & 1340-1750 \\ & 1620-2100 \end{aligned}$ | $\begin{array}{r} 400-1200 \\ 550-1200 \\ 750-1800 \\ 920-2000 \\ 1120-2000 \\ 1300-2000 \\ 1400-2000 \\ 1400-2000 \\ 1750-2000 \\ 2100-2500 \end{array}$ |
| Price, (1-9 qty), all models: plug-in \$14.95, BNC \$32.95, SMA \$34.95. Type $\mathrm{N} \$ 35.95$ |  |  |  |  |  |  |  |


|  |  |  |  |  |  |  |  |
| :--- | :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| SCLF-21.4 | DC-22 | $32-41$ | $41-200$ | SCLF-190 | DC-190 | $290-390$ | $390-800$ |
| SCLF-30 | DC-30 | $47-61$ | $61-200$ | SCLF-380 | DC-380 | $580-750$ | $750-1800$ |
| SCLF-45 | DC-45 | $70-90$ | $90-200$ | SCLF-420 | DC-420 | $750-920$ | $920-2000$ |
| SCLF-135 | DC-135 | $210-300$ | $300-600$ |  |  |  |  |

Price, (1-9 qty), all models: $\$ 11.45$
Flat Time Delay, dc to 1870 MHz

|  | $\begin{gathered} \text { Passband } \\ \mathrm{MHz} \end{gathered}$ | Stopband MHz |  | VSWR <br> Freq. Range, DC thru |  | Group Delay Variations, ns Freq. Range, DC thru |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model No. | $\text { loss }<1.2 \mathrm{~dB}$ | $\begin{gathered} \text { loss } \\ > \\ \hline \end{gathered}$ | $\begin{aligned} & \text { loss } \\ > & 20 \mathrm{~dB} \end{aligned}$ | $\frac{0.2+00}{X}$ | $0.6 f \mathrm{x}$ | $\begin{aligned} & \text { fco } \\ & \hline \end{aligned}$ | $\frac{2 t c o}{x}$ | $2.67 \mathrm{f} 00$ |
| PBLP-39 | DC-23 | 78-117 | 117 | 1.3 .1 | 2.3:1 | 0.7 | 4.0 | 5.0 |
| PBLP-117 | DC-65 | 234-312 | 312 | 1.31 | 2.4.1 | 0.35 | 1.4 | 19 |
| PBLP-156 | DC-94 | 312-416 | 416 | 0.3:1 | 1.111 | 0.3 | 1.1 | 1.5 |
| PBLP-200 | DC-120 | 400-534 | 534 | 1.6:1 | 1.9:1 | 0.4 | 1.3 | 1.6 |
| PBLP-300 | DC-180 | 600-801 | 801 | 1.25 .1 | 2.2:1 | 0.2 | 0.6 | 0.8 |
| PBLP-467 | DC-280 | $934-1246$ $1866-2490$ | 1246 | $1.25: 1$ | 2.2:1 | $\begin{aligned} & 0.15 \\ & 0.59 \end{aligned}$ | 0.4 | $\begin{aligned} & 0.55 \\ & 028 \end{aligned}$ |
| ABLP-933 ムBLP-1870 | DC-560 | $1866-2490$ $3740-6000$ | 2490 5000 | $\begin{array}{r} 1.3: 1 \\ 1.45: 1 \end{array}$ | $2.2: 1$ 2.91 | $\begin{aligned} & 0.09 \\ & 0.05 \end{aligned}$ | 0.2 | $\begin{aligned} & 0.28 \\ & 0.15 \end{aligned}$ |

Price, (1-9 qty), all models: plug-in $\$ 19.95$, BNC $\$ 36.95$, SMA $\$ 38.95$, Type $N \$ 39.95$
NOTE: - -933 and -1870 only with connectors, at additional $\$ 2$ above other connector models.
high pass, Plug-in, 27.5 to 2200 MHz

| Model No. | Stopband |  | $\begin{gathered} \text { Passband } \\ \mathrm{MHz} \\ \text { loss } \\ <1 \mathrm{~dB} \end{gathered}$ | VSWR <br> Pass- <br> band <br> Typ. | Model No. | Stopband |  | $\begin{gathered} \text { Passband } \\ \mathrm{MHz} \\ \text { loss } \\ <1 \mathrm{~dB} \end{gathered}$ | VSWR <br> Pass- <br> band <br> Typ. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { loss } \\ & <40 \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \text { loss } \\ & <20 \mathrm{~dB} \end{aligned}$ |  |  |  | $\begin{aligned} & \text { loss } \\ & <40 \mathrm{~dB} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { loss } \\ & <20 \mathrm{~dB} \end{aligned}$ |  |  |
| PHP-25 | DC-13 | 13-19 | 27.5-200 | 1.81 | PHP-400 | DC-210 | 210-290 | 395-1600 | 1.71 |
| PHP-50 | DC-20 | 20-26 | 41-200 | 1.5:1 | PHP-500 | DC-280 | 280-365 | 500-1600 | 1.81 |
| PHP-100 | DC-40 | 40-55 | 90-400 | 1.8:1 | PHP-600 | DC-350 | 350-440 | 600-1600 | 2.0:1 |
| PHP-150 | DC-70 | 70-95 | 133-600 | $1.8: 1$ | PHP-700 | DC-400 | 400-520 | 700-1800 | 1.61 |
| PHP-175 | DC-70 | 70-105 | 160-800 | 1.51 | PHP-800 | DC-445 | 445-570 | 780-2000 | 2.11 |
| PHP-200 | DC-90 | 90-116 | 185-800 | 1.6:1 | PHP-900 | DC-520 | 520-660 | 910-2100 | 18.1 |
| PHP-250 | DC-100 | 100-150 | 225-1200 | 1.3:1 | PHP-1000 | DC-550 | 550-720 | 1000-2200 | 1.9 .1 |
| PHP-300 | DC-145 | 145-170 | 290-1200 | 1.7:1 |  |  |  |  |  |

bandpass, Elliptic Response, 10.7 to 70 MHz


Price. ( $1-9$ qty), all models: plug-in $\$ 18.95$.
BNC $\$ 40.95$. SMA $\$ 42.95$. Type N $\$ 43.95$
finding new ways
setting higher standards

 900 v and 1200 v IGBTs inTO3 P and TO-220 packages.
They're the more efficient, faster switching, easier-todesign alternative to bipolar.

Theyre also more rugged, about the new 900 vand take up less board space, and less budget space. And like their 600v predecessors, they're bound to set new performance standards wherever they're designed in.
For more information
$1200 \mathrm{VTO}-3 P$ and TO-220 IGBTs, iust phone ETOR your local IR rep, Trab or the IR IGBT 771 Marketing Group Jo at 310/640-6534.
Orifyou like your news delivered, well send you specs and samples.

## ToR International Rectifier

# Thin-Film Foundry OFFERS SUPERCONDUCTORS 

Stepping out of research papers and into reality, a first-of-its-kind foundry now offers thin-film high-temperature superconductor films. Superconductor Technologies Inc., Santa Barbara, Calif., will fabricate these films on 2-in. . The company implemented various functions, such as a microwave phase shifter that demonstrates linear performance up to 36 W (developed as part of a contract with the Electronic Warfare division of Wright Laboratory at the Wright-Patterson Air Force Base). To handle the high power, the firm created a novel conductor configuration that prevents damage to the thin films. Other devices fabricated with the 77 K thin films include a Schiffman phase detector and delay lines. The phase shifter demonstrated an $86^{\circ} \pm 2^{\circ}$ phase effect over a $2.4-\mathrm{GHz}$ bandwidth at 6.5 GHz , and its insertion loss is less than 0.1 dB at 77 K . The superconducting thin films consist of thallium compounds on a lanthium-aluminum-oxide ( $\mathrm{LaAlO}_{3}$ ) substrate. Foundry services can create 0.01 - or 0.02 -in.-thick films. Prices range from $\$ 175$ for a $1-\mathrm{cm}^{2}$ gold film, to over $\$ 11,000$ for a 2 -in. double-sided wafer with the thallium thin films. Custom fabrication services like patterning start at $\$ 250$ for a $1-\mathrm{cm}^{2}$ chip. Design kits containing substrates and even a cold test fixture are available as well. Off-the-shelf resonators with frequencies of 2.3 or 5 GHz and Qs of greater than 10,000 or 8000 , respectively, are available for evaluation and sell for $\$ 1500$ each. Contact Jim Bybokas at (805) 683-7646. DB

See The Latest In EDA
Free passes to the opening day of the Design Automation Conference (DAC) make it easier than ever for engineers to see the latest in EDA technology. Attendees will find valuable information at this year's DAC, which takes place June 8-12 in Anaheim, Calif. The conference features more than 125 exhibits that showcase the latest in EDA technology. Technical sessions will focus on user problems and solutions, including obstacles encountered with frameworks, standards, and tools. High-level executive sessions cover such topics as "Directions to watch in design technology," and "Why data models will become the fastest-growing segment of the EDA market." In addition to the first-day free passes, "exhibits only" admission can be purchased at the door at any time for $\$ 35$. For a "Free Monday" pass, call (800) 321-4573 no later than May 15. LM

8-BIT MICROCONTROLLERS
HOLD $2.25-\mathrm{KBYTE}$ RAMFewer external components and lower cost can be achieved with two 8 -bit microcontrollers featuring expanded memory. The SAB80C515A and RAM, respetin 8051-compatible microcontrollers. Also, a 32 -kbyte program memory has been integrated in the corresponding SAB83C515A-5 and SAB83C517A-5 ROM versions. Now available, the devices use a maximum clock frequency of 18 MHz , which increases CPU performance by $50 \%$. In the 80 C 517 A , fast computation is supported by the integrated 32 -bit multiply/divide unittwo 32 - and 16 -bit operands can be divided in $4 \mu$ s-and by eight data pointers. The controllers come with intelligent and powerful integrated peripheral modules. A 10-bit analog-to-digital converter offers a resolution of about 5 mV with either 8 or 12 input channels. The 80C515A incorporates three 16 -bit-wide timers for digital-signal generation. Another first is a hardware power-down mode that's switched on and off via a control line. In this mode, the ports go to the tristate condition to further reduce power consumption. A programmable watchdog timer ensures reliable CPU operation. The clock supply is monitored by an oscillator watchdog. JG

## Smart Disk-Drive Spindle Motor Coming

A smart spindle motor for compact hard-disk drives is one goal of an agreement between the Italian-Franco firm SGS-Thomson Microelectronics of Mi(Nidec), Kyoto, Japan. SGS-Thomson will furnish a specially developed power IC that doesn't need external components, and Nidec will design, manufacture, and market a miniature brushless motor unit using this IC. The new spindle motor is expected to become available later this year. The smart motor consists of a small three-phase sensorless, brushless motor containing a smart IC physically integrated with the motor body. The new device offers many benefits to disk-drive designers. For example, Nidec's proprietary sensorless double-step startup is built into the unit, guaranteeing high reliability in startup. SGS-Thomson's smart-power technology ensures that the chip operates at high efficiency and works on 3 -to- $5-\mathrm{V}$ supplies, consuming little current. Other benefits include savings in board space and reduced design time. Applications for the new disk drives are not only seen in laptop, notebook, and palmtop computers, but because they're inexpensive, they're also looking toward fax machines and high-capacity removable cartridges. The chip's bipolar-CMOS-DMOS technology allows any mix of control and power circuits to be housed on one IC, with power dissipation so low that no special packaging is needed. JG


## Storage Product IC Solutions

We're delivering the three "Ps" - low-power, highperformance and packaging - for virtually any storage device technology. From hard disk to floppy, optical, digital audio tape and so on.

By using the right manufacturing process - Bipolar, CMOS or BiCMOS - for a particular mixed-signal IC application we stay comfortably within your diminishing
power budgets while rocketing toward higher performance and integration levels.

Like $5 \mathrm{Mb} / \mathrm{s}$ to $48 \mathrm{Mb} / \mathrm{s}$ for hard drives not much bigger than your business card.

In fact, the pitter-patter of smaller footprints has encouraged us to build a considerable library of packaging options for newer areas such as VSOP, QFP and Chip-on-Flex.

As for those new ideas everyone likes to talk about? Silicon Systems' design engineers are already
igh performance the other things.

experienced in "adaptive channels," DSP Servos, on-thefly error correction and electronically-tuned filtering.

Uh-huh. That buzz you're hearing is more than mere words. It's results.

If you need a well-versed, imaginative and inspiring partner to provide mixed-signal IC innovations for disk, DAT or any storage device application, call us for our Storage Products Data Book and literature package SPD-7. We'll give you the name of your nearest Silicon Systems representative and update you on our Circle 151 for Product Information (Response Outside U.S.) Circle $\mathbf{1 5 9}$ for Career Information (Response Outside U.S.)
latest developments. 1-800-624-8999, ext. 151.
Silicon Systems, Inc.
14351 Myford Road, Tustin, CA 92680
Ph (714) 573-6200 Fax (714) 573-6906
European Hdq. U.K. Ph (44) 81-443-7061
Fax (44) 81-443-7022

## TECHNOLOGY NEWSLETTER

VHDL Meeting STresses Real-W0rLd Design Use levels of VHDL users and developers. The technical program has 12 sessions focused on the research efforts currently underway within the industry, as well as the drive to better understand uses for VHDL in system design, test, and manufacturing. Forum papers will include such topics as synthesis, acceleration techniques, analog and back annotation, and the use of VHDL in ASIC and FPGA design. In addition, four tutorial programs will be offered for both novice and experienced VHDL users, and users can gain hands-on experience with the latest tools in the supplier suites. For more information on the show, call (800) $554-2550$. LM

## HBT Silicon Transistor 0PERATES UP T0 53 GHz

A silicon-based heterojunction bipolar transistor (HBT) that can handle frequencies up to 53 GHz has been developed by the Daimler-Benz Research The VHDL International Users' Forum, taking place May 3-6 in Scottsdale, Ariz., will provide a comprehensive, technical update of industry, academic, government, and international-related VHDL efforts designed to benefit all er of Mercedes-Benz cars and trucks. According to the company, only IBM Research Labs in Yorktown Heights, N.Y., has attained similar speed performance. This development leaves the possibility of integrating high-frequency devices and conventional silicon circuits on the same chip. The HBT outperforms conventional silicon technologies not only in speed, but also with higher current amplification and lower noise and power consumption.

Lying at the heart of the new transistor is a $50-\mathrm{nm}$ silicon-germanium base layer. High boron doping levels are responsible for a high charge carrier density. This creates a low resistance, the prerequisite for fast switching. In contrast to conventional silicon transistors, HBTs consist not just of silicon, but of layers of different semiconducting material. To obtain such a structure, germanium is usually added to the silicon. Even though germanium atoms are bigger than those of silicon, making them impossible to fit into the silicon crystal lattice, the Ulm researchers managed to make the different layers monocrystalline throughout. This was achieved by using molecular-beam epitaxy to grow extremely thin layers atop one another. With the technique, all transistor layers are made in one process. HBTs also offer lower process temperatures-typically $550^{\circ} \mathrm{C}$-over conventional silicon structures. $J G$

Taking advantage of its license for all of the Xilinx patents on the RAMbased programmable-logic arrays, AT\&T Microelectronics, Berkeley Heights, N.J., has developed a proprietary architecture that hosts from 3000 to 20,000 usable gates. Dubbed ORCA (optimized, reconfigurable cell architecture), the forthcoming family of arrays includes 64-bit configurable lookup tables in each logic block to help optimize logic utilizations. With the large lookup tables, more logic can be combined into one programmable logic cell, reducing the number of cell-to-cell critical paths. The same lookup tables can also be configured to perform multiple smaller functions, reducing the need for large numbers of cells and minimizing the amount of unused logic. Three major types of functions are supported by the arrays: data path, user-accessible SRAM, and glue logic. Data paths enable operations on two bused signals, whether 4 -, 8 -, or 16 -bits wide, and perform nibblewide operations at a time-a unique feature. For routing resources, the ORCA family will include passive, active, and long-line routing paths so that the automatic routing tools can optimize their use of the resources for short-, medium-, and long-distance routes. The initial family member will contain 3000 usable gates and pack $120 \mathrm{I} / 0$ pads; the largest will have 20,000 usable gates and offer 288 I/O lines. Contact Ajay Shingal at (215) 439-6004. DB

Model Approach Improves Lossy-Line Simulation

By using a distributed-model approach rather than the traditional lumpedmodel approach, the PSpice software can simulate lossy transmission lines in significantly less time while producing a more accurate approximation of the line's behavior. The distributed model, developed by MicroSim Corp., Irvine, Calif., simulates a continuous line that's specified by electrical length and resistance, inductance, capacitance, and conductance distributed along its entire length. From this, the line's behavior is computed using impulse responses. This technique avoids the overhead introduced by the lumped-model approach that describes the lossy line as a string of line segments, and has each segment modeled with discrete passive components. Moreover, the lumped-model approach produces oscillations at points where abrupt changes occur in the signal traveling along the transmission line. In PSpice, these frequency artifacts are eliminated by modeling lossy lines as continuous lines. Call MicroSim at (800) 245-3022 or (714) 770-3022 for more information. LM


Apex Microtechnology has more than 25 models of high voltage operational amplifiers. Voltage supply ranges vary
from $\pm 75 \mathrm{~V}$ up to $\pm 600 \mathrm{~V}$. Both the PA88 and PA85 outlined below are available in a military version. This means the parts are tested over the full military case temperature range of $-55^{\circ} \mathrm{C}$ to
$+125^{\circ} \mathrm{C}$. Apex Applications Engineers can answer you specific applications and product selection questions. Call toll free 1-800-862-1021. Or FAX 1-602-888-7003.

## PA89

Industry's Highest Voltage

- $\pm 600 \mathrm{~V}$ supply
- 75 mA output
- 3 kHz power bandwidth - 6.0 mA max quiescent current - Input Offset Voltage 2 mV max


For Immediate
Product Information, or to Place an Order Call 1-800-862-1021 or FAX (602) 888-3329

PA85/PA85M-High Voltage, High Power Bandwidth

- $\pm 225 \mathrm{~V}$ supply
- 200 mA output
- 550 kHz power bandwidth
- $1000 \mathrm{~V} / \mathrm{ps}$
- High reliability, military version


HIGH VOLTAGE DYNAMIC FOCUSING

PA88/PA88M-High Voltage, Low Quiescent Current

- $\pm 225 \mathrm{~V}$ supply
- 100 mA output
- 2.0 mA max quiescent current
- Programmable current limit

High reliability, military version

$\pm 210 \mathrm{~V}$ LOW POWER, PIEZOELECTRIC POSITIONING

[^1]
## RFTRANS

## Over 50 off-the-shelf models...

Having difficulty locating RF or pulse transformers with low droop, fast risetime or a particular impedance ratio over a specific frequency range?... Mini-Circuits offers a solution.

Choose impedance ratios from $1: 1$ to $36: 1$, connector or pin versions (plastic or metal case built to meet MIL-T-21038 and MIL-T-55831 requirements*). Ultra-wideband response achieves low droop and fast risetime for pulse applications. Ratings up to 1000 M ohms insulation resistance and up to 1000 V dielectric voltage. For wide dynamic range applications involving up to 100 mA DC primary current, use the T-H series. Coaxial connector models are offered with 50 and 75 ohm impedance; BNC standard; request other types. Available for immediate delivery with one-year guarantee.

Call or write for 68-page catalog or see our catalog in EEM, or Microwaves Product Data Directory.

*units are not QPL listed

finding new ways
setting higher standards

## $\square$ Mini-Circuits <br> P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 <br> Fax (718) 332-4661 Domestic and International Telexes: 6852844 or 620156

case styles
T. TH, case W $38, \mathrm{X} 65$ bent lead version, KK81 bent lead version TMO, case A $11, \dagger$ case B 13 FT, FTB, case H 16 NEW TC SURFACE MOUNT MODELS from 1 MHz to 1500 MHz

## NSN GUIDE <br> MCL NO. NSN

FTB1-1-75 5950-01-132-8034
FTB1-6 5950-01-225-8773 T1-1 5950-10-128-3745 T1-1T 5950-01-153-0668 T2-1 5950-01-106-1218 T3-1T T3-1T
T4-1 T4-1
T9-1 T9-1
T16-1 5950-01-105-8153 TMO1-1 $\quad 5950-01-178-2612$

| MCL NO. | NSN |
| :--- | :--- |
| TMO2-1 | $5950-01-183-6414$ |
| TMO2.5-6 | $5950-01-215-4038$ |
| TMO2.5-6T | $5950-01-215-8697$ |
| TMO3-1T | $5950-01-168-7512$ |
| TMO4-1 | $5950-01-067-1012$ |
| TMO4-2 | $5950-01-091-3553$ |
| TMO4-6 | $5950-01-132-8102$ |
| TMO5-1T | $5950-01-183-0779$ |
| TMO9-1 | $5950-01-141-0174$ |
| TMO16-1 | $5950-01-138-4593$ |



T, TH, TT
bent lead version style $\times 65$

## $3 \mathrm{KHz}-800 \mathrm{MHz}$ from $\mathbf{\$ 3 2 5}$



## Multilevel Pipeline and 1-kbyte Cache Let 16-bit-Bus 486 Deliver High Throughput

Developing an 80486-instruction-compatible CPU might be considered a difficultenough task, but redesigning the CPU to deliver high throughput while restricting the external bus to just 16 bits could be viewed as masochistic. However, designers at Cyrix Corp., Richardson, Texas, went to that extreme. They put a 486-software compatible CPU into a low-cost 80386SX 100-lead plastic quad-sided flat package. The result is a chip that delivers close to 486SX performance at a price competitive with the 80386SX or SL microprocessor (see " 486 workalike retains 386SX bus, pinout for notebook PCs," p.117).

Engineers applied a unique design methodology to the Cx486SLC, which they feel will guarantee compatibility while leaving
room for innovation. The approach employs a proprietary algorithm that allows the company to model any kind of programmable chip. The behavioral model then develops the logic design. Before committing the design to silicon, it's subjected to extensive simulations, both behavioral and logic.

With compatibility guaranteed by the design methodology, the designers of the new chip were able to innovate on the chip's architecture. The Cx486SLC achieves 486-level performance by employing an optimized variable-length pipeline combined with a RISC-like execution unit, a 1-kbyte integrated instruction and data cache, and an on-chip 16-bit hardware multiplier (see the diagram).

The execution path consists of five pipeline stages
that allow successive instruction overlap, which results in minimal instruction cycle times. The five stages are: code fetch, instruction decode, microcode ROM access, execution, and memory/regis-ter-file write back. These stages were designed with hardware interlocks that permit successive instruc-tion-execution overlap. Furthermore, a number of the instructions were reduced to single-cycle execution, improving overall CPU efficiency.

A 16-byte instruction prefetch queue fetches code in advance and prepares it for decoding, helping minimize overall execution time. The instruction decoder then decodes four bytes of instructions per clock, eliminating the need for a queue of decoded instructions. Sequential instructions are decoded
quickly and given to the microcode. Non-sequential operations needn't wait for a queue of decoded instructions to be flushed and refilled before execution continues. As a result, both sequential and non-sequential instruction times are minimized.

The execution stage takes advantage of a RISClike execution unit that reduces some instruction execution times to just a single cycle, and a 16 -bit hardware multiplier that accelerates integer multiplications. A write-back cache algorithm provides single-cycle 32 -bit access to the on-chip cache and posts all writes to the cache and system bus using a two-deep write buffer. Posted writes enable the execution unit to proceed with program execution while the bus-interface unit actually completes the write cycle.

The 1-kbyte on-chip cache maximizes overall performance by quickly


## Changing the Signal Processing World Forever.



ZAP! Sometimes the best ideas come suddenly. With one great flash of insight, the problem is illuminated and quickly solved. Provided, of course, you are working with SPROC ${ }^{\text {T11 }}$ signal processing technology from STAR Semiconductor.
Before SPROC, many bright ideas produced little more than a flash of light and wasted energy. And you have probably seen more than one enlightened solution bogged down in the time-consuming prototyping of an analog board or the agonizing handcoding of a DSP chip.
Now SPROC can help you transform your bright ideas into brilliant signal processing solutions in a flash. By integrating an advanced, programmable signal processing chip and a powerful, easy-to-use
development system, SPROC technology allows you to create and modify an application in a matter of minutes . . . without writing code.
How? The SPROClab ${ }^{\text {Tv }}$ development system uses the unique "Sketch and Realize""y design approach to allow rapid transformation of signal processing designs from signal flow block diagrams. SPROClab automatically converts your diagrams into code optimized for the SPROC chip, which contains multiple on-chip processors for real-time signal processing performance.
To learn more about the new SPROC technology, specially-designed to handle the needs of real-time signal processing, call
for your free 350-page DataBook and demonstration disk. (908) 647.9400.

25 Independence Boulevard, Warren, NJ 07059
supplying instructions and data to the internal execution pipeline. Although external data accesses are 16 bits, the internal cache reassembles the half-words into 32-bit words; all internal buses on the chip are 32 bits wide. An external memory access takes a minimum of two clock cycles (zero wait states). For cache hits, the new CPU eliminates these two clock cycles by overlapping cache accesses with nor-mal-execution pipeline activity.

The combined pipeline-and-cache architecture allows cache accesses to run in parallel with normal-execution pipeline activity, resulting in cache hits that are two clock cycles faster than typical zero-waitstate external bus accesses. Additional bus bandwidth is gained by presenting instructions and data to the execution pipeline up to 32 bits at a time, compared with 16 bits per cycle for an external memory access.

The cache is a writethrough unified-instruc-tion-and-data cache. Lines are allocated only during memory read cycles. The cache can be configured as direct mapped or two-way set associative. The directmapped organization is a single set of 256 four-byte lines. When configured as two-way set-associative, the cache organization consists of two sets of 128 four-byte lines and employs a least-recently-used (LRU) replacement algorithm.

The 16 -bit hardware multiplier added to the architecture speeds integer multiplies by as much as eight times over the shiftadd multiply function in other 386 or 486 CPUs. A
faster multiply enhances the CPU's performance in such applications as graphics control and handwriting recognition. The hardware multiplier shows a 2 X video-performance increase over 386 and 486 CPUs at the same clock speed, according to popular video benchmarks like Power Meter Aggregate Video.

In addition, by placing the display controller (for example, a VGA chip) on a local-bus interface rather than on the slow, $8-\mathrm{MHz}$ AT bus, designers can eliminate the performance bottleneck of the AT bus and perform 16 -bit transfers at the full CPU clock speed. That speeds up video performance by two- to six-fold over standard VGA. Handwriting recognition can also be accelerated without additional support logic, such as DSP chips.
During the early stages of chip development, the tests performed on the logic simulation are, of necessity, a subset of those that can be performed on the first silicon. However, by simulating thoroughly, the company was confident that the circuit would work the first time, eliminating the need for multiple chip iterations. In the case of the Cx486SLC, Kevin McDonough, vice president of engineering, said that only a few minor bugs were found in the first silicon. All of them were correctable by making changes only in the metallization mask. By not having to change all of the diffusion masks and create a second iteration of the silicon, Cyrix can deliver fully functional devices just weeks after receiving the
first samples.
The Cx486SLC CPU is the third product family developed by Cyrix using its proprietary design methodology. The other two families were math co-
processors: The first consists of the FasMath 83D $87,83 \mathrm{~S} 87$, and 82 S 87 ; the second set includes the 87SLC and 87DLC.

JON CAMPBELL AND DAVE BURSKY

## Interactive Trackball Relies 0n Force-Feedback Sensing

The ubiquitous mouse and similar computer input devices haven't become artifacts in a museum yet, but that's where some may wind up if a new interactive man-machine interface reaches maturity and becomes a commercial product.

Under development at the Institute for Perception Research in Eindhoven, the Netherlands, the new device is a trackball that works with tactile feedback: Turning the ball with the finger or thumb, the user moves the cursor across the screen. If the cursor moves in an inappropriate direction, the ball, and hence the user, senses a resistive force. On the other hand, there's no such sensation or even a stimulating force if the cursor moves in the proper direction, which depends on the application.

Today's input devices, such as the mouse, touch screen, or the conventional trackball, are good but far from ideal. With the mouse, the cursor is made to shift across the screen by moving the whole device. The drawback is that the user must move the hand and the lower arm. What's more, the mouse and the arm movements take up much desk space.

In terms of eye-hand coordination, the directness
of data input for the touch screen is unsurpassed. But the user must lift the arm, and that obscures part of the screen. Also, in the long run, lifting the arm becomes tiresome.

As for the conventional trackball, it remains stationary and the cursor can be controlled even from an easy chair. The ball just needs to be moved with the fingers and the cursor will move with it. But there's no simple relationship between the ball's movement and that of the cursor. Because the straight cursor movements must be related to curved finger tracks across the ball, the cursor will easily shoot off in the wrong direction.

That's not the case with the new tactile-feedback trackball: The user, upon sensing the feedback force, will be guided to move the ball in another "proper" direction. Combining user comfort with directness of manipulation, the new device also diminishes the visual load, or eye strain, because the user goes by mostly what he or she feels.
The Dutch device makes for more user comfort principally because unnecessary cursor detours are avoided. Therefore, reaction is quicker to what's seen on the screen. Perception experts have found

## The FS700 LORAN-C frequency standard

## 10 MHz cesium stability

## $\$ 4950$

## Cesium long term stability at a fraction

 of the costBetter long-term stability than rubidium
Not dependent on ionosphere position changes, unlike WWV

Complete northern hemisphere coverage, unlike GPS.

The FS700 LORAN-C frequency standard provides the optimum, cost-effective solution for frequency management and calibration applications. Four 10 MHz outputs from built-in distribution amplifiers provide cesium standard long-term stability of $10^{-12}$, with short-term stability of $10^{-10}\left(10^{-11}\right.$ optional). Reception is guaranteed in North America, Europe and Asia.

Since the FS700 receives the ground wave from the LORAN transmitter, reception is unaffected by atmospheric changes, with no possibility of missing cycles, a common occurrence with WWV due to discontinuous changes in the position of the ionosphere layer. Cesium and rubidium standards, in addition to being expensive initially, require periodic refurbishment, another costly item.

The FS700 system includes a remote active 8 -foot whip antenna, capable of driving up to 1000 feet of cable. The receiver contains six adjustable notch filters and a frequency output which may be set from 0.01 Hz to 10 MHz in a 1-2-5 sequence. A Phase detector is used to measure the phase shift between this output and another front panel input, allowing quick calibration of other timebases. An analog output with a range of $\pm 360$ degrees, provides a voltage proportional to this phase difference for driving strip chart recorders, thus permitting continuous monitoring of long-term frequency stability or phase locking of other sources.


## SIEMENS



## How Siemens Has Become One Of America's Fastest-Growing IC Suppliers.

> When it comes to superior products and service, Siemens brings you a world of experience, right here at home.

To succeed in the international market, you first need a partner who can provide the products and support necessary for you to succeed here in the United States. Siemens is that partner, with the global expertise and wide range of innovative products you need to build for the world market, right here at home.

## Building On A Reputation For Quality

Quality has always been a priority at Siemens, and we've taken great strides towards achieving the highest level of reliability for our customers, year after year.
This commitment to quality has resulted in more than a 300\% improvement in defects-per-million for production in the past four years, which is twice as good as the industry quality average. And fewer defects means more reliable systems and
subsystems, which reduces the cost of ownership, repairs and replacements.

## Communication Breakthrough

With our advanced Enhanced Serial Communication Controller-the ESCC2


2-Channel
Controller
(SAB82532)-Siemens continues to demonstrate the innovation in communications technology which has made us the leaders in the field.
Our popular ESCC2 provides transfer rate speeds of up to $10 \mathrm{Mbit} / \mathrm{sec}$ in synchronous mode. And it supports a wide range of protocols-including X. 25 LAPB, ISDN, LAPD, HDLC, SDLC and both ASYNC and BISYNC-plus easy adaptability to either Intel ${ }^{\circ}$ or Motorola* microprocessors. For fast, accurate and reliable multi-protocolling.


## Superior Embedded Control Solutions

For high-speed embedded control applications, Siemens also offers the SAB80C166, the fastest real-time controller in the world.


As the industry's only 16-bit microcontroller with a 4 -stage pipeline, the 80 C 166 reaches
16-Bit speeds of up to 10 native Microcontroller MIPS, and delivers the fastest interrupt performance and bit processing capabilities of any controller on the market.

## High-End Computing Solutions

Plus, Siemens offers a complete portfolio of products to match your specific needs for state-of-the-art computer or computer peripheral designs. Including the R4000 -the first microprocessor with a complete 64-bit architecture-plus the advanced DRAMs, tightly-coupled ASICs, and communications ICs you need to build a total systems solution.


64-Bit RISC Microprocessor

In CMOS ASICs, we offer both Sea-of-Gates and standard-cell product families, featuring sub-micron technology which is completely compatible with Toshiba, even at the GDS2 database level, for true alternate sourcing world wide. And they're fully supported by Siemens ADVANCAD design system, which is based on industry-standard workstations and simulators. As well as the best service in the industry.
Siemens is also the only European DRAM

Gate Arrays and manufacturer, with high-quality $1-\mathrm{Mb}$ and $4-\mathrm{Mb}$ DRAMs in production today, and $16-\mathrm{Mb}$ and $64-\mathrm{Mb}$ DRAM programs for the near future. And a commitment to innovation which has made us one of the leading DRAM suppliers to companies across America. This means you not only get the high performance of the innovative R4000,
but the quality in design and production that has made our full line of ASICs and DRAMs the industry leaders

## Servicing The United States

Because quality doesn't end with the product,Siemens also works very closely with you to provide the type of service and support that fits your individual needs Services such as Field Application Engineering, Just-In-Time delivery, flexibility in packaging and design, and multiple-sourcing-the type of support which has won us preferred vendor status with Fortune 500 companies, including the Q1 Preferred Supplier Award from Ford. And has made the name Siemens synonymous with quality for over 150 years.
Call us today at 800-456-9229 for more information. We'll show you how you can get a world of products and service, right here at home.

Ask for literature package M11A018.

## Siemens <br> World Wise, Market Smart.

thatregular eye-hand reaction time is an average 175 ms . With the force-feedback trackball it's about $30 \%$ less.

Just when the resistive force is generated depends on the application and on the screen display. For example, the trackball may be programmed so that the cursor easily moves within preferred, say, white areas on the screen, but triggers the force feedback when the user tries to move the cursor across darker, or non-preferred, areas.

The team of researchers at the institute (the institute is a joint venture of the Philips Research Laboratories and the Eindhoven University of Technology) have implemented the force-feedback principle in a demonstration system consisting of two optical position sensors and two servo motors (see the photo). One sensor-motor combination handles cursor position and tactile feedback along the X axis and the other does the same along the Y axis.

Computer experts and other people have already shown interest in the new device, says Jos van Itegem, a member of the research team. He thinks that if a company started to develop the device now, it could come out with a marketable force-feedback trackball "within little time." The development time would depend on the application.

According to van Itegem, many interactive applications could benefit from the new trackball. Among them are text and graphics editors in the office environment, armchair control of TV and CDI (compact-disc-interac-

tive) systems, and comput-er-aided design.

The trackball with feedback should particularly suit users working with input devices for long peri-
ods of time, such as airtraffic controllers. The device should also prove its worth in applications where speed and accuracy of operation is important,
such as in looking at medical computer images during surgery.

Having a feedback trackball would also be handy where the user must perform two tasks at the same time-for instance, car drivers who want to operate the radio in the dashboard while keeping their eyes on the road. With the trackball at, say, the center of the steering wheel, the driver could control the ball and thus manipulate the car-radio's tuning system by sensing the resistive forces in the ball. At the same time, the driver could be keeping an eye on surrounding traffic.
$J O H N$ GOSCH

## TeSTSynthesis approach For ICs Incorporates Partialscan Technology

Anew test-synthesis approach creates ICs with partialscan technology, yet it still meets timing and area constraints. The synthesis technology, developed by Synopsys Inc., Mountain View, Calif., includes con-straint-based scan selection and sequential automatic test-pattern generation (ATPG).

Partial scan is a test methodology that works by transforming some sequential elements in an IC into scan registers. Scan registers are controllable and observable elements. Partial-scan testing is actually a variation on fullscan testing, where all of the sequential elements are turned into scan registers.

In contrast to traditional partial-scan approaches, the Synopsys method leverages synthesis technology to treat testability as
an additional constraint along with area and timing. Consequently, the software optimizes the circuit in all three directions without compromising design time. Emphasis is placed on maintaining predictable, high-quality fault coverage with minimal design impact.

The partial-scan technology works from a top-down approach: Scan as many sequential elements as possible without impacting area and timing goals, and use sequential ATPG to generate test patterns. This approach typically requires scanning 40 to $60 \%$ of the sequential elements, and is attractive because it offers good results without numerous design iterations.

Designers use the software by inputting an IC net list. The software performs structural, timing, and area analyses on the design. Structural analysis
determines sequential scan elements that improve testability by reducing the pattern sequence needed to observe and control internal nodes in the circuit. Timing and area analyses calculates how many elements can be scanned based on their respective constraints.

The partial-scan software then uses these analyses to automatically select the scan registers, yielding optimal fault-coverage results. For example, the partial-scan technology will choose sequential elements that reduce a circuit's sequential depth. Automating the selection of scan registers based on the user's constraints removes the need for designers to become involved in the scan-architecture selection, and minimizes the impact of partial scan on a design.

Circuit optimization is

## THE ONLY 5-VOLT MEGABIT FLASH. NO WAITING.

Atmel's 5-Volt-only, onemegabit Flash is available. Production quantities. No waiting.
That's 5 Volts to read and 5 Volts to write. No costly 12-Volt converter or regulator circuits to clutter your system. And, there's more:

## PERFORMANCE:

- The AT29C010 is fast-90 nanoseconds commercial, 120 nanoseconds military.


## HASSLE FREE:

- The AT29C010 has one thousand 128-byte sectors, and each can be individually written or erased.


■ The AT29C010 has the easiest programming algorithm in town. It's self timed and has automatic erase, so you don't have to erase before writing.

So, if you like blazing access times, need sector write and want to save space, call, fax or write us about your application and we'll get you a sample of the Atmel 5-Voltonly Flash.

No Waiting.
performed once a partialscan architecture is selected. Then, sequential ATPG generates patterns to work with the partial-scan architecture, so that the non-scannable elements can be controlled and observed, and faults can be detected in the design. Synopsys' sequential-ATPG technology consists of proprietary algorithms based on such techniques as timereverse processing and the D algorithm.
Partial-scan technology will be incorporated into a future Synopsys product that's compatible with Test Compiler, Synopsys' existing test-synthesis product. For more information, call Synopsys at (415) 962-5000. LISA MALINIAK

## Josephson-Junction Flip-Flop Toggles at a Record 144 GHz

Arecently developed flip-flop, based on Josephson-junction technology, toggles at a re-cord-breaking speed of 144 GHz . The device, demonstrated by Hypres Inc., Elmsford, N.Y., works at a temperature of 4.2 K , the temperature of liquid helium.

Built on a $3.5-\mu \mathrm{m}$ niobium process, the flip-flop is a power miser, using just $1.6 \mu \mathrm{~W}$. Moreover, it's been cascaded to build 4- and 32bit shift registers operating at 60 and 45 GHz , respectively.
The complete 32-bit register doesn't require much
power either. It needs a mere $100 \mu \mathrm{~W}$ of power (see the photo next page).
These results were obtained using the RSFQ (Rapid Single-Flux Quantum) superconducting logic family. The concept of RSFQ was developed at Russia's Moscow University by Konstantin Likharev, V.K. Semenov, Sergei Rylov, and Oleg Mukhanov (Likharev and Semenov are currently at the State University of New York at Stony Brook; Rylov and Mukhanov now work at Hypres Inc.). It represents logic ones and zeros as the presence or absence of a

## quantized magnetic

 fluxon.The fluxon takes the form of a voltage pulse with an amplitude of 1 mV and a width of 2 ns . Nonlatching Josephson junctions generate, transmit, and logically combine these ultra-short pulses. The nonlatching junctions are 30 times faster and require $1 / 10$ the power of the previously used latching designs.

The technology also combines the advantages of low power dissipation with natural self-timing as well as insensitivity to power-supply voltage changes.

The nonlatching junctions have been successfully fabricated using newer

## HARRIS GENERATES INNOVATIONS WITH



Once again, the latest breakthrough in ultra-high-speed op amps comes to you from Harris.

This time, it's the HFA1100. Three times as fast as the old record holder. And just what
fast-thinking engineers like you have been waiting for. Quickly imagine what you can do with a bandwidth so huge. Providing excellent phase linearity and a remarkable gain
flatness of 0.14 dB to 100 MHz . And your creativity needn't stop with standard products. Because the HFA-1 process is available in semicustom, as part of Harris' industry-leading

high-temperature superconducting (HTS) materials, allowing designers to build RFSQ-logic circuits that can operate at the temperature of liquid nitro-
gen.
The toggle flip-flop or prescaler circuit-the fastest RFSQ cell-represents the key component for most of the family's logic-
gate designs. As a result, the operating frequency of the toggle flip-flop circuit is critical for projecting the performance of arbitrary RSFQ-based circuits.

Because it's said to be simple to test and is easily expandable to high gatedensity levels, the shift register is being offered as an ideal circuit to "prove the technology." There are many applications for the circuit. These include transient digitizers, low-power satellite correlation receivers, and digital-signal processors.

The extremely fast switching speeds of the RFSQ cells and their short aperture times suit them well in analog-to-digital converters. Here, the short
aperture time can be traded off for an ADC design with either a higher accuracy or a larger signal frequency band.

Two types of RFSQ Jo-sephson-junction ADCs have been developed over the last decade: parallel-input and serial-input types. Though the parallel-input RFSQ Josephson-junction ADCs deliver the highestfrequency performance, they do require a simultaneous delivery of ultrafast input sampling waveforms.

For additional information about these RFSQ Jo-sephson-junction developments, call Edwin Stebbins at Hypres Inc. at (914) 5921190.

FRANK GOODENOUGH

## ASTOUNDING FREQUENC



APPLICATIONS

CIRCLE 202 FOR U.S. RESPONSE CIRCLE 203 FOR RESPONSE OUTSIDE THE U.S.

# EPSON IC MEMORY GARDS 



## /




JEIDAPCMCIA
SRAM
OTP EPROM Flash EEPROM Mask ROM EEPROM

CARD EDGE

SRAM
OTP EPROM
Flash EEPROM Mask ROM
EEPROM

$\begin{array}{rlr}8 \mathrm{kB} & \text { to } & 1 \mathrm{M} \\ 32 \mathrm{kB} & \text { to } & 1 \mathrm{M} \\ 128 \mathrm{kB} & \text { to } & 1 \mathrm{M} \\ 128 \mathrm{kB} & \text { to } & 4 \mathrm{M}\end{array}$
Card edge-Pretectue
Shuter mehanem


|  | to | $2 M$ |
| :--- | :--- | :--- |
| $k B$ | to | $2 M$ |
| 6 kB | to | 1 M |
| 6 kB | to | 82 kB |



EPSON Scles Representatives: AL-GA-TN-NC Concord Components 205/772-8883 AZ-NM Fred Board Assoc 602/994-9388 CA-No. Costar 408/446-9339

 Babb Assoc. 216/934-4454 OR-WA Matrex 503/245-8080. PA Omega Sales 215/244-4000 TX-OK Component Tech. 214/783-8831

# CICC ’92 

 This year's 14th annual IEEE Custom Integrated Circuits Conference (CICC) at the Westin Copley Plaza Hotel, Boston, Mass., May 3-6, is one of the biggest to date. Some 30 technical sessions, with over 170 papers, cover a wide range of subjects. On the digital side, the latest, fastthe best= $=$ processor, memory, and logic designs are explored. CMOS dominates the analog and mixed-signal side, with designs running the gamut from systems on the chip to managing utility power to complete hearing aids. To design these circuits, the CICC unveils the latest developments in mixed-signal design-automation and synthesis technologies. Also examined are the

| Session 1 | Session 2 | Session 3 | Session 4 | Session 5 |
| :--- | :---: | :---: | :---: | :---: |

latest in testing technologies for mixed-signal and analog ICs, as well as data-compaction and boundaryscan testing techniques. In addition, a wealth of advanced communication-IC designs using a variety of CMOS, biCMOS, bipolar, and gallium-arsenide processes highlight the conference's technical program in at least three sessions.

# Now get four times the performance in our new logic analyzer. 



## At an even lower price per channel.

The new HP 16550A makes high-performance logic analysis affordable.
In 1987, HP set the price/performance standard for logic analyzers. Now, HP breaks through with a new price/performance standard. Introducing the HP 16550A logic analyzer module.
At 100 MHz state speed, the HP 16550A is fast enough for any processor you're likely to run into. Its 500 MHz timing speed makes measurements with 2 ns resolution. And it offers 102 or 204 (with 2
cards) state and timing channels with 4 K samples each to capture the most elusive events.
Yet, all this performance costs less per channel than any other logic analyzer configuration in the HP 16500 family.
And since the HP 16550A is part of a modular system, you can create exactly the system you need now. Then add capability by adding a $1 \mathrm{GSa} / \mathrm{s}$ digitizing scope, 1 GHz highspeed timing, pattern generation, and the broadest list of microprocessor and bus support available.
© 1992 Hewlett-Packard Co. TMCOL201/ED
Find out how to get breakthrough price/performance with the HP 16550A logic analyzer. For a brochure, call 1-800-452-4844, and ask for Ext. 3042. For a FAX data sheet, dial (208) 344-4809 from your FAX machine, access section 4 (Test and Measurement Instruments) and enter ID\# 6500.
There is a better way.

HEWLETT PACKARD

# Fast and dense digital chips extend the performance curve at the CICE 

## Reaching new highs in density, CMOS and biCMOS chips open new opportunities. BY DITF EUisSY

Taking center stage at next week's CICC are a number of new techniques for phase locking, advanced biCMOS logic, and on-chip parallelism that will push CMOS operating frequencies to severalhundred megahertz. Most of the digital technology papers fall into two categories: developments related to gatearray and standard-cell structures and macrocells, and discussions of advanced processors like math chips, digitalsignal processors, Prolog execution engines, and so on. Of course, many other papers are on tap, covering such topics as mixed-signal and analog circuits, design software, circuit modeling, and testing.
To accelerate circuits, designers are applying synchronous circuit schemes that require minimal clock skew either from chip-to-chip or across one chip. Minimizing skew in turn requires better clocking and clock-distribution techniques. One example of this is a $240-\mathrm{MHz}$, phase-locked-loop macrocell developed by the Integrated Circuits Div. of Siemens Corp., Santa Clara, Calif. (described in session 25). The SCxD4 family device can be placed anywhere in the array core of a sea-of-gates (SOG) family of $1-\mu \mathrm{m}$ gate arrays. This gives users much more design flexibility than with previous approaches that embed one or two PLLs in either the periphery or at strategic locations in the array core.
The PLL can be used for clock-tree skew manage-

(a)

os


1. A DIGITAL phase-lockedloop macrocell, on Siemens' family of gate arrays, performs the phase detection between reference and output clocks with a relatively simple circuit of NAND gates and some inverters (a). Phase-detector up and down outputs feed the charge pump and low-pass filter (b). The low-pass filter's output controls the PLL's VC0, made up of a ring of inverters with a Schmitt-trigger-based output tap (c).
ment, the synthesis of multiple frequencies from one reference, and other applications that require stable frequency inputs. It consists of three major sections: a phase detector on the input stage, a charge-pump and low-pass filter in the middle, and a volt-age-controlled oscillator that delivers the output (Fig. 1). Just 60 gates are required to implement each PLL. However, the two resistors and a capacitor needed for each lowpass filter are external components and they must be mounted close to the packaged array.

The VCO, employing a three-stage ring oscillator and a Schmitt trigger, has a frequency range of 5 to 240 MHz with a duty cycle of about $50 \%$. The Schmitt trigger in the VCO's output buffer helps to even up the duty cycle. For lower-frequency operation, the VCO can be slowed by inserting additional inverter stages in the ring. PLL jitter for the worst-case situation-the system clock is driven by an external, nonsynchronous source-is less than 3 ns pk-pk when the VCO runs at 50 MHz , and drops to about 2 ns pk -pk at around 190 MHz .
Mitsubishi Electric Corp., Itami, Japan, is also banking on PLLs for high-speed clock distribution in its SOG array family detailed in session 27 . The company was able to keep clock skew to less than 400 ps on a family of $0.6-\mu \mathrm{m}$ CMOS SOG arrays. Unlike the Siemens approach, Mitsu-
bishi designers dedicated two analog PLLs in the silicon so that automatic layout tools can take care of the clock distribution while achieving up to $156-\mathrm{MHz}$ operation. The lock-in range of the PLLs ranges from about 13.8 to 172 MHz when the chip is powered by a $3.3-\mathrm{V}$ supply.

A clock-distribution network for each of the two PLLs on the array chips consists of five vertical and two horizontal main trunks and many smaller branch lines. Two main line drivers are placed on the top and bottom of the array and send the clock signals to all flip-flops via the main trunks and the branch lines.

## Synthesize The Clocks

Clock synthesis, another major use of PLL techniques, is spotlighted in two session 24 papers from AT\&T Bell Laboratories, Allentown, Pa., and the Microelectronics Div. of NCR Corp., Ft. Collins, Colo. AT\&T employs a low-jitter PLL to implement a 5 -to- $180-\mathrm{MHz}$ clock-synthesizer chip that can generate any of 32 software-programmable clock frequencies. All PLL circuitry is on the chip. The only external component needed is a crystal for the reference clock (Fig. 2). The synthesizer is initially targeted at video-graphics ap-
plications for PCs and workstations, and can be used to replace the multiple crystal oscillators now used. The circuit, with an area of just $8.9 \mathrm{~mm}^{2}$, can also be used as a macrocell in more complex circuits, such as an allin VGA controller.

NCR's synthesizer, a standardcell building block, has an output frequency range of 30 to 128 MHz and a jitter of less than 125 ps (at 96 MHz ). The cell, which is software-programmable over a serial interface, employs a current-controlled ring oscillator that provides five overlapping frequency ranges, permitting wide frequency coverage without requiring any trimming. Seven output phases are available, in addition to an eighth output with a guaranteed duty cycle of better than $60 / 40$.

To avoid using PLLs to control signal skew, designers at Digital Equipment Corp., Boxborough and Hudson, Mass., discuss in session 25 a clock buffer chip that regulates its own propagation delay over process, voltage, temperature, and loading variations. The ability to control the delays lets system designers better optimize multichip modules and other high-speed logic.
The scheme employed by DEC is called absolute delay regulation, and

2. THIS SYNTHESIZER developed by AT\&T Microelectronics delivers clock signals as high as 180 MHz and includes all of the components needed to generate the clock signals, except for the crystal used for the reference signal. The programmable counters (blocks marked $\div \mathrm{N}$ or $\div \mathrm{M}$ ) allow the circuit to supply any of 32 frequencies.
consists of a circuit comprising a 144bit data path, a state-machine controller, and a replica loop. The regulator operates synchronously to one phase, but can regulate two clock phases. Periodically, the chip generates and drives a precise measurement pulse through the on-chip replica loop, which contains a representative input receiver, output clock buffer, and overhead logic. By using a delay line and latch, the measurement pulse is captured as a parallel word that expresses how many delay taps must be added to the chip's inherent propagation delay to insert two clock periods of latency.

Controlling skew has become more critical as gate-array and stan-dard-cell-based circuits employ fin-er-geometry devices to achieve eversmaller gate arrays. The latest crop of high-performance arrays and cells described at this year's conference are no exception. A full CMOS test array that packs 154,000 gates and is optimized for 3 -V operation will be presented by Texas Instruments Inc., Dallas, in session 27. A standard $5-\mathrm{V}$ design offering a denser layout will also be detailed by SMOS Systems Inc., San Jose, Calif., in the same session. And SGS-Thomson Microelectronics, Carrollton, Texas, will unveil a family of triple-level metal CMOS arrayswith $0.7-\mu \mathrm{m}$ design rules in session 9 .
The TI array employs $0.65-\mu \mathrm{m}$ minimum features. The basic gates have an average power consumption of just $1 \mu \mathrm{~W} /$ gate $/ \mathrm{MHz}$. Propagation delay for an inverter with two loads is just 325 ps . The test array employs a novel base-cell design that consists of four large and four small transistors, with each group of four containing two n -channel and two p channel transistors. The base gate cell was optimized for use as memory, improving the performance of memory cells implemented in the array. Read access times of a singleport static RAM created with a compiler are comparable to those of an all-level custom SRAM described at last year's conference.
Squeezed onto a chip measuring just 11.7 mm on a side, the 154,000 gates are interconnected with three
levels of metal for a gate utilization of up to $87 \%$. Peripheral buffers are tightly spaced-they have a pitch of only $102 \mu \mathrm{~m}$-so that tape-automated bonding can deliver the densest packaging. The tight spacing permits about $25 \%$ more I/O pads than if standard wire bonding was used.

## Back To Basics

TI also provides details on a new base cell for a high-density gate array in session 27 . The cell includes both high- and low-channel conductivity transistors, yet imposes no area or wireability penalty (Fig. 3a). By tapping the same gate contact but selecting different source and drain points, the same region yields both high- and low-conductivity transistors. When the transistors are interconnected, three configurations are possible, with each best suiting a particular circuit application (Fig. 3b). The type 1 scheme is best for high-speed logic, while type 2 provides a low-conductance gate that does well in single-port SRAMs. Type 3 seems to be tailored for multiport SRAMs.

The SMOS presentation in session 27 also involves a new base cell. The company claims the cell permits chip utilizations of over $90 \%$ for designs employing more than 10,000 gates. The new structure starts with four transistors in the basic cell and interleaves the three legs of the two gate electrodes from each pair. That permits any source, drain, or gate to be connected to any other source, drain, or gate using only straight-line metal interconnections. Furthermore, neighboring basic cells can be connected on the top or bottom by just using an extension of the same single straight metal lines (ELECTRONiC DESIGN, Feb. 20, p. 30).

SGS-Thomson will describe in session 9 a $0.7-\mu \mathrm{m}$ twin-well CMOS process that incorporates aluminum plugs in the contact holes between metal layers, and titanium/tin contact barrier layers to prevent aluminum spiking in the contact regions. The large, $220,000-$ mil $^{2}$ chip can be manufactured with yields of greater than $30 \%$ thanks to planar surfaces underneath the metal layers and an
aluminum-plug process.
Focusing its attention on biCMOS for shorter propagation delays and very-high-performance gate arrays, the General Technology Div. of IBM Corp., Essex Junction, Vt., in cooperation with the Application Systems Div., Rochester, Minn., created a 220,000 -gate chip that employs four levels of metal. Described in session 27 , the chip is based on $0.8-\mu \mathrm{m}$ minimum features. The biCMOS array has 180 -ps propagation delays for a two-input NAND gate with 2 mm of wire driving a load of two, which is about half the delay of the gates in the all-CMOS array detailed by TI in the same session.
The IBM approach, however, allows biCMOS, biNMOS, and CMOS circuits to coexist on the same chip with either gate-array or stan-dard-cell design approaches. The biCMOS process starts with the CMOS process employed by IBM for its 300 K logic family of CMOS devices, then adds process steps to form the sub-collector, base, and emitter regions.
To prevent dc current in cascaded circuits, biCMOS and biNMOS circuits contain full-swing CMOS output-voltage levels. However, some multistage circuits can employ a biNMOS internal stage and a large CMOS buffer as an output stage. To allow the different circuits to work together and still maintain accurate chip timing, IBM developed a timing scheme that converts the different waveforms into an area-based equivalent "standard" waveform, with all timing rules based on the standard waveform.

BiCMOS standard-cell activities are also inrespectively.
creasing as companies gain more experience with the technology. Several papers, one by Toshiba Corp., Kawasaki, Japan, in session 2; another by Bell Northern Research Ltd., Ottawa, Canada, and Bayview Technologies Inc., Constance Bay, Canada, in session 7; and a third by Motorola Inc., Austin, Texas, in session 9, explore high-density biCMOS circuits. Toshiba's $0.5-\mu \mathrm{m}$ standard-cell library is based on a three-level metal process that permits up to 300 kgates and 1 Mbit of SRAM to be integrated on one chip. That chip can have as

3. BY CREATING three transistors that employ a common-gate electrode (top), designers at Texas Instruments can interconnect the devices in several ways to form logic building blocks types 1,2 , and 3 (bottom). The building blocks are optimized for use as general logic, static memories, and multiport memories,


START

Cutting significant time off production is no easy feat. But, in working together with Lexmark, Dow was able to help IBM introduce their
new laptop computer in only 13 months, several months less than expected.

Lexmark International, Inc.'s Plastics Technology Center, a

## How wehelped mak

consulting group specializing in product development, contacted Dow when they realized the $\mathrm{IBM}^{*}$ laptop would require a $2 \mathrm{~mm}-$ thick housing that was lightweight, durable, and also met high tolerance requirements.

The superior flow capabilities of Dow's PULSE* 1725 provided the desired aesthetics and thickness, not to mention the lowstress parts needed for required plating. And, as a result, one of
the first successful applications of single-sided plating on an IR polycarbonate/ABS resin went into production.

With a heat distortion of $195^{\circ} \mathrm{F}$, the PULSE 1725 resin easily met the $180^{\circ} \mathrm{F}$ heat distortion required. And its molded-in color eliminated the additional production step of painting the laptop housings.

Dow was very pleased to be involved in such a successful project and hopes to continue to provide their products and ex-

# e IBM's laptop faster. 

pertise to Lexmark, IBM, and other companies both domestic and worldwide. If you're interested in working with Dow Plastics, call

1-800-441-4DOW. We promise fast production, not fast talkers.

Dow Plastics


FINISH

4. WITHOUT RESORTING T0 THICK OXIDES, this I/0 buffer circuit developed on a $3.3-\mathrm{V}$ process can handle standard TTL and $5-\mathrm{V}$ levels. To enhance the circuit's ability to handle the $5-\mathrm{V}$ levels, several new transistors (dotted circles) were added to the $\mathrm{I} / 0$ buffer circuits to reduce the voltage stress.
many as 820 leads when it is housed in a surface-mounted pin-grid-array package.

Employing similar $0.5-\mu \mathrm{m}$ features, Motorola has applied its biCMOS technology to a test chip-a version of the 68030 microprocessor. The chip places the biCMOS structures in the speed-critical paths to take advantage of the high-performance $n p n$ transistors that offer $f_{t} s$ of more than 20 GHz . The resulting CPU was able to run at clock speeds $50 \%$ higher than the CMOS version and operate with supply voltages as low as 2.5 V .

Working with $0.8-\mu \mathrm{m}$ features, BNR and Bayview created a family of synchronous self-timed SRAMs that have nominal access and cycle times of 5 ns for 64 -kbit blocks of 1,2 , and 4 -port SRAMs. With that short access time, designers can build chips operating at system clock speeds as high as 200 MHz . The technology also allows the companies to implement dynamic RAMs that use four-transistor memory cells.

A simpler bipolar-MOS approach that merges lateral pnp bipolar devices with MOS pull-up transistors considerably reduces the number of process steps over a full biCMOS implementation. The combination of a
high-gain lateral pnp transistor and a PMOS pull-up device allows biNMOS circuit structures to be made in a standard CMOS process, keeping the production cost the same as CMOS. Furthermore, using the pnp device to handle highly-capacitive loads lets the circuit maintain top speeds without any substantial area penalty. For instance, a biNMOS buffer with a $10-\mathrm{pF}$ load is twice as fast as a CMOS buffer and 1.6 times faster than a biCMOS device, yet it requires just $38 \%$ more chip area than a CMOS buffer.

## Bridging Two Worlds

As minimum chip features shrink, many companies reduce the chip operating voltage to 3.3 V or lower to avoid breakdowns due to electricfield stress. However, until all circuits operate at 3.3 V , interfacing $3.3-\mathrm{V}$ and $5-\mathrm{V}$ systems presents a challenge to many designers. To minimize the hassles, Toshiba developed a $3.3 / 5$-V-compatible I/O circuit, which is discussed in session 23 . The circuit avoids using thick oxides that typically prevent structural breakdowns caused by high field stress.

In the new circuit, extra transistors (MN3 and MN4) help reduce the $\mathrm{V}_{\mathrm{GS}}$ and $\mathrm{V}_{\mathrm{DS}}$ potentials of the other

MOSFETs, thus improving reliability (Fig. 4). Transistor MP4 is inserted to lessen the $V_{G S}$ potential of transistors MP5 and MN5. Furthermore, leakage current that might flow through MP2 when $5-\mathrm{V}$ signals are present is cut off thanks to three threshold-voltage controls and the 3 V gate voltage on MN2.
When lead times of several months are practical, gate arrays and standard-cell-based solutions deliver the functionality and density needed. However, when lead times turn to weeks or days, the latest generation field-programmable gate arrays offer potential solutions to get the first prototype systems ready. In session 1, a pair of presentations by Altera Corp., San Jose, Calif., and Concurrent Logic Inc., Sunnyvale, Calif., show off two of the latest architectures.
The Altera MAX7000 series is based on an EEPROM cell and 0.8 $\mu \mathrm{m}$ minimum feature sizes to achieve minimum input-to-output delays of just 11 ns . The family will offer devices with high pin counts-up to 288 pins-and in-system operating frequencies of up to 70 MHz . The high operating speed stems from a new internal programmable-interconnect array that has a series of AND gates feeding an OR function, instead of having the gates control an EPROM transistor as in the MAX5000 EPLDs (ELectronic Design, Jan. 23, p. 135).
A high-density array employing SRAM-based control cells, developed jointly by Concurrent Logic Inc., Sunnyvale, Calif., and National Semiconductor Corp., Santa Clara, Calif., can implement complex functions, such as 16 -bit synchronous loadable counters that run at over 50 MHz . The first version of the array, described in session 1 , will pack about 3136 logic cells. Each cell implements 35 different states, which gives the chip a very high degree of flexibility.

Other FPGA architectures unveiled in session 4 include Crosspoint Solutions' $0.8-\mu \mathrm{m}$ antifuse-based logic arrays. The arrays allow tran-sistor-level programming, enabling designers to employ the same meth-
odology they've used with mask-programmable gate arrays. In the same session, Texas Instruments and the University of Texas at Dallas will describe an FPGA module optimized for inclusion in DSP applications. Additional papers from TI and Stanford University, Stanford, Calif., will examine various architectural aspects of FPGAs.
One novel paper in that session doesn't describe an FPGA, but it does detail an unusual programma-ble-interconnection chip developed by Aptix Inc., San Jose, Calif. The circuit is a field-programmable interconnection array that packs 1024 pins. Through the programmable wiring matrix on the chip, any pin can be routed to any other pin. Thus, the chip can serve as a universal interconnection matrix for multiple components.

## Applying ASICs

Once all high-performance arrays and standard-cell libraries have been developed, its up to the system designer to put them to good use. And in sessions $1,6,23$, and 30 , system designers will describe some impressive application circuits for image, graphics, and data processing. A
joint development project between Sun Microsystems Inc., Mountain View, Calif., and the Allentownbased AT\&T Bell Laboratories has yielded a graphics accelerator chip for the SparcStation workstations. The GX graphics accelerator includes frame-buffer control and acceleration for graphics functions used in graphical-user interfaces, ap-plication-programmer interfaces, and electronic computer-aided-design software.

Containing about 300,000 transistors, the $0.9-\mu \mathrm{m}$ CMOS chip combines the functions of two previous custom chips. For starters, the chip has four different caches to provide some data-rate flexibility. It also includes multimode multibuffering support to assure X11 compliance, packs a high-speed block-copy capability for raster copies between buffers, and supports screen resolutions ranging from 1024 -by-800 to 1920 -by1080 pixels.
A pair of graphics processors developed by LSI Logic Corp., Milpitas, Calif., will be unveiled in session 6 . The first is a 200 -MFLOPS (167 MFLOPS, sustained) transformation processor that operates on 32 -bit vertices and can perform 2D and 3D
vector operations. The $40-\mathrm{MHz}$ chip can transform, clip-test, and per-spective-divide at 3.3 million 3 D vertices/s or 5 million 2D vertices/s. Implemented in a $0.7-\mu \mathrm{m}$ dual-metal CMOS process, the circuit contains five floating-point numeric processors and five register files to provide the maximum amount of parallelism possible for the transformations.

In session 30 , Toshiba reports on a 320 -MFLOPS floating-point processor implemented in a $0.5-\mu \mathrm{m}$ CMOS process. The process employs three metal layers to minimize chip area and maximize throughput. Running at 80 MHz , the chip can start two new operations every cycle by loading or storing two 64 -bit data words each cycle. When dealing with 32 -bit sin-gle-precision numbers, a maximum of four 32 -bit floating-point operations can occur simultaneously to reach the peak performance of 320 MFLOPS. The chip has both an ALU and a multiply-divide unit, each containing three execution stages.

Session 30 will also unveil a 220 MFLOPS CORDIC arithmetic unit designed jointly by the University of Duisburg, Germany and the Fraunhofer Institute of Microelectronic Circuits and Systems (also in Duisburg), that computes a wide range of arithmetic, trigonometric, and hyperbolic functions. Implemented in a moderate-performance 1.6 $\mu \mathrm{m}$ CMOS process, the circuit computes the CORDIC algorithms using a pipeline of hardwired add-and-shift sequences. A 29 -stage pipeline is preceded by an input stage that accepts the IEEE single-precision floatingpoint inputs and converts the number to an internal format. Eight more stages that adjust the spurious scaling factor follow the pipeline.

The other chip divulged by LSI Logic in session 6 takes aim at X-Windows applications. It combines a Mips Inc., R3000-compatible CPU core along with 4 kbytes of instruction cache,

## "We need you to design, compile, link, load, configure, prototype, debug

## Relax. With a LONBUILDER 2 Developer's Workbench, you can do all that and more in record time.

As competition becomes more intense, pressure to quickly develop new and better products increases. We can help.

With LONWORKS ${ }^{\text {mw }}$ control networks for intelligent distributed control applications, and the LONBUILDER' 2 Developer's Workbench.

LONWORKS control networks make your products "smarter," able to interoperate with and control other products. Each control network is made up of a series of "nodes" that communicate with each other. At the heart of each node is a NEURON ${ }^{*}$ CHIP, available from Motorola. Nodes also contain a media interface that uses the standard LONTALK"w protocol to communicate with other nodes over a wide range of standard communication media.

And to design those LONWORKS nodes into your products quickly and inexpensively,




#### Abstract

6. EACH ELEMENT of any array of processing elements (PEs) for a large-scale parallel inference machine contains a CPU, cache controller, floating-point coprocessor, some local main memory, and a network control circuit (left). The network controller chip developed by Mitsubishi Electric has four communication channels that tie into the four nearest-neighbor PEs, and a fifth port that communicates through read and write buffers with the current PE and the rest of the system resources (right).


1 kbyte of data cache, a graphics coprocessor, a video controller, and a bus-interface unit with DRAM/video RAM and I/O control. The graphics coprocessor consists of a bit-block-transfer (bitBLT) processor and dedicated DMA channels, while the video controller chip includes a video FIFO memory and associated DMA logic.
The coprocessor's bitBLT data path consists of a four-deep sourceword FIFO buffer, a previoussource register, a skew multiplexer, and a barrel shifter that extracts and aligns pixels on word boundaries. A color expander that expands a monochrome bit map to a 2 -, 4 -, 8 -, 16-, or 32 -bit/pixel bit map is also included in the bitBLT subsection. Packing about a half-million transistors, the $14-\mathrm{mm}^{2}$ chip contains most of the functions required for a low-chipcount X-terminal.
A programmable lossless datacompression coprocessor that ties into X-terminal, laptop computers and other systems which utilize data
compression will be detailed in session 1 by Infochip Systems Inc., Santa Clara, Calif. The chip includes a programmable PC/AT bus interface and a DMA controller that can be used in either a standalone mode or cascaded to one of the channels in a higher-level DMA controller. The circuit is dynamically configurable under program control and can compress and decompress data at rates of $2 \mathrm{Mbytes} / \mathrm{s}$ and $4 \mathrm{Mbytes} / \mathrm{s}$, respectively.

## Working In Parallel

In computationally intensive processors, high degrees of parallelism are key in attaining maximum throughput. Just such an approach will be detailed in session 6 by the Jet Propulsion Laboratory in conjunction with the California Institute of Technology, both in Pasadena, Calif. On one chip, the companies integrated an array of 24 by 25 processor cells. Each processor contains a pair of 4 -bit latches, an 8 -bit counter, several gates, and decoding logic (Fig.
5). This chip, intended for path planning in battlefield situations, can aid in time-critical problems. For instance, during battlefield action in wartime, it can compute the shortest path to traverse a given terrain-a key factor when quick response is needed during enemy fire.

Loading the chip requires just under 0.3 ms (for a 600 -pixel map). However, that time can probably be considerably improved if a submicron multilevel metal CMOS process is used for the chip, rather than the moderate-performance $2-\mu \mathrm{m}$ singlemetal process. The chip takes just milliseconds (for arrays up to 512 by 512 points) to compute the fastest path between any points on the terrain that's mapped into the chip. In comparison, to get the same information from a software-based computation would typically require three orders of magnitude more time. As a result, improved computational efficiency is useful in battlefield situations, as well as in such applications as autonomous-vehicle
"Some products shouldn't be rushed to market. Like fine wine. Hard to beat a '66 Mouton Rothschild. On the other hand, certain products must get to market fast. Remember the Manhattan project? Or Apollo 11, that giant leap for mankind? Here's a classic. The speedy return of original formula Coca-Cola. One of the few times when new wasn't necessarily better. And then there's the time crunch facing design engineers in the 90s. Late to market means lost revenue. And the competition rolls over you. Smiling. That's where Altera's MAX7000 comes in. A family of programmable logic with predictable speed and density. 1000 to 20,000 usable gates. Clock rates over 80 MHz . Vrooom! Design cycles measured in hours, not days or months. And the easiest-to-use design software. Oh yeah, there's one product MAX 7000 AIGERA can't bring to market any faster. Babies. Still about nine months from concept to delivery."


Instead of just telling you how PowerF rame lets you develop a fully integrated, front-to-back ASIC design system to reduce your errors, costs and development time by as much as $30 \%$, we'll go one better. We'll show you. With a no-
obligation trial of PowerFrame based on how it's being used in a real ASIC design environment today. And we'll do it right at your site.

We'll show you what leading ASIC vendors such as NEC Electronics have already seen. That

PowerFrame is the open design management framework that relieves designers from the imposing task of manually managing workflow and vast quantities of files and configurations. Thereby allowing them to concentrate on the design


1
-

and produce high-performance working silicon the first time.

We'll show you how PowerFrame's open architecture lets you mix the best in-house design tools with the best commercial tools. How it supports multiple platforms - even

Sun, ${ }^{\ominus} \mathrm{HP}^{\odot}$ and IBM . How it lets you share ASIC design data with other parts of the system design and promote the data upstream as needed. And how PowerFrame provides a flexible environment that can change as your needs change.

To see all that PowerFrame can do for you, just return the coupon. But if dealing with scissors and postage are too much of a bother, then tear this whole page out and fax



CIRCLE 200 FOR U.S. RESPONSE CIRCLE 201 FOR RESPONSE OUTSIDE THE U.S.

navigation, evacuation and rescue planning, and police and transportation dispatching.

A multichip parallel execution approach applied by Mitsubishi led to the development of a large-scale parallel inference machine that can perform a maximum of 128 million reductions $/ \mathrm{s}-15$ times the throughput of the company's previous implementation. Described in session 30 is the parallel core of the system, which contains a maximum of 256 processor elements (PEs) set up in a simple X-Y grid. To support the parallel array of PE blocks, designers at Mitsubishi created a network control chip to coordinate array activities, a mas-ter-processing unit (CPU, address generators, etc.), a floating-point processor, and a cache-memory support circuit (Fig. 6, left). Each of those chips is replicated in every PE, and each PE also contains some local main memory.
The network chip, which handles the chip-to-chip and system-to-host communications control, has five pairs of channels: four are used for the adjacent PE cells while the fifth ties into the PE's own processor chip (Fig. 6, right). The channels that tie into the buses have 1024-by-9-bit read-buffer memories and similarsized write-buffer memories. Each of the four transmission channels packs a 64 -word-by-10-bit FIFO buffer that minimizes the chance of network choking. All of the processor
units are interconnected through a 5-by-4 switch circuit, and each receiving channel has its own path table that's used to determine the channel to transmit the packet.

A late-news paper in the same session may harbor the ultimate in parallel processing-a computational RAM. Developed at the University of Toronto, Canada, the memory chip includes single-instruction-path, multiple-data-path (SIMD) processors embedded in the memory's sense amplifiers. Consequently, the memory chip is a hybrid of a RAM and an SIMD computer. Each processor element is only 1 bit wide and arithmetic is performed in a bit-serial sequence.

The ALU performs an arbitrary function on three inputs (the memory and two registers). That ALU is actually implemented as a multiplexer with the data input coming from off-chip. Therefore, the tight-pitch layout is compatible with the memory cell grid on the chip. The registers also double as shift registers, providing communication between adjacent processor elements.
A proof-of-concept 8-kbit computational RAM was fabricated by the University of Toronto, with their ultimate goal being to implement the concept in a commercial, 4-Mbit DRAM architecture. Although the DRAM is slower than the SRAM prototype, a 32 -Mbyte array could perform 13 billion 32-bit additions/s, or

10 billion multiply-accumulates/s (8bit multiplication by a constant, 16bit accumulation). One major application proposed by the university involves applying the concept to videosignal processing to execute discrete-cosine transforms right in the memory (an 8-by-8 transform for 1 million pixels would require just 3.9 ms to be done).

Developed as a possible coprocessor for a workstation, the Proxima Prolog execution engine that SGSThomson Microelectronics, Agrate, Italy, and the Politecnico di Torino, Torino, Italy, built employs parallel operation to speed the execution of Warren code. As described in session 30 , the processor consists of two chips that implement the Warren abstract machine to execute Prolog programs at a rate of 500,000 logical inferences/s when clocked at a frequency of 20 MHz .

By employing a Harvard architecture with fully independent ports for code and data, the Prolog engine will minimize the memory-access bottleneck that the execution of logical inferences imposes: One inference requires 40 accesses to data memory and 16 to code memory. One of the two chips implements the instruction processor while the second chip contains the data-processing unit-a microprogrammed engine built around a 32-bit tagged data path that efficiently handles the Prolog data types and primitives. $\square$

# CMOS now dominates analog, mixed-signal IC designs 

ICs run the gamut from systems on a chip that manage utility power and complete hearing aids to 1.2-GHz PLLs. BY FRAWT EOODFXOUMTI

Bipolar mixed-signal ICs at this year's CICC were, with few exceptions, conspicuous by their absence. Even biCMOS devices were few and far between. In fact, most IC designs described at CICC were made on "standard" digital CMOS processes,
a trend that's quite distinct from the action in standard-product analog and mixed-signal developments. Moreover, it's quite different from what many companies say is their present, or will be their future, technology of choice for analog and
mixed-signal semicustom and custom ICs-namely complementary bipolar biCMOS processes (ELECTRONIC DESIGN, Jan. 9, p. 59). One clear trend is the move to current-mode circuit techniques to increase the speed-power product of analog ICs.


## INTODAY'S CROWDED MARKET,

 YOU CANT FIND THE IDEAL LOCIC COMPANY WITHOUT ASKING A FEW QUESTIONS.


On that great highway of electronic system design, are you still trying to lumber along in the slow lane behind a load of discrete logic?

Are you maybe jammed up by a bunch of little PLDs?

Or worse yet, stuck in the parking lot of the gate array foundry, wondering how you got there?

Well, just consider this your invitation to move into the fast lane of programmable logic. From the company that owns it.

Xilinx.

## THE MOST ALTERNATE ROUTES.

Our FPGAs offer the best of
both worlds: the flexibility and instant gratification of programmable logic, with the speed and density of gate arrays. But with none of the penalties.

And nobody can offer you more FPGAs than we can.

Our 2000 family, introduced


By rolling out constant improvements in speed and density, Xilinx can give your designs more mileage.
in 1985, has been cruising down the cost curve ever since, with some devices now under $\$ 10$.

The 3000 family boosted FPGA density to 9,000 gates.

Today, our third generation XC4000 family offers a versatile architecture, on-chip RAM, fully automatic design implementation, built-in system functions, and devices that'll someday break the 20,000 gate barrier.

These powerhouses are joined by the high speed XC7200 family from our EPLD division.

Along with more than 250 different packaging and temperature options to support the broadest possible range of applications.


| Speed in MHz | 1992 |  |  | 1993 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3000 | 4000 | 7200 | 3000 | 4000 | 7200 |  |
| 16 bit Counter | 95 | 105 | 40 | 115 | 125 | 50 |
| 16 bit LUND Counter | 25 | 30 | 40 | 30 | 36 | 50 |
| 24 bit Accunnulator | 16 | 31 | 17 | 20 | 29 | 20 |
| 24 bit Adder | 16 | 31 | 17 | 20 | 29 | 20 |
| 16 ch, 32 bit DMA | na | 20 | na | na | 25 | na |

Feel the need for speed? Were just getting revved up.

## THERE IS NO SPEED LIMIT.

Today, with system speeds up to 50 MHz , and densities up to 10,000 gates, there are very few limits to what you can do with Xilinx programmable logic.

A variety of improvements help us deliver this performance boost: integrated system features
on chip, for instance, and a sub-micron manufacturing process are just two.

How much faster can you get? Just hang on and see.

GO A LOT
FARTHER, FOR A LOT LESS, WITH XILINX.
High volume production does wonders for the price of our devices.

Considering we ship ten times more FPGAs than all our competition combined, it's no shock that we're the lowest cost FPGA producer. And those prices are only going to get better.

We also save you money by offering the broadest workstation platform support, and the broadest CAE system compatibility. So you can go with us without having


Besides pushing speed, density and costs, were also driving advancements in packaging, including the first programmable logic in QFPs.
to reinvent, or reinvest in, a new set of wheels.

It's all part of a company-wide plan to make Xilinx your programmable logic company. And put you in the driver's seat.


Design and production schedules have never been tighter. Systems have never been more complex. You need more options for creativity, and more forgiveness in the design cycle, without paying the usual time or cost penalties.

Time has become so com-

LOGIC FOR THE 90'S. AND BEYOND.
The programmable logic solutions from Xilinx were made for the way you have to design logic today. And down the road.

For starters, there's no NRE.
Your costs going in are low, and they
are going to get lower every day.
Our devices are infinitely reprogrammable, even in the system, so you can refine your design until it hums.

Later on, adding new capabilities is just as easy.

And with our short develop- pressed, hardware and software are being engineered concurrently. Often, there isn't even time for a prototype.What do you do? Just keep reading.


Higher Performance

Higher Utilization ment cycle (at least 15 weeks shorter than a gate array), you're not waiting for production quantities.
You can get them as fast
$\square$ We tested our new ADI place-and-route software, v.3.2, on 153 of our customers' toughest designs. These benchmarks document the improvements you can look forward to, automatically, with Xilinx. as you like.

# WHICHWYY ISTHE:ESTHY TOC:ITH: 

Don't worry about your inventory, either. Our devices are standard parts, fully tested (so you don't have to write test vector number one), and they'll keep until you're ready.

And our pin-compatible Hardwire Gate Array makes migrating to high volumes automatic-no test vectors, no waiting, no pain.

## XILINX,THE SOFTWARE COMPANY.

Our XACT development system never stops getting better.

It's push-button-automatic, sure, but it's also powerful, so you can go as deep into your design as you care to.

We've also added more libraries, ABEL support, more user control, user-defined hard macros, more new 3rd party interfaces, more efficient place-androute, and just plain more. In fact, benchshow our new placesoftware (v.3.2) delivers 40\% improvement in device utilization.

Our XACT' software is so automatic, the difference between last year's model and this year's model can be just one button.

And a $25 \%$ improvement in performance.

All of which make our XACT system easier than ever to live with. But we don't intend to rest on our disks. We're building more intelligence into the system everyday, with powerful new features like deadline timing, a floor planner, and a hot, very smart design manager on the way.

You see, our goal is to build a development system that practically runs itself, and produces perfect designs in record time.

That alone is reason enough to go with us. (The fact we're driving this industry doesn't hurt either.)


The value of timely market entry is no longer incalculable.

Research on the subject shows that a six-month delay in getting to market reduces product profitability by a third over its life cycle.

As if that weren't daunting enough, consider this.

Rapidly evolving technologies reward quick product development, but tend to accelerate product obsolescence. So how do you achieve the first without getting bumped off by the second?

## GET TO MARKET FIRST, THEN STAY THERE.

The old saying is, "the view only changes for the lead dog."

Well, when you put your logic on a Xilinx device, here's what the leader's view looks like.

First of all, no one can help you roll out your product quicker than we can. Our hardware and software were designed from the beginning for just that purpose.

Once you're out in the market, then the fun really starts.

You can respond to changing market conditions and customer's
needs almost as soon as you learn about them.

For example, our FPGAs are even reprogrammable in the system, so you can produce new models with different feature sets just by modifying the designa task our software makes virtually automaticand reloading via EPROM, disk, or telephone. And what new models they can be.

OUR IMPROVEMENTS, YOUR INNOVATIONS.

We're continually pushing to deliver denser, faster, smaller,

#  Woinlivesi Therifilisi? 

more highly integrated devices.
Likewise, our software gives you more and more efficient device utilization, and as a result, better performance.

Together they let you build new systems that are smaller, lighter, faster, more reliable, and yet pack more features than previous models.

And still hold the line on costs. With all that going for you, you


Before Xilinx, this board was crawling with chips. We reduced chip count by $80 \%$, power consumption by $75 \%$, and cut out two board layers. That's what we call a good shrink.


You may not be able to buy time, but you can certainly do the next best thing. You can buy Xilinx and save time Almost four months worth, compared to using a conventional gate array.
right design, and refine it without risk.

What's more, you'll find our prices will continue to drop as our volume continues to increase. Which it does everyday, as more and more
won't just get to market. You'll be the market.

## GO WITH

 SOMEONE WHO CAN HELP YOU GET THERE. Because no one has a broader product line, you can get the right part, at the right time, build thecompanies discover the benefits of our approach.

An approach that includes the benefits of lower costs, better integration, more speed, and less risk, all from one source.

Xilinx.
There's too much at stake to go any other way.


When you go with Xilinx, what do you get?

Software so automated it can shrink a development cycle to less than a starting employee's


The most valuable thing in a horse race? A good lead. As the leader in programmable logic, we can help you get one. And keep it.
vacation. The fastest, densest, most cost-efficient devices. And support from the league-leader in programmable logic.

THE MOST EXPERIENCED PROGRAMMABLE LOGIC.
In all modesty, we know more about FPGAs than anybody.

After all, we invented them.

We've also sold more than 13 million devices, and more than 12,000 development systems.

So our staff of FAEs have more experience designing with complex PLDs than any other single group in the industry. And when you go with us, they're with you.

THE LOGIC OF OUR APPROACH IS INESCAPABLE.
We're not burdened by expensive fabs, so we can invest where it really counts: in device improvements.

We have the largest software team in programmable logichalf of our total R\&D staff. Our goal is to automate even the toughest

## E. XILINX

The Programmable Logic Company.' 2100 Logic Drive, San Jose, CA 95124 (408) 559-7778
designs, till the process becomes as quick and painless as possible.

We'll also continue to push the industry in device speed and density.

After all, we're in the best position to do that-our R\&D budget is bigger than most of our competitor's revenues.

So find out how much we can help. Call our 24 -hour information hotline at 800-231-3386 for the latest product lit erature and the name of the Xilinx representative nearest you.We'll take it from there. But do it soon. Because these days, getting ahead is the only way to go.

A notable example is a pair of current-mode ICs, which perform sampled-data and continuous-time filtering of $5-$ and $40-\mathrm{MHz}$ signals.

The most interesting papers at each year's CICC are always those describing complete (or almost complete) analog or mixed-signal "systems on a chip." This year is no exception. One such IC is a four-chip circular assembly designed for insertion in human blood vessels to diagnose clogged arteries. Less than 72 mils in diameter, it contains 64 ultrasound transducers. Other systems on a chip include a singlechip hearing aid that works off 1.1 V ; a digital-signal processor with eight on-board delta-sigma analog-to-digital converters designed to monitor and control three-phase power; and an 8-bit, current-mode analog-signalprocessing fax subsystem.

Data converters are well represented at the CICC with a total of six CMOS ADCs and a CMOS delta-sigma digital-to-analog converter. The ADCs include a 6 -bit $125-\mathrm{MHz}$ flash device, a $50-\mathrm{MHz} 10$-bit multistep design, and four delta-sigma units. Several of the delta-sigma designs handle signals above 100 kHz . Three CMOS and one biCMOS frequency synthesizer for handling frequencies from 5 MHz to 1.2 GHz are also included in the technical program. On the other hand, analog arrays, which at one time dominated the CICC analog papers, were limited to just one representation: The array is built on a complementary process that provides $5-\mathrm{GHz}$ npn and $3-\mathrm{GHz}$ pnp transistors.

## Have A Heart

Hope is on the way for those in need of triple bypasses to unclog arteries in the form of an "invasive" ultrasonic artery scanner described by Endosonics, Rancho Cordova, Calif. Described in session 23, the probe, which is in volume manufacture, is a joint development with Northern Design, Golden Valley, Minn. It contains $6420-\mathrm{MHz}$ piezo-


## 1. THIS ULTRASONIC transducer array, just 76 mils in

 diameter, can be inserted in human arteries to check for plaque buildup. Its echoes range off the sides of the blood vessel, providing data for a CRT display of the artery, which can be correlated with a display of the actual condition of the artery.than 100 mW .
While hearing aids work well in environments with low background noise, their recipients have trouble understanding speech in a noisy environment. It was found that adaptive highpass filtering reduces the most disturbing noise, that with a spectral content dominated by low-frequency energy. The adaptive filter reduces background noise automatically by reducing low- and mid-frequency gain as a function of input-signal level. However, modern hearing aids, which are in-
electric transducers connected to four transmitter-receiver ICs. The tiny probe fits in an artery-invading catheter with an outside diameter of just 72 mils (Fig. 1).

The transducers create a narrow, rotating beam of $20-\mathrm{MHz}$ acoustic energy, which is transmitted, perpendicular to the axis of the catheter, to and through any accumulated plaque as well as the artery wall. The echoes returning to the transducers from the plaque and artery wall are amplified and passed down a multi-ple-conductor, several-meter-long, micro-coaxial cable running through the catheter lumen. At the end of the cable, the amplified signal is sampled, digitized at 400 MHz , and processed, producing a $360^{\circ}$ cross-sectional image of the artery, which is applied to a CRT display. A trained observer can differentiate between a normal and a diseased artery.

Each of the four identical, 33-by-$64-\mathrm{mil}, 3-\mu \mathrm{m}$, CMOS die handles 16 of the transducers. One of them, connected to the cable, acts as a master controller, while the other three act as slaves. The ICs sequentially drive the transducers with $10-\mathrm{V}, 20-\mathrm{ns}$ pulses. Each receiver amplifier, which has a current gain on the order of 60 dB , recovers from the transmit pulse to the noise level $(<1.5$ pA $\sqrt{\mathrm{Hz}}$ ) in under 300 ns , to handle weak, near-field reflections. The current gains of the 64 amplifiers match within better than 1 dB . Total power dissipation for the four chips is less
serted in the ear, must also handle an "insertion loss" in the $2-\mathrm{to}-5-\mathrm{kHz}$ range because they negate the gain provided by the "unaided" ear canal.

A design team from the Micro-Rel division of Medtronic Inc., Tempe, Ariz., and Argosy Electronics Inc., Eden Prairie, Minn., describe in session 7 a one-chip hearing aid they created to handle these problems (Fig. 2). The use of a biCMOS process for the chip provides CMOS for logic and switched-capacitor filters and bipolar transistors for low-noise preamplifiers and good output drive.

In the chip, a low-noise circuit amplifies the input from the microphone and drives the adaptive filter, which also performs an AGC function limiting maximum signal amplitude to prevent over-driving subsequent stages. This $\mathrm{g}_{\mathrm{m}} / \mathrm{C}$ continuoustime filter provides a fourth-order, high-pass, Butterworth response with a corner frequency that increases from approximately 200 Hz at low-signal levels to about 2 kHz at high-signal levels.

The output of the adaptive filter drives a second-order $12-\mathrm{kHz}$, lowpass anti-aliasing filter prior to sampling and processing by the three, fourth-order switched-capacitor filters, which take care of the mid-band insertion loss. External potentiometers "weight" the outputs of these high-pass, band-pass, and low-pass filters. Their corner frequency can be changed by changing the clock frequency, which permits tuning

## One loud part can ruin the perf <br> 

got the right combination of specifications, performance and price, regardless of your design needs.

## AUDIO DESIGNERS SHOULD LISTEN TO THIS.

If you're designing audio components and want superb transient response, ambience, clarity and dynamic range, our products will be music to your ears.

The SSM-2017 microphone preamp has impressive noise performance ( $950 \mathrm{pV} / \sqrt{\mathrm{Hz}}$ ) and ultralow THD ( $<0.01 \%$ @ $\mathrm{G}=100$ ), while the new dual OP-275 has
 great sonic characteristics, low noise ( $6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ ) and low power requirements. And the dual AD712, which has a low offset voltage of 0.30 mV , drift of $7 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and a $16 \mathrm{~V} / \mu \mathrm{s}$ min slew rate, delivers high performance at a low price.

A system that isn't working in harmony is a system
bound for failure. Particularly if the part acting up is your low

THIS WILL MAKE MEDICAL EQUIPMENT DESIGNERS FEEL BETTER.
noise op amp.
Whether it's current noise or voltage noise you're concerned about, there's a simple way to make sure your system keeps humming along. Get your low noise op amps from Analog Devices.

With the broadest line of low noise op amps around, we've
 X-ray and fluid analysis, require low noise and pA bias currents. And we've got just the right prescription.

For those who want low voltage noise, but not at the expense of current noise, the AD 743 and the

## ormance of your entire system.

higher speed AD745 offer the best combination of specs $-3.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ and $6.9 \mathrm{fA} / \sqrt{\mathrm{Hz}}$. If your emphasis is vice versa, then the AD645 has the specs you want $-0.6 \mathrm{fA} / \sqrt{\mathrm{Hz}}$ for current noise, and $9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ for voltage noise.

## OP AMPS THAT ARE INSTRUMENTAL FOR INSTRUMENTATION.

If you're working in instrumentation applications, our op amps could prove to be instrumental in your design.

The world's lowest current noise ( $0.11 \mathrm{fA} / \sqrt{\mathrm{Hz}}$ ) monolithic op amp, the AD549, has 60 fA of input bias current - which is ideal for interfacing with very high

| Model | $\begin{gathered} \text { Voltage } \\ \text { Noise } \\ \text { nV/NHz } \\ \text { @1 kHz } \\ \text { typ } \end{gathered}$ | Current Noise $\mathrm{f} A \cdot \mathrm{VHz}$ @1 kHz typ | Vos mV $\max$ | Supply Current mA typ |  | $\begin{aligned} & \mathrm{SR} \\ & \mathrm{~V} / \mu \mathrm{s} \\ & \text { typ } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD829 | 2.0 | 1.5 | 0.5 | 5 | $7 \mu \mathrm{~A}$ | 230 |
| OP-27/OP-37 | 3.0 | 400 | . 025 | 3 | 40 nA | 2.8/17 |
| AD743/745 | 3.2 | 6.9 | 0.5 | 8 | 250 pA | 2.8/12.5 |
| OP-275 (dual) | 6 | 1500 | 1 | 4 | 350 nA | 22 |
| AD645 | 9 | 0.6 | 0.25 | 3 | 1.5 pA | 2.0 |
| $\underset{\text { (dual) }}{\text { AD712 }}$ | 18 | 0.01 | 0.7 | 5 | 75 pA | 20 |
| $\begin{array}{r} \text { AD548/648 } \\ \text { (dual) } \end{array}$ | 30 | 1.8 | 0.25/0.3 | . 34 | 10 pA | 1.8 |
| AD549 | 35 | 0.11 | 0.5 | . 60 | 60 fA | 3 |

impedance sources. The AD548 (single) and AD648 (dual) deliver low bias current ( 10 pA ), extremely low current noise ( $1.8 \mathrm{fA} / \sqrt{\mathrm{Hz}}$ ) and low power consumption at a highly attractive price. And the industry-standard OP-27 and OP-37 offer ultralow noise ( $3 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 1 kHz ) and precision dc performance.

## THE FASTEST LOW NOISE OP AMP AROUND.

If you need low noise but don't want to give up speed, then consider the extremely versatile AD829. It has low voltage and current noise ( $2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ and $1.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}$, respectively), high speed ( $230 \mathrm{~V} / \mu$ s slew rate) and excellent video performance ( $0.02 \%$ differential gain and
 $0.04^{\circ}$ differential phase). Making it perfect for a range of applications including office automation, imaging and data acquisition systems.

## give us a shout If you need help.

Since all of these op amps are specifically designed for applications where low noise is critical, you can just drop them into your design and virtually forget about them.

Should you ever have a question, you'll be glad to hear that our products are backed by the most responsive applications support staff in the industry.

How responsive? Give us a shout at
1-800-262-5643 and see for yourself. We'll answer any questions you've got on choosing the right low noise op amp, plus send you a free low noise op amp selection guide and SPICE model library.

Or for more information on our low noise op amps, write to Analog Devices, P.O. Box 9106, Norwood, MA 02062-9106.


I2. TO REDUCE BACKGROUND NOISE for hearing aid users, an adaptive high-pass filter is added in the signal path. This fourth-order continuous-time $\mathrm{g}_{\mathrm{m}} /$ /C filter reduces low- and mid-frequency gain as the signal level increases.
them to meet the unique needs of each patient. The weighted outputs are summed and smoothed by a second $12-\mathrm{kHz}$ low-pass filter. The smoothing-filter's output is buffered, fed to a volume control, and then fed next to the hearing-aid's power amplifier.
Because the IC must operate from battery voltages as low as 1.1 V , a charge-pump develops a negative rail and clock drivers for the switched-capacitor circuits that swing beyond both rails. The 126 -by- 154 -mil die uses less than 3 mA . It's built on a $3-\mu \mathrm{m}$ biCMOS process that also allows the building of thin-film resistors and non-voltage-sensitive MOS capacitors.

## Power Play

For the third CICC in a row, a design team sponsored by General Electric Corp., Schenectady, N.Y., and this year with participation by the University of Pennsylvania in Philadelphia, developed a mixed-signal IC to measure and manage three-phase ac power which they describe in session 19. Using multiple delta-sigma ADCs and a pair of bit-serial digital-signal pro-

3. EIGHT DELTA-SIGMA modulators in this IC monitor three-phase power-line voltage and current signals from transformers. The signals are fed to a pair of digitalsignal processors, which calculate line power and fault conditions, tripping circuit breakers if necessary.

The analog signals from current and voltage transformers feed eight, first-order delta-sigma ADCs that achieve a signal-to-noise ratio of 65 dB over an input-signal dynamic range of 50 dB (Fig. 3). Effective sampling rate of the $60-\mathrm{Hz}$ inputs is 3.9 kHz , an oversampling factor of 65 . The fast digital-signal processor runs at 4 MHz . It decimates the bitstreams from all eight delta-sigma modulators and provides over-current protection by performing instantaneous, real-time analysis of the inputs from the current transformers. Data from the three current-input channels corresponding to the three power phases is compared to a threshold that is
cessors, this year's IC acquires and digitizes data from the three-phase power line and performs the calculations required for over-current protection, over and under-voltage protection, power metering, and frequency measurement. It transmits the results to a host via an asynchronous microprocessor interface and stores constants in an off-chip EEPROM. entered from the EEPROM at pow-er-up. To eliminate the effects of noise, tripping circuit breakers take two consecutive samples that exceed the threshold.

Data from the fast digital-signal processor is fed to the slow ( $1-\mathrm{MHz}$ ) digital-signal processor, which calculates frequency by counting the number of samples between zero crossings. Its first order digital highpass filter can eliminate all de offsets (without fear of destroying data) because transformers provide all the analog input signals. After filtering, a multiply accumulator calculates power for all three phases by multiplying voltage times current. Measurements indicate system accuracy is better than $1 \%$ for input levels within the metering range. The chip is built on a $1.5 \mu \mathrm{~m}$ digital CMOS process.
While some of the faxes you receive may still be unreadable, sophisticated analog signal processing must be performed on signals from a fax-machine's scanning sensors to create a picture with 64 gray levels and 8 -bit resolution. A CMOS IC from National Semiconductor, Herz-

## When Time Is Money Tektronix QuickGustom ASICs

erienofle

QuickCustom ${ }^{\text {TM }}$ ASIC design methods from Tektronix provide convenient access to high performance bipolar technology. There are three effective design methods offered on the SHPi process with 8.5 GHz NPNs, Schottky diodes, JFETs, thin-film resistors, and PNPs. - Quick Chip $^{\text {™ }} 6$ semicustom analog arrays offer the fastest, lowest risk route between concept and finished product. - Higher performance and greater flexibility are possible using the building block approach of QuickTiles. ${ }^{\text {TM }}$ Integration of mixed signal ASICs is fast using the digital cell library. $\quad$ Full custom design provides optimum performance and minimum die size.
most advanced bipolar technology. Fiber optic telecommunications transceivers and high-speed mixed-signal applications are quickly implemented on the QuickChip 7 semicustom array.

QuickCustom design methods from Tektronix include the specialized design tools, accurate device modeling and experienced technical support necessary to develop ASICs quickly and without error. Even first time ASIC designers are successful. When time and performance are critical, choose QuickCustom from Tektronix. For more information, please circle the reader number, call 800-835-9433
extension "ICO," or FAX your request to 503-627-5560.

## Tektronix

Test and Measurement CIRCLE 164 FOR U.S. RESPONSE

CIRCLE 165 FOR RESPONSE OUTSIDE THE U.S.

## While you've been pushing the limits of digital devices,



HP's specially designed per-pin architecture makes high-performance testing an economic reality.
The HP 83000 Model F660 Digital Test System uses specially designed multi-chip modules to give you the performance you need to fully characterize designs on anything from GaAs to CMOS. With 50 ps accuracy. Speeds to 660 MHz . And up to 1024 chan-
nels with true tester-per-pin architecture.

CAE links, automatic test functions, and software tools make test set up fast and characterization thorough. And there's one PMU for every 16 channels, for faster dc testing and greater throughput. Yet, the HP 83000's highly integrated, modular electronics bring you all this performance at a cost that's less than tradi-

## we've been pushing the limits of testing.


© 1992 Hewlett-Packard Co. TMBID136/ED
tional ATE systems. And since they make the footprint smaller and upgrading easier, cost of ownership is lower, too. In fact, every technical aspect of the HP 83000 system was designed with the best combination of performance and cost efficiency in mind.
So, if you're pushing the performance of digital devices, call 1-800-452-4844*. Ask for Ext. 2898 , and we'll send you infor-
mation that explains how the HP 83000 lets you test them to their limits.
There is a better way.

[^2]
4. USING CURRENT-MODE analog circuit techniques, this IC processes the signals from a fax's CCD scanner, pixel-by-pixel, to provide a black/white output signal.
liya, Israel, which will ultimately be the analog portion of a fax system on a chip, performs this processing using current-mode circuits (Fig. 4).

It's described in session 24.
The analog signal from the scanner, which is sampled at 2 MHz , is converted to a $0-4 \mathrm{~mA}$ current
source, $\mathrm{A}_{\text {in }}$, which in turn feeds the analog input of an 8-bit, currentsteering, video, multiplying DAC. During a calibration and offset-cancellation phase, which precedes every new page scan, a unique 8 -bit code ( $\mathrm{N}-1$ ) is assigned to each of the scanner's pixels to bring them all to a common white level. This procedure takes advantage of the internal current comparator and is controlled by software. A 5-bit subsystem consisting of a 4-bit DAC, and a current mirror to reverse the direction of the correction current, cancels offset currents introduced by the external input circuitry, including that of the scanner. An internal current source supplies the reference for the 4-bit DAC and other system bias currents.

The video DAC has two identical current outputs. The first is compared with a reference value to produce one digital bit stating whether the pixel current is black or white. The second output is used by a peak-

## Designing a "drop-in \& power-up"


detector window (not shown) to produce a background referenced-current level, which is fed into the analog input of the threshold multiplying DAC. To create the 64 -level gray scale, an 8 -bit digital word from a Bayer matrix dithers the digital input of the threshold DAC. A current conveyor converts the difference in current from the two 8 -bit DACs to a voltage level, which in turn is fed to the comparator (which finally makes the one-bit decision as to whether the pixel is black or white). The 3 -bit DACs connected to the outputs of the 8 -bit DACs cancel comparator offsets. The chip is built on a $1-\mu \mathrm{m}$ double-metal CMOS process and uses 150 mW of power.

All things being equal, both sampled and continuous current-mode circuits, which are coming into their own for analog-signal processing, are faster than voltage-mode equivalents. A paper in session 24 from Philips Research Laboratories, Red-
hill, Surrey, England, describes a switched-current analog delay line with 10 taps, which provide a bandwidth of 5 MHz running with a clock frequency of 13.3 MHz . White noise is less than -50 dB , total harmonic distortion on a $665-\mathrm{kHz}$ sine wave is below $40 \mathrm{~dB}(80 \%$ modulation) and clock noise is likewise under -40 dB . The chip was built on a conventional, $1-\mu \mathrm{m}$, digital CMOS process.

A joint team from Exar Integrated Systems Inc., San Jose, Calif., and Carnegie Mellon University, Pittsburgh, used current-made techniques to build a continuous-time, fifth-order low-pass filter with a 3-db

5. THIS CONTINUOUS-TIME low-pass filter circuit uses a current-mode $\mathrm{g}_{\mathrm{m}} /$ C architecture to achieve a $40-\mathrm{MHz}, 3$ $d B$ frequency while using less than $6 \mathrm{~mW} /$ pole.

## timing recovery unit.



## That's ATET "Customerizing."

AT\&T's TRU050 timing recovery unit minimizes design time as it enhances reliability. It puts the functions of a phase detector, op amp, VCXO, and divider on a single CMOS chip. Its crystal stabilized, phase-locked loop design extracts the signal from a digital data stream, then regenerates the data.

Pre-set to meet loop specs The TRU050 consists of a CMOS chip and quartz resonator in a 16 -pin,

drop in the unit and power it up! Functional performance assured The TRU050 offers superior signal regeneration and synchronization as well as extremely low jitter Its minimal number of parts, pretested in modular form, gives you a high quality, highly reliable device. That's what we call "Customerizing." Complete product line For more about our complete line of frequency control products, including timing recovery units, voltage-controlled crystal oscillators, custom clock oscillators, and saw filters in a wide variety of packaging options, call AT\&T Microelectronics at 1800 372-2447, ext. 901.
bandwidth of 40 MHz . The filter is also described in session 24. The team adapted the $\mathrm{g}_{\mathrm{m}} / \mathrm{C}$ architecture, now being used for special-purpose disk-drive read-channel filters, to current-mode techniques, to build a general-purpose filter on a $2-\mu \mathrm{m}$ digital CMOS process. That's in contrast with earlier $\mathrm{g}_{\mathrm{m}} / \mathrm{C}$ filters in this fre-
ceramic, dual in-line package. The unit is completely pre-tested, with crystal frequency and divide factor (up to 256 ) factory-set to meet your specifications. This, coupled with user-selectable loop dynamics, lets you just
quency range, which were built on sub-micron CMOS processes, and needed 15 to $20 \mathrm{~mW} /$ pole. The new filter IC uses less than $6 \mathrm{~mW} /$ pole. The basic filter element is a differential, current-mode integrator (Fig. 5). Small-signal analysis provides an
output current:
$-\mathrm{I}_{\text {out }}=\mathrm{K}\left(\mathrm{g}_{\mathrm{m}} / \mathrm{C}\right)\left(\mathrm{I}_{\text {in }}-\mathrm{I}_{2}\right)$
where the integrator time constant is determined by the transconductance of the second stage divided by the MOSFET gate capacitance. The

## THE WORLD'S FIRST HIGH POWER FAMILY.

PROVIDES EXPANDED CAPABILITY FOR MARKET INTRODUCTION IN HALF THE TIME.

- Easy To Integrate Components Reduces Circuit Design Costs.
- Closely Coupled Optimized ICBT and Driver Chip Minimizes Stray Inductance.
- Failsafe Protection for Sensing Over Current, Over Temperature, Under Voltage Lock and Short Circuit.
- Exclusive IGBT Current Sense Technology.
- Single Arrangement At 600A-600V.
- 6 Or 7 Pack Arrangement-10A-600V.
- Dual Arrangement100A To 400A-600V.
- High Voltage High Power-75A To 300A

CONTINUING INVESTMENT FOR THE ADVANCED PRODUCTS OF TOMORROW.

Call The Power Line At 1-800-451-1415.

- High Voltage Series- 10A To 50A-1200V Seven Pack.
- Design Commonality Saves Money.
- The Latest in Component Technology.
- Reduced Package Size
- Totally Isolated for Quick Easy Installation.
- Faster Switching.
- No External Biasing.
- Single Component Integration.


# Get your technology news where the rest of the world does... first! 



## Electronic Design: Leader of the pack since 1952

Electronic Design is the industry's most-often quoted electronics publication. There's a good reason for this: Electronic Design is always the first to report on and describe new technologies as they occur. We're proud of this reputation.

Lots of engineering publications talk about new products, new issues, and new technology. New items are the essence of news reporting.

But when you read about new technology or new implementations of technology in an electronics magazine - any electronics magazine - it's likely that the story was first discussed in Electronic Design.

Why do leading manufacturers select Electronic Design as the vehicle for their significant product introductions? Because they know that Electronic Design is the ideal environment for their important debuts. Each issue contains the latest information on tools and techniques to help shorten the design cycle, helping our readers to incorporate the latest products and technology into their designs.

Proven leadership in circulation and editorial makes Electronic Design the source of critical design
information for 165,000 global readers. And we're first with the information you need in your job.

After all, why should you wait and read about it somewhere else tomorrow?

> YES! I want my technology news as it happens.

Y'ES! IT want my technology news as it happens. Please begin my subscription to Electronic Design immediately,

## 1 year, 24 issues for $\$ 85.00$.

## Name:

Address:
City : $\qquad$ State:
Zip:
For subscriptions to Canada, add $\$ 75.00$; foreign subscriptions, add $\$ 145$.
Send to: Penton Publishing, P.O. Box 95759
Cleveland, Ohio 44101; attn: Juanita Roman

## Batteries

## not included.

Nonvolatile random access memory doesn't need batteries anymore. It doesn't need an extra chip either. All it needs is this. The nvSRAM from Simtek.

At 64 K , the nvSRAM offers the density to handle virtually anything you can come up with. It's extremely fast, with access speeds ranging from $30 \mathrm{~ns}-55 \mathrm{~ns}$. It doesn't depend on a battery for nonvolatility, so reliability is unsurpassed. And because it's a one-chip solution, precious little board space is required.

We think you'll find our nvSRAM is well suited to applications ranging from cellular phones to the most advanced military hardware. To prove it, we'll send you a free design kit. And we guarantee you'll get it within 48 hours of your request. So call Simtek at

1-800-637-1667 right now for your free design kit or call us for details on where to buy production quantities. And find out exactly why, when it comes to nonvolatile RAM, batteries are dead.

## sImter



Our list can help you do the other things you have on your list. Such as buy a car. . . estimate social security. start the diet. . . check out investments. .

Our list is the Consumer Information Catalog. It's free and lists more than 200 free and low-cost government booklets on employment, health, safety, nutrition, housing, Federal benefits, and lots of ways you can save money.

So to shorten your list, send for the free Consumer Information Catalog. It's the thing to do.
Just send us your name and address. Write:

## Consumer Information Center Department LL <br> Pueblo, Colorado 81009

same question in every analog designer's head. Developed at Micro Networks, Worcester, Mass., the ADC described in session 16 does not auto-zero its comparators prior to every conversion. Until now, the sampling rate of CMOS flash ICs was limited to about 50 MHz because time is taken for an auto-zero cycle between each conversion. The autozero cycle also increases power dissipation significantly, and corrupts the input signal as it interrupts the comparator's tracking of the input. In this converter, the comparators are only zeroed when required-for example at power-up, after every so many conversions, after a certain amount of time, randomly, or if the temperature of its environment has changed by more than a few degrees. At 125 MHz , the converter dissipates under 200 mW . Differential non-linearity error is under $1 / 2$ LSB.

To many experts, the delta-sigma ADC is a "low-frequency" tool with its effective signal bandwidth topping out well below 100 kHz . However, some IC designers ignore the experts. A pair of teams, one from the Tampere University of Technology, Tampere, Finland, and the other a joint team from the University of Toronto in Canada and Analog Devices, Norwood, Mass., didn't get the word. As described in session 16 , the teams developed higher-frequency, fourthorder delta-sigma modulators-they left the digital filtering for others. Tampere's $1.2-\mu \mathrm{m}$ CMOS modulator samples $100-\mathrm{kHz}$ sine waves at 50 MHz , achieving 16 -bit signal-toquantization noise, and 9 effective bits of resolution ( 56 dB ) while sampling 781 kHz .

The University of Toronto/Analog Devices group built a modulator with quite different noise-shaping characteristics: Rather than nulling the quantization noise at low frequencies close to dc, they created a switched-capacitor modulator designed to convert signals centered at a frequency of 455 kHz (AM broadcast IF band) with a bandwidth of 10 kHz . Simulations indicate 14 -bit performance sampling at 1.82 MHz . Measured results are expected to be provided at the conference. $\square$


There's just one place to go for next-generation hybrid performance that's priced right, right now: Pacific Hybrid. Because now we offer unbeatable 2 -mil line, 3 -mil space ceramic multichip module performance, thanks to a unique transfer tape technology that also improves reliability, turnaround time and overall costs.
So when you're looking for an MCM that's really dense, get smart. Call us at 1-800-622-5574 Dept. ED1.

10575 SW Cascade Blvd. Portland, OR 97223 (503) 684-5657 FAX (503) 620-8051

CIRCLE 171 FOR RESPONSE OUTSIDE THE U.S.

## Drive your DSP design all the way home.

Why complicate your travel plans? Zip along the entire DSP design route with SPW" ${ }^{\prime \prime \prime}$ - the Signal Processing WorkSystem ${ }^{\circ}$ from Comdisco.

SPW is the only DSP and communications design software tool that's complete and integrated. The only one that can take you all the way from idea to implementation. No matter where you're headed. No matter which road you take. And it's fast. It has all the horsepower you need to cut design time by as much as 90 percent.

First, SPW helps you choose your destination. You can quickly draw from
its extensive libraries of reusable function blocks. And you can take advatage of SPW's open architecture to incorporate your own models.

After this, SPW automatically transforms your design into an


# EDA-software advances abound for analog, synthesis areas 

Engineers look to design analog circuits at a higher level, and synthesize more of their designs. BY ISA MIILIWTV

Although electronic design automation (EDA) has matured for much of the industry, some areas of EDA can stand significant improvement. At this year's CICC, many of the designautomation papers focus on two of those trouble spots: analog and mixed-signal design, and analog and digital synthesis.
In session 8, a paper from the University of Calif. at Berkeley explains a top-down, constraint-driven design methodology with five key points for analog ICs. The first is that the methodology must be a top-down hierarchical process starting from the behavioral level based on early verification and constraint propagation. It must also have both bottom-up accurate extraction and verification, and automatic and interactive synthesis of components with specification constraint-driven layout design tools. The fourth point is that the methodology must include maximum support for automatic synthesis tools to accommodate users of different levels of expertise, but it shouldn't force these tools upen users. This isn't an automatic synthesis process. Lastly, the methodology must consider testability at all design stages.
The top-down process implies a well-defined behavioral description of the analog function. Characterizing analog-circuit behavior is quite different than characterizing digital circuits. Analog characterization must account not only for the function that the circuit will perform, but also for the second-order nonidealities intrinsic to analog operation.
To shorten the design cycle, it's essential that design problems be discovered early on. That's why behavioral simulation is so important to any methodology. Simulation can help select the correct architecture


1. AN ANALOG MODELING AND SIMULATION environment developed at the University of Illinois provides rapid prototyping of primitives (iMacGen), automatic numerical-consistency checking (iMacChk), macromodel optimization (iMaverick), and simulation (iMacSim).
with which to implement the analog function, while staying within the nonidealities that a given set of system specifications will permit.
Another paper on analog design addresses the automatic generation of analog models for behavioral simulation. Vanderbilt Univ., Nashville, Tenn., and AT\&T Bell Laboratories, Allentown, Pa., join forces in session 12 to explain the automatic generation of transient simulation models for AT\&T's mixed-mode behavioral simulator. The models are generated from higher-level transfer-function specifications in the $s$ and $z$ domains. Behavioral models can be defined at varying levels of abstraction. They can be defined in terms of statespace models, algebraic expressions, and mixed algebraic and differential equations. The individual simulation models, which are written in the Analog Behavior Circuit Description

Language (ABCDL), represent the subsystems that are linked to simulate the functional behavior of an entire system.

A large class of analog systems, such as filters, can be represented at a behavioral level in terms of s-domain or $z$-domain transfer functions. The behavioral transient simulation models for these systems are based on differential equations or state variables. Manually generating such models entails the derivation of the state-variable model, and encoding the state-variable model into the behavioral description language. The manual procedure, however, can be difficult and error-prone.

The automatic model-generation programs gensims (s-domain) and gensimz (z-domain) derive appropriate state-variable models from transfer-function specifications using the phase-variable technique.

These model generators create an ABCDL behavioral model for an analog subsystem described by a higherlevel transfer function. Also generated are the model connectivity definition to interface with other simulation models, as well as a set of test vectors or signals for standalone verification of the generated behavioral model.

Macromodels can greatly reduce system-simulation time. These models, which capture the key I/O characteristics of a complex circuit in a simplified model, must trade off accuracy against the simulation speed-up that's needed. But for circuit designers without a CAD background, macromodel construction can be frustrating. The primitives may have hidden numerical problems, such as non-convergence, discontinuities, and numerical overflow. A paper from the Coordinated Science Laboratory (CSL) of the University of Illinois, Urbana-Champaign, in session 12, describes a set of tools that can create, simulate, and optimize analog macromodels. (Fig. 1).

To use the system, the engineer first identifies the circuit block to be replaced by a macromodel. Then a macromodel is constructed using primitives. Primitives that don't already exist can be added to the simulator in an AHDL-like format. The first program, iMacGen, checks the syntax of the AHDL description of a new primitive, translates it into a C file, compiles it, and links it to the iMacSim macromodel simulator. Once the primitive is created, its numerical integrity must be checked before it can be safely used. A tool called iMacChk enables the primi-tive-debugging mechanism, and simulates the primitives in the userspecified region of operation. Simulation is under extreme conditions to ensure that the primitives have no hidden numerical problems.

2. THE DESIGN FLOW for Compass Design Automation's ASIC-synthesis software starts with a VHDL or Verilog description that's eventually partitioned into random-logic and data-path sections. The sections are synthesized with two compilers, resulting in data paths with better speed and area performance.
ing algorithms used in the mixed-mode simulator. The CSL of the University of Illinois, Urbana-Champaign, describes a program in session 12 called iSplit that automatically recognizes collections of transistors as higher-level blocks. Thus, the iSplice3 mixed-mode simulator receives a circuit description that's broken down into its analog and digital portions-difficult and time-consuming manually.

The iSplit program reads in a transistor net list in iSplice format and generates a new net list containing high-er-level models that are recognized in the transistor network. Initially, the transistor circuit is divided into strongly connected components (SCCs) based on transistors connected at the sources and drains. Then the program makes two passes to identify higherlevel blocks in each of the SCCs. In the first pass, the program recognizes any complex CMOS gates. In the second, it attempts to recog-

After all of the primitives are entered and debugged, a macromodel with a given set of parameters can be constructed. Designers use iMaverick to optimize the macromodel parameters to their specification. After optimization, the macromodel is employed in iMacSim-a multilevel analog simulator that allows behavioral, macromodel, and circuit-level descriptions to be specified in one input file-as part of a larger simulation. The simulator combines the different algorithms needed for each type of simulation, and further reduces run time by event-driven techniques.

With mixed-signal ICs growing more complex, mixed-mode simulators are springing up to aid in their development. Until now, the designer has been responsible for choosing the levels of simulation for a given circuit. But this is a tedious and er-ror-prone task, because the designer may not be familiar with the underly-
nize user-defined cells that are kept in a library file. This process continues until each of the circuit's highlevel blocks are recognized.

It should be noted, however, that using higher-level models isn't always appropriate. That's because several existing conditions can cause the logic elements to give incorrect partitioning results. Examples include situations where an input of a gate assumes a voltage in the invalid region between $V_{I L}$ and $V_{I H}$, or if two gates are driving the same node, as in a wired-OR connection. If any such situations occur, the higher-level model can't be used. But a modified iSplice3 simulator that supports a dynamic approach can solve the problem. It stores a logic model and a complete transistor description for each gate. If it detects a situation that could cause the gate-level model to give a wrong result, the transis-tor-level description is switched in
and is used from that point on.
Another approach for mixed-mode simulation involves using general building blocks to simulate sampleddata systems (SDSs). In session 12, Analogy Inc., Beaverton, Ore., describes its efforts to use such blocks to model a sigma-delta analog-to-digital converter. The blocks, known as SDS templates, have analog states as their inputs and outputs. The transfer functions of the SDS templates are specified in the $z$ or $s$ domains. Interface templates to make connections between three types of signals (continuous analog, analog state, and digital state) have also been developed. These interface templates allow a mixed-mode system of mixtures of analog, SDS, and digital parts to be simulated.

In using the approach to model a triple-state sigma-delta ADC, it was found that using SDS templates had a number of advantages. One is that they can mix three types of signals.

Another is the ability to specify transfer functions in either the z or s domains, depending on the designer's convention. A third is the speed and convenience of the approach. With the templates, an SDS could be simulated at the system level to verify the system's specification before designing at the transistor level.
By partitioning a VHDL description of a digital system into datapath and random-logic blocks, a new method of synthesizing high-density bit-slice data paths creates layouts that are faster and smaller than standard-cell-based random-logic designs. In one technology, the approach yielded a high-speed, 16-bit-data-path adder that was about 40\% smaller and $40 \%$ faster than a similar standard-cell adder. Compass Design Automation, San Jose, Calif., has determined in session 5 that partitioning a high-performance ASIC design in this fashion eliminates the suboptimal data paths that result
from using register-transfer-level synthesis tools. These tools map data-path operations into a gate-level random-logic description, which is then implemented in standard cells.

In the new approach, after the VHDL description is translated into an intermediate representation (IR), the IR is optimized using compileroptimization techniques, such as the elimination of common subexpressions. The IR is then partitioned into two parts. The first part is synthesized in random logic, and the second is synthesized using cells from a data-path library (Fig. 2). The library contains such cells as adders, subtractors, and ALUs. It also contains various cells for area and speed trade-off, such as high-speed (largearea) and high-density (low-speed) adders. With these cells, the tool tries to create the smallest design that meets a given timing constraint by selecting the appropriate cells and resource sharing. $\square$

# Mixed-signal, analog testing covered in CICC sessions 

## The two hot topics join subjects like data compaction and boundary-scan techniques. BY DOW NOHFMWU

With the increasing complexity of ICs, the importance of concurrent engineering and design for testability cannot be overemphasized. Test engineers must get involved in the design process as early as possible. Even then, without the appropriate tools, the team will find that test development takes more time than circuit design. Recognizing this need, the CICC includes two technical sessions devoted to test. Two more CICC sessions are titled "High-performance devices and test methodologies" and "Design partitioning and formal verification".

Mixed-signal devices are proliferating, but few tools exist to help generate test programs for mixed-signal testers. A paper in session 2 by William H. Kao and Jean Xia of Cadence Design Systems, Santa Clara, Calif.,
and Tom Boydston of Teradyne, Boston, describes such tools. The authors show how designers or test engineers can use the new tools to capture test information during the design phase, then automatically create test programs for test modules, order and prioritize the tests, and create the final test program.

Tester-required information and other test data, in the form of testmodule schematics, is captured during the design phase using a schematic editor. The editor also captures the full test schematic, which includes tester resources, loadboard components, and a symbolic abstraction of the device under test. On the test schematic, graphic icons or symbols represent every tester resource. The symbols may be considered generic, but the underlying properties
are tester-specific.
Next, a test sequencer allows the engineer to graphically arrange the order of the specific tests. Users can change the order as their needs change. Finally, the source-code generator takes the information supplied by the full test schematic and the sequencer tool, and automatically creates code needed for the requested tests. The code is written in the language of the target tester.

Another subject that's becoming more common, analog ICs, is discussed in two papers. In a paper in session 17, E. Paul Ratazzi of the Rome Laboratory at Griffiss Air Force Base, Rome, N.Y., describes an attempt to find a way to measure the fault-detection coverage that a test sequence provides for a specific analog device. Ratazzi notes that
measuring fault coverage is important in the design of complex digital devices. Analog designers, however, have been unable to quantify fault coverage, mainly due to the nondeterministic nature of analog circuits.

The first step in the effort was to sponsor the development of techniques for defining a fault dictionary for a circuit. To do this, faults can be inserted, one at a time, into the device under test, whose output is then recorded in the fault dictionary. Many iterations are needed to account for the circuit's nominal component variations. Data representing an unknown circuit condition is presented to the resulting measurement tool. Using the fault dictionary, the tool makes a statistically based decision to determine a circuit fault. Consistently incorrect results indicate a fault that the test circuit doesn't propagate to its output, a fault not covered by the test sequence.

Experiments have turned up many faults that are detected by one type of test but not by another type, says Ratazzi. The paper concludes that a number of concerns must be addressed before the techniques being investigated are deemed useful.

Analog circuitry is also the subject of a paper in session 17 by Sudhir M. Gowda, Bing J. Sheu, and Joongho Choi of the University of Southern California at Los Angeles. The authors show how to test electronic neural-network chips, which consist of large arrays of several thousand synapse cells interconnecting input and output neuron arrays.

The test sequence used was to first test the input and output neurons, next test the synapse array, and then compare achieved performance to a benchmark application (Fig. 1). A fault's effect on network operation depends on the design style used to build the network, so the test method must exploit the behavior of circuit elements in a specific implementation. The authors describe a detailed measurement setup and results of tests on two types of network chips. The parametric test of the neurons involves measuring dc and transient characteristics of


## 1. HELP IN TESTING ANALOG neural-network processors is available in the form of a systematic test procedure. The procedure includes a comparison of results against an appropriate benchmark application.

single neurons. The parametric tests of the synapse array determines the dynamic range and linearity of individual synapse cells.

Results are presented in the form of a histogram to which a Gaussian curve was fitted and normalized. Curve characteristics, such as the mean and standard deviation, were used to evaluate the circuit's ability to run error-free. The authors note that a benchmark application can help determine the tolerable mean and standard deviation.

Two authors from AT\&T Bell Laboratories, Princeton, N.J., note that the massive amounts of test data generated by today's ICs make testdata compaction an important issue. In their paper, presented in session 13, Eleanor Wu and Marsha Ramer Moskowitz describe a real-time compaction scheme that uses multiple input shift registers (MISRs) in a type of signature analysis. They say their technique can save $65 \%$ in hardware costs compared to other schemes while adding only $1 \%$ to the error-escape probability.

In the new technique, several outputs are space-compacted by a pattern recognizer (Fig. 2). In effect, the values of several outputs are coded
into a 0 or a 1 , depending on the occurrence of a particular pattern. The pattern-recognizer's output goes to one of the MISR cells for time compaction.

Because the technique uses space compaction, the error-escape probability depends on which outputs are grouped together. Wu and Moskowitz ran experiments on several circuits using randomly-selected groups of four, five, and eight outputs. The experiments were then run with groups of the same size but selected in a way that minimized overlap among the outputs.

In one circuit, the error-escape probability went from $9 \%$ for randomly selected groups of eight to $1.1 \%$ for groups of eight with minimal overlap. In another experimental circuit, the probability dropped from $1.3 \%$ to only $0.2 \%$ for a four-toone space compaction.
The new scheme is easy to implement, according to the paper. Engineers first select the outputs for space compaction using a straightforward bin-packing algorithm and a specified amount of overlap. They then choose the pattern for the recognizer. Tests showed that the pattern that most often occurred in true-

## The difference between AVX tantalum capacitors and the competition is just as noteworthy.

Ask an audiophile to explain why CDs are such an improvement over 78 's, and you'll hear phrases like "Superior performance." "Takes up less space." "There's no comparison." Talk to a design engineer about AVX tantalum capacitors and chances are you'll get the same response.

Quite simply, AVX tantalum products are a cut above the competition. That's because recent AVX advances give our tantalum chips greater volumetric efficiency than competing devices. So designers can specify higher capacitance values, even in applications that demand small footprints and lower board heights.

Of course, volumetric efficiency isn't the only reason our products are

music to designers' ears. AVX tantalum capacitors also offer remarkably low ESR levels, especially our advanced TEJ Series with sub 100 milliohm capability at 100 KHz . And our new line of tantalum fuse capacitors provide built-in circuit protection, which eliminates the need for standalone fuses.

Breadth of line is another noteworthy AVX advantage. As proof, we
offer the industry's broadest range of molded tantalum chips, plus a complete range of military and high-rel products for throughhole and SMD applications. We're also the world's largest producer of dipped radial tantalums. So chances are, we can satisfy even the most unique customer demands.

Does all this make AVX tantalum capacitors sound better than the competition? We thought so. For more information - or a copy of our Tantalum Capacitor Catalog - call us at 803-448-9411. Or simply contact your nearest AVX representative.

Ask the World of Us.
AAVVK CORPORATION
A KYOCERA GROUP COMPANY

value simulation can be used.
Signature analysis and data compression are also the subjects of a paper in session 13 by D. Jani, B. Cohen, and J.M. Acken of Intel Corp., Santa Clara, Calif. The authors present two scenarios involving a design with built-in self test (BIST) based on linear-feedback shift registers (LFSRs). In the first, test patterns are repeatedly applied to the LFSRbased signature analyzer. In the second, a circuit under test with k outputs is connected to a MISR with $r$ stages, where $k$ is less than $r$.

The authors analyze two practical design issues: The effect on error masking and aliasing of applying repeated test patterns to an LFSR, and the effect on error masking and aliasing of tap-point selection on the MISR. According to the paper, the length of the LFSR should be chosen to meet the minimum-acceptable level of aliasing. And when the circuit under test has fewer outputs than the MISR has stages, the selection of the tap point affects both aliasing and error masking. The engineer's goal is to ensure that the tap selection maintains the distribution of possible MISR input sequences.

Included in the paper is a review of the standard calculations for error masking in LFSR-based BIST. The paper also covers the error calculations for optimum tap selection when an MISR is used.

Boundary-scan techniques have been well accepted since their adoption as a formal standard two years ago (IEEE-1149.1). But designers can still use some help in implement-

2. IN A NEW TECHNIQUE FOR DATA COMPACTION, several outputs are first space-compacted by a pattern recognizer. The recognizer's output then goes to a multiple-input shift register for time compaction.
ing the on-chip logic required by the design-for-testability standard. A paper in session 13, authored by Madhu Reddy et al. from Motorola's ASIC Div., Chandler, Ariz., describes how the company created the test-access port and boundary-scan chain (BSC) logic on the H4C family of $0.8-\mu \mathrm{m}$, three-layer metal highdensity CMOS gate arrays.

To ensure easy access to the chip's core, the authors note, the BSC cell devices are laid out on the top of the I/O buffer, with BSC signal lines running through the buffer between the top row and the bottom row of the BSC devices. When the BSC of other I/O cells are on adjacent I/O sites, the signal lines are connected by abutment. At an unused I/O site,
the lines are continued by means of a special "wire cell."

The H4C implementation offers a number of advantages including compactness, $100 \%$ usage in the chip's periphery, less routing congestion in the core area, less delay in the signal path because the multiplexer in the path is also in the periphery, and the elimination of race and hold problems because the skew between clock signals for adjacent BSC cells is minimal. The design also allowed a high BSC clock speed, use of power/ground and unconnected I/O sites for BSC logic, and electrical isolation of the BSC logic from noise. A test chip has been manufactured, and the test logic has been operated at over $25 \mathrm{MHz} . \square$

# CICC unfurls an array of advanced ICs for communications 

## Various semiconductor processes are being explored for smaller, faster, and lower-power ICs. BY MIIT LIDVITI

Advanced concepts in VLSI IC design at this year's CICC are promising dramatic improvements across the broad spectrum of communications technology. Chip designers are
pulling out all the stops in applying CMOS, biCMOS, silicon bipolar, and gallium-arsenide processing technologies to produce smaller, faster, and lower-cost semiconductors with
mixed-signal capability. These chips will implement a wide variety of communications standards, protocols, and signal-processing algorithms. Hoping to reap the benefits of these


SPT7912 \&
SPT7922-30 MSPS,

CIRCLE 198 FOR U.S. RESPONSE
CIRCLE 199 FOR RESPONSE OUTSIDE THE U.S.

ECL or TTL $\$ 250.00$

Meet the world's first monolithic 12-bit high-speed A/D converters - from SPT. With power dissipation as low as 1.1 watts and prices starting at $\$ 150$, you can forget about expensive, power-hungry hybrids. Features include on-chip track/hold, $+/-2.0 \mathrm{~V}$ analog input range, 67 dB SNR, and a spurious-free dynamic range of 74 dB . Perfect for your medical imaging, instrumentation, advanced military, and digital communication systems. For more information about SPT's wide selection of high-speed converters including 8 -, 10 - and 12 -bit resolutions, call our Product Hotline today. 1-800-643-3SPT (778) 1510 Quail Lake Loop, Colorado Springs, CO 80906 FAX 1-719-540-3970
developments are systems ranging from personal-communications terminals, internetworked computers and peripherals, and high-performance TV.

The Cellular Telecommunications Industry Association announced that last year saw the number of cel-lular-telephone subscribers in the U.S. jump $43 \%$ to a total of 7.6 million. In Europe, 15 to 20 million people are expected to use the Digital European Cordless Telecommunication (DECT) system by 1999. Semiconductor companies are answering the demands of the portable and mobile communications market by producing highly integrated, cost-effective analog and digital circuits that operate at higher frequencies and with lower voltages and less current.

This trend is apparent in session 1 covering global wireless communications. In this session, Qualcomm Inc., San Diego, Calif., overviews the code-division, multiple-access (CDMA) system being proposed as a North American digital-cellular system standard. Over-the-air specifications, system implementation, and
end-to-end spread-spectrum system functions are examined.

A second Qualcomm presentation describes a single-chip mobile-station modem that supports both the existing analog cellular standard and the proposed new digital standard. Built on a $0.8-\mu \mathrm{m}$ double-metal CMOS process, the modem integrates an original 3-chip set onto one ASIC containing about 350,000 transistors and 24 kbits of static RAM. The circuit includes most of the hardware functions required in the subscriber unit.

In session 10, Philips Kommunikations Industrie AG, Nuremberg, Germany, reports on its ASIC approach to building a single-chip DSP core. The ASIC integrates the functions required in a $900-\mathrm{MHz}$ GSM handheld terminal (GSM is the European standard for digital mobile cel-lular-radio systems). Called the KISS-16V12, the ASIC includes 11-kwords-by-16-bits of ROM, 2.5-kwords-by 16 -bits of RAM, a 16 -by16 -bit multiplier, and 13 independent interrupt sources. The $1-\mu \mathrm{m}$ CMOS device operates with an instruction
cycle time of 50 ns .
In the same session, GSM devices are also the subject of two joint papers from Alcatel Bell Telephone, Antwerp, Belgium, and Alcatel Radiotelephone, Colombes, France. The first device is an $85-\mathrm{mm}^{2}, 1.2-\mu \mathrm{m}$ CMOS DSP core used at the transmitting and receiving ends of a GSM communications link (Fig. 1). At the transmitter side of the circuit, the device converts a $104-\mathrm{kbit} / \mathrm{s}$ digitized voice signal into a $13-\mathrm{kbit} / \mathrm{s}$ stream, using an algorithm that's based on regular pulse excitation, long-term prediction, and linear-predictive coding. The reverse operation is performed on the receiver side.

Alcatel's second paper describes a baseband transceiver chip for a handheld GSM portable station. The $38-\mu \mathrm{m}^{2}$, mixed-signal CMOS device supports the various ASICs in a radio subassembly for a GSM handheld terminal by providing channel filtering, controlling mismatches between the I and Q channels, and supporting predictive AGC.

Another development in session 10 comes from National Semiconductor


1. THE DISTRIBUTED-PROCESSING ARCHITECTURE of Alcatel's voice encoder/decoder chip ties the data bus and central data memory to the DSP core, the channel encoder/decoder interface, and the codec interface through a DMA mechanism. The DSP core handles all computationally intensive tasks, and the channel encoder/decoder performs real-time bit shuffling and reordering. Synchronizing speech-related tasks is done by the activation section of the two-part control interface. The codec interface uses a pointer function to store and retrieve samples to and from the buffer memory.


## More Signs of the Times.

The signs of the times are everywhere. Designers are demanding greater speed and greater functionality at lower cost. And they're turning to Headland's Virtual Cache ${ }^{\text {Tw }} 486$ Chip Set and Windows Express ${ }^{\text {tw }}$ Local Bus VGA for unbeatable price/performance.

## HTK340

## Virtual Cache ${ }^{\text {m }} 486$ Chip Set

Team up Headland's HTK340 Virtual Cache 486 core logic chip set with Intel's new super-fast 486DX2.

The result is a blistering

CORE LOGIC
$(486 \mathrm{DX} 2)+($ HTK340 $)=29.3 \mathrm{MIPS}$
byte gathering write buffer and out-of-order operations, the HTK340 offers the best price/performance in the business.

## HT216-32

Windows Express"' Local Bus VGA
With Headland's HT216-32 local bus, commands

GRAPHICS $\qquad$ and data are transferred at speeds

## WINMARK $=8.1 \mathrm{M}$

 up to 33 MHz . By incorporating Windows ${ }^{\text {T }}$ raster operations, the Windows Express local bus graphics controller will boost the performance of Windows applications significantlyas much as four times faster than SVGAs. Without a costly co-processor or VRAM.Call Headland now for more information on our complete line of local bus core logic and graphics products. And follow the signs to the products of the future.

## Headland <br> Technology Inc

46221 Landing Parkway, Fremont, CA 94538 800-238-0101

Corp., Santa Clara, Calif. The company created an experimental transceiver chip set for $1.9-\mathrm{GHz}$ DECT (Digital European Cordless Telecommunication) systems. Fabricated with a $0.8-\mu \mathrm{m}$ biCMOS process that has a $15-\mathrm{GHz} \mathrm{f}_{\mathrm{t}}$, the chip set consists of a down/up converter, a quadrature receiver, and a quadrature transmitter.
Communication ICs that operate on just a trickle of power are described by Toshiba Corp., Kawasaki, Japan, in session 10. The company has developed a $0.8-\mu \mathrm{m}^{2}$, GaAs dual-modulus prescaler for single-cell battery operation. Implementing 60/64 and 120/128 frequency dividers, the $1-\mathrm{GHz}$ prescaler chip draws 5.5 mA from a $0.8-\mathrm{V}$ source and is functional down to 0.65 V .

A similar trend is exhibited in session 24 where engineers from Motorola Inc., Austin, Texas, and Mesa, Ariz., discuss a biCMOS frequency synthesizer for portable telephones. This device operates from 2.7 V drawing 7.6 mA at a $1.2-\mathrm{GHz}$ input.
Several sessions offer technical papers involving optical-fiber data links. In session 1, Applied Micro Circuits Corp., San Diego, Calif., introduces a $1.0625-\mathrm{GHz}$ transmitter-receiver chip set that can be used with 200 - to $1244-\mathrm{MHz}$ fiber-based digitalinterface applications. The chips are implemented with mixed-signal ECL/TTL logic arrays fabricated with a $1-\mu \mathrm{m}$ bipolar process. A custom phase-locked loop (PLL) is integrated on the chips. Customizing the logic cells creates transceiver designs for popular data-communications and telecommunications applications, such as SONET, HIPPI (high-performance parallel interface) serial, and Scalable Coherent Interface.
A biCMOS implementation of a related device is the subject of a session 29 presentation by the Massachusetts Institute of Technology,


## 2. IN THE DUALLLOOP ARCHITECTURE of MIT's transmit/receive IC, the transmit frequency-synthesis

 loop (bottom) consists of a voltage-controlled oscillator (VCO), a prescaler, phase-frequency detector, and a loop filter to generate the transmit clock from a reference frequency. With an identical VC0, phase detector, and loop filter, the receive loop (top) uses the transmit-loop control voltage as a coarse adjustment to its VCO. Feedback for this loop is through a fine adjustment to the VC0 to ensure that the loop center frequency is within the VCO mismatch of the input data rate.Cambridge, Mass. The crux of the paper involves a transceiver chip set fabricated in a $1.2-\mu \mathrm{m}$ process. The devices use PLLs for frequency synthesis and clock recovery in a mas-ter-slave architecture. The frequency reference is employed so that the transmit loop can set the center frequency of the receiver loop (Fig. 2). The circuits consume 750 mW from a 5 -V supply.
Multiplexers and demultiplexers are key components in high-speed optical communication systems. For SONET applications, National Semiconductor reports on a $0.8-\mu \mathrm{m}$ gate array with 700 ECL gates and 2000 biCMOS gates for implementing a SONET 2.4-Gbit/s multiplexer or demultiplexer. In addition to circuit operations, this session 1 presentation describes in detail the unique design of the 68 -pin leaded chip carrier that houses the array. For high-frequency operation, the package uses short leads and has seven different planes to handle $2.4-\mathrm{GHz}$ inputs and out-
address SDH and SONET devices. AT\&T Bell Laboratories, Allentown, Pa., has developed two 30 kgate, $0.9-\mu \mathrm{m}$ CMOS chips. They interface the European $140-\mathrm{Mbit} / \mathrm{s}$ CEPT-4 network with 156-Mbit/s SDH-based networks for $2.5-\mathrm{Gbit} / \mathrm{s}$ transmission over SONET. One chip converts incoming CEPT-4 signals into STM-1 (Synchronous Transfer Mode) signals. The other device performs the reverse operation. A second SONET-related paper by TranSwitch Corp., Shelton, Conn., introduces a single-chip overhead terminator that provides universal access to SONET/SDH signals. The $1-\mu \mathrm{m}$ CMOS device contains 220,000 transistors and measures 430 by 430 mils.
Yet another STM signal-handling device is describe in session 29 by Swindon Silicon Systems Ltd., Swindon, England. The company developed a silicon bipolar three-chip set for multiplexing, demultiplexing, and routing STM 16 data channels at 2.5 Gbits/s, per CCITT Recommendation 709. The chip set consists of a

16:1 multiplexer, a demultiplexer functioning as a 16 -bit serial-to-parallel converter, and a 12-by-12 crosspoint switch. This session also includes a report on a sin-gle-chip ISDN U-interface transceiver, jointly developed by AT\&T Bell Laboratories engineers from facilities in Murray Hill, N.J.; Naperville, Ill.; and Whippany, N.J. The $44.4-\mathrm{mm}^{2}, 0.9-\mu \mathrm{m}$ CMOS chip can drive five miles of AWG 26 cable with 260 mW .

Two session 23 papers describe devices used at the physical fiber interface. Stanford Univ., Stanford, Calif., reports on an integrated 16GHz GaAs and silicon bipolar optical receiver with an equivalent input noise of less than 3 $\mathrm{pA} / \sqrt{\mathrm{Hz}}$. The presentation focuses on device-processing sequences used to integrate
 the GaAs and silicon bipolar structures. In the same session, researchers at Katholieke Univ., Leuven, Belgium, describe an integrated 150-Mbit/s LED driver and p-i-n receiver for optical communication. The $0.8-\mu \mathrm{m}$ CMOS chip exhibits a $10^{4}$ ratio between the $60-\mathrm{mA}$ LED-driver modulation current and the $10-\mu \mathrm{Ap}$ -i-n-receiver modulation current. The 1.3-by- $0.6-\mathrm{mm}$ chip draws 27 mA from a 5 -V supply.

Most papers in session 14 apply to broadband communications systems employing ATM (Asynchronous Transfer Mode) packet switching. A joint presentation by AT\&T Bell Labs, Holmdel, N.J., and Silicon Design Experts, Lakewood, N.J., reveals a $32-$ by- $32,200-\mathrm{MHz}$ Batcherbanyan fabric chip for ATM switching. The $0.9-\mu \mathrm{m}$ CMOS device processes 11 million packets/s, performs 2.6 trillion bit manipulations/s, and has a total data throughput of over $5 \mathrm{Gbits} / \mathrm{s}$. The 12 -by- 12 mm die contains 380,000 devices and dissipates 7.5 W at 200 MHz .

Designers at Centro Studie Laborati Telecomunicazioni, Torino, Italy, introduce a 4 -by-4 shared-memory ATM switching element that operates on four incoming 622-Mbit/s

ATM data streams. Output data is delivered through four 8-bit parallel ports at the same speed, for a total throughput of 5.8 Gbits/s. The $9.2-$ by-9.2-mm device contains 350,000 transistors, dissipates 1 W at a frequency of 90 MHz , and operates on a $90.68-\mathrm{MHz}$ clock.

Future B-channel ISDN systems must support a range of services, from high-bit-rate, delay-critical (such as HDTV) to low-rate, delayinsensitive (such as telemetry). Researchers at Telecom Australia Laboratories, Clayton and Melbourne, Australia, have devised an experimental three-chip set. Detailed in session 14, the set consists of a sorter chip, an Omega switch, and an out-put-queue controller chip. The three chips form the core of a 32 -by- 32 , 50 Mbit/s output-buffered, self-routing ATM switch fabric with multiple levels of cell delay and discard priority. The $2-\mu \mathrm{m}$ CMOS chip set operates at a rate of $50 \mathrm{Mbits} / \mathrm{s}$ for a throughput of $1.6 \mathrm{Gbits} / \mathrm{s}$.

B-channel ISDN service is also the target application for a 50-MIPS cell processor divulged by Bellcore, Morristown, N.J., in the same session. This device is a RISC processor with
a custom instruction set for performing admission control, header processing, and other ATM cell-processing functions (Fig. 3). Fabricated with a $1-\mu \mathrm{m}$, double-metal CMOS process, the 9 -by- $9.5-\mathrm{mm}$ die contains 180,000 transistors. All instructions are performed in a single cycle of 20 ns minimum duration.
In session 14, a joint presentation by BNR Europe, Harlow, U.K., and SGS-Thomson, Milan, Italy, describes a prototype internetworking ASIC for protocol conversion between SDH-based networks and ATM networks. Operating on a $19.44-\mathrm{MHz}$ clock, the $1.2-\mu \mathrm{m}$ CMOS chip with 300,000 transistors has an 8 -bit parallel architecture. With a built-in cell-based protocol, data and control cells can share the same transmission media. The chip measures 11.07 by 11.85 mm .

In session 29 , the University of California at Los Angeles, describes an interesting development for modem applications. Its decision-feedback equalizer chip can be programmed to equalize QPSK (quadrature phase-shift keying), 16-QAM (quadrature amplitude modulation), 64-QAM, or $256-\mathrm{QAM}$ signal for-
$\leftarrow$ CIRCLE 113 FOR RESPONSE OUTSIDE THE U.S.
mats. The equalizer exhibits a maximum speed of 60 MHz ( 60 baud ) with 1.5 W of power consumption, which is equivalent to $480 \mathrm{Mbits} / \mathrm{s}$ in a 256 QAM system. The $1.2-\mu \mathrm{m}$ CMOS device contains 70,000 transistors on a $4.9-\mathrm{x}-7.0-\mathrm{mm}$ die area.

SGS-Thomson Microelectronics, Grenoble, France, presents a session 2 paper involving an ASIC implementation of a V.32bis/facsimile modem chip set. The chip set consists of two devices: a digital-signal processor and an analog front-end for voicegrade modems up to 19.2 kbits/s with echo-cancelling capability. Low power consumption positions the chip set as a candidate for laptop and notebook microcomputers.
Video and speech processing is the subject of session 26 , which begins with a review of video-compression options by General Electric, Schenectady, N.Y. The authors survey standards, algorithms, and commer-
cially available hardware, and detail the trade-offs between programmable and algorithm-specific implementations. Attention is paid to the needs of medical imaging.

LSI Logic Corp., Milpitas, Calif., follows with a description of a twochip set which implements the baseline JPEG image-compression and decompression algorithms. The chip set is fabricated in a $1-\mu \mathrm{m}$ CMOS cellbased process, and consists of a dis-crete-cosine-transform (DCT) processor and a JPEG coding processor. The chip set performs DCT, quantization, and variable-length Huffmann coding, as well as their respective inverse operations. The chip set has been tested at pixel rates beyond 30 MHz , and reportedly can handle any data-compression ratio. A second LSI Logic paper describes a 31,000-gate inverse-DCT processor for HDTV applications. Operating at 40 MHz , the CMOS array-based de-


UTMC's next-generation S $\mu$ MMIT uses the power of a RISC processor to create an intelligent 1553 Bus Controller, Remote Terminal and Monitor on a single chip. It's easy to program, compatible with MIL-STD-1553, and packs more functionality into less space. Call today for your FREE S $\mu$ MMIT Design Package.

## Complete Flexibility

CIRCLE 166 FOR U.S. RESPONSE
CIRCLE 167 FOR RESPONSE OUTSIDE THE U.S.
vice performs the 8 -by- 8 IDCT for digital HDTV decoders by converting four 14 -bit DCT coefficients into four 11-bit pixel values every cycle.

An experimental high-speed entropy decoder chip for HDTV is the subject of a paper by Bellcore, Red Bank, N.J., in session 26. Entropy coding exploits the statistics of the input data to get lossless compression. Consisting of a variable-length decoder and a run-length decoder, the chip has been simulated at 75 MHz . At this frequency, the vari-able-length decoder handles a maximum input rate of $1.2 \mathrm{Gbits} / \mathrm{s}$ and delivers a constant $600 \mathrm{Mbits} / \mathrm{s}$ at the output. Developed to demonstrate the feasibility of real-time entropy decoding at HDTV rates, it will be used in a $52-\mathrm{MHz}$ research prototype HDTV codec.

Session 26 also offers a simplified solution for cancelling video ghost images, as presented in a joint paper from TLW Inc., Burlington, Mass., and Philips Laboratories, Briarcliff Manor, N.Y. Where prior filter solutions required up to ten VLSI chips, the authors describe a 450,000 -transistor CMOS chip that contains a configurable IIR and FIR filter. A compact digital-filter stage operating at a $14.32-\mathrm{MHz}$ pixel rate contains 180 programmable taps. The $56.25-\mathrm{mm}^{2}$ chip operates from both 3.3 - and $5-\mathrm{V}$ supplies, and consumes 1 W at 3.3 V .

Another paper in this session describes a VLSI chip set for Chinese speech recognition. Researchers at the National Taiwan Univ., Taipei, have designed a $25-\mathrm{MHz}, 1.2-\mu \mathrm{m}$ CMOS two-chip set that implements a Viterbi processor and a linear-pre-dictive-coding processor. These two parts, which perform the computa-tional-intensive tasks required for speech-syllable recognition, are teamed with a tone recognizer implemented with a Texas Instruments TMS320C25 digital-signal processor. The intended application is in a PC add-on circuit board.

| H0w Valuable? | Circle |
| :--- | ---: |
| Highly | 535 |
| MODERately | 536 |
| SLightly | 537 |

## ELECTRONIC ENGINEERS RANK

##  <br> FOR OVERALL PERFORMANCE

1. DIG-KEY ..... 69\%
2. WYLE ..... 54\%
3. HALLMARK ..... 48\%
4. HAMILLON AVNET. ..... 47\%5. LEX/SCHWEBER ............... 45\%6. PIONEER STANDARD...... 44\%7. ARROW............................ $42 \%$8. MARSHALL ....................... 38\%9. NEWARK ......................... 36\%10. ALLIIED ............................. 32\%

The "1991 EETimes Distribution Study" asked electronic engineering managers to evaluate distributors on 13 different variables relating to service, quality, and price. They were rated on a 6-point scale with ratings of 5-6 qualifying as excellent. Out of more than 1,500 electronic distributors in the United States, Digi-Key ranked first for overall performance, a full 15 percentage points ahead of the pack. For all your electronic component needs and your FREE CATALOG, call, write or fax today!

## Because you're thinking fast...

## For 12-bit systems,

 we've combined state-of-the-artIf you're frustrated with fast parts that let you down on signal purity, here's good news. Comlinear's new 12-bit converter components zoom off the chart to give you simultaneous improvements in speed and performance.

## Converters to optimize your designs.

Choose our new 20MSPS CLC936 if you're looking for the fastest 12-bit A/D converter available that also delivers better than 73dB SFSR (Spurious-Free-Signal-Range), 65dB SNR (signal-to-noise ratio) and 0.7LSB differential nonlinearity. And if you need the very best in signal fidelity, choose the 15MSPS CLC935 with 77dB SFSR and 67 dB SNR.

## New high-speed multiplexer.

Here again, you get speed and signal purity. The CLC532 2:1 multiplexer delivers 12 -bit settling ( $0.01 \%$ ) in just 17 ns . Along with a low -80 dB harmonic distortion and better than -80 dB channel isolation @ 10MHz.

Fast, high-fidelity converter design has never been easier. Because now you can get the critical components from Comlinear... and avoid the usual performance tradeoffs. Call today for details.

Circle 217

## Solutions with speed

# Eight 14-Bit Voltage-Output DACs Squeeze Into A Single 28-Pin SOIC, Saving 20 To 30 Active Devices Per Octal DAC Package. IC's 8, 14-Bit DACS Share Resistor Ladder For MSBs 



## Frank Goodenolch

ny analog IC or system circuit designer who has tried to design a digital-to-analog converter is in for a surprise upon examining the MP7610/MP7611 DACs from Micro Power Systems. Multiple DACs sharing a single resistor network for one or more most-significant bits is, at first glance, "obvious." In Micro Power's converters, the eight, 14 -bit DACs on each IC share a 15 -tap resistor ladder to create the four MSBs. That is, a 15 -channel analog multiplexer, functionally in the analog section of each DAC, can select the voltage at any one of the ladder's 15 taps. If each DAC receives the same word, all will be tied to the same tap. A separate 10-bit, R-2R DAC provides the remaining 10 leastsignificant bits for each of the eight DACs (Fig. 1). In many applications, the single IC can replace over 20 active devices. However, its concept is anything but obvious.

Both the MP7610 and the MP7611 contain eight, 14 -bit voltage-output DACs. The former employs a serial digital I/O, and is squeezed into a 28 -pin DIP or a wide-body SOIC. The latter has a 14-bit parallel I/ $O$ that takes additional pins, hence it comes in a 44pin PQFP or PGA. Both use a pair of octal 12bit DACs, the MP7612 and MP7613, in their architectures. These 12 -bit DACs also use a common ladder for the four MSBs, but only 8 bits are required for the R-2R DACs. All four ICs are built on a proprietary $3-\mu \mathrm{m}$, refrac-tory-metal-gate biCMOS process that incorporates laser-trimmable thin-film resistors.

Applications for these ICs are numerous, including pin electronics for IC, pc-board, and system automatic test equipment. The de-

vices can trim and calibrate systems and subsystems of all kinds, as well as create set points in process-control systems. The serial I/O devices in particular lend themselves to process-control and other industrial systems, as they simplify the job of creating an optically isolated digital interface.

The company prefers to walk a little before running with their specifications because these ICs represent a completely new design.

## OCTAL 14-BIT VOLTAGE-OUTPUT DACs

The firm specifies just 12-bit accuracy. In other words, typical integral and differential nonlinearity (INL and DNL) of the 14 - and 12 -bit DACs are specified as $\pm 4$ and $\pm 2$ LSB, respectively. However, the DACs are better than 12-bit monotonic. Though laser-trimmable, the resistor networks in these first devices haven't been trimmed. The company believes 13 -bit accuracy is possible (at room temperature) and is currently working on a trimming routine. In addition, if a demand is seen from customers (or potential customers), 14-bit-accurate devices will be developed. Moreover, the company believes extending the technique to 16 -bit resolution is a matter of execution. When Micro Power starts trimming the present DACs, having just one network trim all eight DACs will increase yields and cut the time required for the trimming process, thus reducing costs.

Operating from $\pm 12-\mathrm{V}$ rails with a 5-V external reference, the outputs
of all four DACs swing $\pm 10 \mathrm{~V}$ while sourcing and sinking 2 mA . To conserve power consumption, which is typically 320 mW , full-scale output settling time to within $\pm 1 / 2 \mathrm{LSB}$ has been set at a conservative $30 \mu \mathrm{~s}$. But that specification may well drop to 15 $\mu \mathrm{s}$. The eight DACs' common resistor network provides them with an uncommon feature: inherent matching of INL, DNL, and gain. While DAC-to-DAC matching is specified as $0.05 \%$ of full scale, significantly better performance has been obtained. And like settling time, the specification can be expected to improve. Matching reduces the calibration time, as well as calibration-circuit complexity, of any multi-DAC application employing system or DAC calibration. One calibration does the job for all eight DACs. A lookup-table memory is reduced in size by a factor of eight.

A major application for these DACs is in systems that currently use a single DAC to continuously up-
date eight sample-and-hold amplifiers (SHAs) with inputs from a host processor. The octal DACs eliminate SHA errors, such as pedestal, droop, and digital control-signal feedthrough. In addition, the chip's analog and digital ground lines are completely isolated from each other, virtually eliminating the possibility of digital noise getting into the analog circuits.

## Daisy Chains

The MP7610 is equipped with a standard, three-wire, serial microprocessor interface with Data, Clock, and Load command lines (Fig. 1, again). A serial-data-out (SDO) pin is provided so that multiple MP7610s can be daisy-chained. In a system using multiple MP7610s, the SDO signal is fed to the serial-data-in (SDI) pin of the next IC in the chain. The SDO pin of the last MP7610 in the chain can be fed back to the processor for error checking before the Load command is transmitted. The


1. THE MOST-SIGNIFICANT BITS in the MP7610 octal DAC are derived from the 4 bits of the 14 -bit data word that are fed to each of the 8 DACs. The 4 bits select one of the 15 taps on the resistive voltage divider. The multiplexer's output is summed in an op amp with the output of a 10 -bit DAC that provides the LSBs.

## Limited Only By Your Imagination



Remember how quickly you could turn a concept into reality with a set of quality building blocks? How you always seemed to have just the right parts and how well they fit together? How easily you could modify your creation to explore creative alternatives?

Our VI-200 and VI-J00 families of high density converters, along with a host of compatible modular peripheral products, are designed to "plug and play" perfectly... offering you the flexibility, ease-of-use, quality and repeatability needed to implement virtually any power system solution. And with hundreds of standard models to choose from...input ratings from 10 to 400 Volts, outputs from 2 to 95 Volts and power expansion from Watts to kiloWatts... you won't be stuck at the last minute with "missing" parts.

You're not playing with toys anymore...which may be the most important reason for specifying Vicor's component-level "building blocks" for your next power system.


## OCTAL 14-BIT VOLTAGE-OUTPUT DACS

14-bit DACs use an 18 -bit input word consisting of 4 bits to address a particular DAC (of which only 3 are used), and 14-bit data. A reset input to all of the DAC latches brings each analog output to 0 V , regardless of the digital input word. In addition, the serial port is equipped with a disabling SDI-and-clock latch that isolates an unaddressed IC from noise on the clock or data lines.
Alternatively, multiple se-rial-I/O DACs can be connected in a parallel configuration in which all of the MP7610s share a common SDI bus, but each is controlled by a separate Load command. Because the SDO output is tristated when the Load signal is low, a single SDO line can still return the

2. EIGHT 14-BIT DACS are crammed onto this $70,000-$ mil ${ }^{2}$ chip. The secret behind this octal DAC's creation (a little more than one-half the chip is shown) is a 15 -tap resistive ladder that's shared by all 8 DACs to create their 4 MSBs.
data signal to the host. The parallel approach can also use an off-chip address decoder to control the Load command.
The MP7611's 14-line parallel interface contains doublebuffered latches and a readback line from the first bank of latches for each DAC. Double buffering permits singlecycle, double-cycle, or trans-parent-mode data writing. A two-bit address input selects the DAC to be loaded. The readback feature allows software to control the system-interconnect so that it can check the data words in the latches. Data is read back from the first latch bank, rather than the second, to isolate the individual DAC outputs from any transient effects caused by readback. Data to each DAC can be up-

## LOOKING FOR A QUALITY BOARDHOUSE? <br> ALL YOUR CIRCUIT BOARD NEEDS UNDER ONE ROOF



PCB MANUFACTURING

- 2 Day turn on multi-layers
- Prototype and production
- Gerber Data Review
- Database/Netlist test


TECHNICAL ASSISTANCE

- PCB layout tips
- Mfg cost cutting tips
- Artwork standards
- Gerber Data via modem, 24 hours (714) 970-5015


## CALL FOR A QUOTE <br> A MANUFACTURING, LAYOUT AND SUPPORT CENTER MURRIETTA

4761 E. HUNTER AVE. ANAHEIM, CA. 92807
TEL: (714) 970-2430 FAX: (714) 970-2406
CIRCLE 128 FOR U.S. RESPONSE
CIRCLE 129 FOR RESPONSE OUTSIDE THE U.S.

- Backplanes
- Impedance control
- Analog and ECL
- SMT both sides


## You Need Tree City USA

City trees add the soft touch of nature to our busy lives. Support Tree City USA where you live. For your free booklet, write: Tree City USA, The National Arbor Day Foundation, Nebraska City, NE 68410
(7) The National The Cational
Aftor Day Foundation

## OCTAL 14-BIT VOLTAGE-OUTPUT DACs


3. WITH THE AID OF external op amps, the current $\left(A_{1}\right)$ or voltage ( $A_{5}$ ) output of the MP761X family of 14 -bit DACs can be increased. Or their outputs can be summed ( $\mathrm{A}_{2}$ and $\mathrm{A}_{3}$ ) to increase resolution.
dated selectively, or all eight DACs can be updated simultaneously. A pair of reset inputs enable the output of selected DACs, or of all eight DACs, to be set to zero.
On the MP7611, the $-\mathrm{V}_{\text {reference }}$ is brought out to a pin that can be used as a checkpoint for the on-chip reference circuitry. A capacitor can also be hung on the pin to reduce noise.
Although the op amps are built with bipolar transistors, their changing bias currents in the divider (via the multiplexer) don't cause errors because the divider's total resistance is only $700 \Omega$. The result is a maxi-
mum equivalent Thévenin's source resistance of $350 \Omega$ at the midpoint of the divider.

In the chips' layout, the digital I/O runs the length of the right-hand edge, and the four MSBs are developed in the precision center section (Fig. 2). Having all of the precision circuitry in one small section of the die significantly increases yield. Four of the 10 -bit DACs lie above the precision section and four below. Their thin-film R2 R networks lie in the center, digital circuitry is on the right, and output op amps are on the far left. Two pins provided for plus and minus supplies minimize the length of the chips' power buses.
By using a few external op amps and/or discrete transistors, the outputs of the eight DACs can create a variety of interesting circuits (Fig. 3). If more current is needed, power buffer $\mathrm{A}_{1}$ can be added. And the good channel-to-channel MSB matching enables higher-order DACs to be created by combining the outputs of two of the ICs' DACs $\left(\mathrm{A}_{2}\right.$ and $\left.\mathrm{A}_{3}\right)$. The channel containing the resistor nR produces the LSBs, and its mate creates the MSBs. To operate in a noisy environment, $\mathrm{A}_{2}$ and $\mathrm{A}_{3}$ can be combined in differential circuit $A_{4}$. For a higher output, gain $\mathrm{A}_{5}$ can be added. $\square$

## Price And Availability

The MP7610, 11, 12, and 13 sell for $\$ 65.45$, \$66.94, \$59.50, and \$60.82 each, respectively, in 1000-unit quantities. All units are rated for operation from -40 to $+85^{\circ} \mathrm{C}$.
Micro Power Systems Inc., P.O. Box 54965, Santa Clara, CA 95056-0965; Tom Hardy, (408) 72T-5350

CIRCLE 511

| How Valuable? | Circle |
| :--- | ---: |
| Highly | 524 |
| Moderately | 525 |
| SLightly | 526 |

## DC-DC Converter Transformers and Power Inductors

All PICO surface mount units utilize materials and methods to withstand extreme temperature $\left(220^{\circ} \mathrm{C}\right)$ of vapor phase, 1 R , and other reflow procedures without degradation of electrical or
mechanical characteristics.

These units have gull wing construction and are packaged in shipping tubes, which is compatible with tube fed automatic placement equipment or pick and place manufacturing techniques. Transformers can be used for self-saturating or linear switching applications. The Inductors are ideal for noise, spike and power filtering applications in Power Supplies, DC-DC Converters and Switching Regulators.

- Transformers have input voltages of $5 \mathrm{~V}, 12 \mathrm{~V}, 24 \mathrm{~V}$ and 48 V . Output voltages to 300 V .
- Transformers can be used for self-saturating or linear switching applications
- Schematics and parts list provided with transformers
- Inductors to 20 mH with DC currents to 23 amps
- Inductors have split windings

> Deliverystock to one week
See EEM or send direct for PICO FREE PICO Catalog Electronics,Inc. 453 N. MacQuesten Pkwy. Mt. Vernon, N.Y. 10552 IN NEW YORK CALL 914-699-5514
FAX 914-699-5565


## dc to 2000 MHz amplifier series

SPECIFICATIONS

| MODEL | FREQ. <br> MHz | GAIN, dB |  |  |  | - MAX PWR. dBm | $\begin{aligned} & \mathrm{NF} \\ & \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \text { PRICE } \\ & \text { Ea. } \end{aligned}$ | \$ty. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 100 \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 1000 \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 2000 \\ & \mathrm{MHz} \end{aligned}$ | Min. (note) |  |  |  |  |
| MAR-1 | DC-1000 | 18.5 | 15.5 | - | 13.0 | 0 | 5.0 | 0.99 | (100) |
| MAR-2 | DC-2000 | 13 | 12.5 | 11 | 8.5 | +3 | 6.5 | 1.35 | (25) |
| MAR-3 | DC-2000 | 13 | 12.5 | 10.5 | 8.0 | +80 | 6.0 | 1.45 | (25) |
| MAR-4 | DC-1000 | 8.2 | 8.0 | - | 7.0 | +11 | 7.0 | 1.55 | (25) |
| MAR-6 | DC-2000 | 20 | 16 | 11 | 9 | 0 | 2.8 | 1.29 | (25) |
| MAR-7 | DC-2000 | 13.5 | 12.5 | 10.5 | 8.5 | +3 | 5.0 | 1.75 | (25) |
| MAR-8 | DC-1000 | 33 | 23 | - | 19 | +10 | 3.5 | 1.70 | (25) |

NOTE: Minimum gain at highest frequency point and over full temperature range

- 1dB Gain Compression
a +4 dBm 1 to 2 GHz
designers amplifier kit, DAK-2
5 of each model, total 35 amplifiers
only \$59.95

Unbelievable, until now...tiny monolithic wideband amplifiers for as low as 99 cents. These rugged 0.085 in.diam.,plastic-packaged units are 50ohm* input/output impedance, unconditionally stable regardless of load*, and easily cascadable. Models in the MAR-series offer up to 33 dB gain, 0 to +11 dBm output, noise figure as low as 2.8 dB , and up to DC-2000MHz bandwidth.
*MAR-8, Input / Output Impedance is not 50 ohms, see data sheet Stable for source/load impedance VSWR less than $3: 1$
Also, for your design convenience, Mini-Circuits offers chip coupling capacitors at 12 cents each. $\dagger$

| Size <br> (mils) | Tolerance | Temperature <br> Characteristic | Value |
| :--- | :---: | :---: | :--- |
| $80 \times 50$ | $5 \%$ | NPO | $10,22,47,68,100,220,470,680,1000 \mathrm{pf}$ |
| $80 \times 50$ | $10 \%$ | X7R | $2200,4700,6800,10,000 \mathrm{pf}$ |
| $120 \times 60$ | $10 \%$ | X7R | $022,047,068, .1 \mu \mathrm{f}$ |

# CIRCIE <br> 521 NEEDS N0 HEAT SINK 

MILTON WILCOX
Linear Technology Corp., 1630 McCarthy Blvd., Milpitas, CA 95035-7487; (408) 432-1900.

The constant-off-time topology produces a constant inductor ripple current of 800 mA pk-pk and an operating frequency that varies from about 45 kHz to 100 kHz over the 8 -to-24-V input range.

If the regulator output is shorted to ground, the LT1431 collector pin

Efficiency is important in pow-er-supply design, whether it's in the interest of extending battery life, or because there simply isn't room in the system for heat sinks. For switching regulators, the key to efficiency is to minimize switching losses.
A $5-\mathrm{V}$ regulator that requires no heat sinking can be built using the LT1158, which is a half-bridge, n channel, power-MOSFET driver (see the figure).

The regulator delivers efficiency better than $91 \%$ with a 12 -V input and 2-A output current. Typically, the LT1158 is most often used in pulse-width-modulated systems, such as motor controllers.
But in this case, it's the central element in a constant-off-time, currentmode switcher. The main switching device is MOSFET Q1, while synchronous switch Q2 replaces the Schottky diode typical of step-down regulators. Each MOSFET dissipates less than 400 mW at a $3-\mathrm{A}$ output, which eliminates the need for heat sinking.
The LT1158 monitors the current in inductor L1 by means of the voltage drop across current-shunt resistor $\mathrm{R}_{\mathrm{S}}$.

Normally, the LT1158 $\overline{\text { Fault }}$ pin would not conduct until the internal $110-\mathrm{mV}$ threshold was reached. But the LT1431 programmable voltage reference adds a loop that senses the output voltage and reduces the faultconduction threshold to conform to the required load current.

During each switch On cycle (Q1 on and Q2 off), the current in L1 ramps through the threshold set by the LT1431 reference, causing the LT1158 driver's Fault pin to conduct and fully discharge C1. This action pulls the input pin low, thereby initiating the switch Off cycle (Q1 off and Q2 on).


HIGH EFFICIENCY is obtained by synchronously switching two power MOSFETs in a step-down switching regulator. The LT1431 voltage reference combines with the LT1158 half-bridge driver to form a constant-off-time, current-mode loop.

The off time consists of two components. The first component is the time for the current in L1 to ramp down below the sense threshold, thereby releasing C1.

That's followed by the time for C1 to charge back up to the LT1158 input threshold $(1.4 \mathrm{~V})$, where the next switch On cycle starts. Variations in these two components with $V_{\text {in }}$ tend to cancel each other, resulting in a stable off time of about $8 \mu \mathrm{~s}$ for the circuit shown.
turns off, enabling the LT1158 current sense to revert to normal operation. This yields a current-limit value of four amperes.

From a construction standpoint, the layout's most critical aspect is the routing of the sense leads to avoid coupling from L1. The printedcircuit traces must be run together at minimum spacing or a twisted pair should be used. Another important consideration is that a Kelvin connection is required at $R_{S}$. $\square$

## IFD Winner

## IFD Winner for January 9, 1992

M. J. Salvati, Flushing Communications, 150-46 35th Ave., Flushing, NY 11354; (718) 358-0932. His idea: "Unit Lets Scope Look At 4 Traces.'

## VOTI

Read the Ideas for Design in this issue, select your favorite, and circle the appropriate number on the Reader Service Card. The winner receives a $\$ 150$ Best-of-Issue award and becomes eligible for a $\$ 1,500$ Idea-of-the-Year award.

# 2?TesTer Finds Shoris 522 0n LOADED B0aRDS 

ALEXANDER L. BELOUSOV

Acad. Anohina Str. 38-1, Suite 2, Moscow, 117602, Russia.

By combining a germanium diode with a low-voltage (1.5-V) supply, this simple tester can detect shorts and opens in cables and printed-circuit boards-even in the presence of mounted silicon semiconductors (see the figure). With the component val-
ues shown, the tester has a threshold of about $10 \Omega$. That is, the tester indicates a short circuit when it detects less than $10 \Omega$, and an open circuit otherwise. Its zone of uncertainty is about $2 \Omega$. The open-circuit voltage at the probe tips is about 200 mV low enough not to turn on any silicon


TO FIND SHORTS and opens on boards loaded with silicon components, this test circuit keeps its probe voltage below about 200 mV , low enough to ensure that silicon devices aren't turned on. The diode (D) is a germanium device.
devices. If the probe tips are shorted together, the current that flows will be less than 8 mA .
Transistors $Q_{1}$ and $Q_{2}$, together with resistors $\mathrm{R}_{1}$ through $\mathrm{R}_{7}$, make up the input balancing stage, which senses the resistance between points X and Y .
The input stage is essentially a bridge, consisting of $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{6}, \mathrm{R}_{7}$, and the resistance between X and Y .
Transistors $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ and their associated passive components form a buzzer, which sounds when the tester detects a short. The buzzer is controlled by the output from $\mathrm{Q}_{2}$. When the input resistance is high (more than about $10 \Omega$ ), $Q_{2}$ turns on, so its collector potential is close to ground, and the buzzer remains off.

When the input resistance is sufficiently low, $Q_{2}$ turns off, and the buzzer sounds. The frequency of the sound, which is about 1000 Hz , can be adjusted by varying the value of capacitor (C).

Although the tester calls for a 1.5V supply, it will continue to function even when that voltage drops below 1.0 V. If desired, the input resistance threshold can be varied by changing resistor $R_{1}$ or $R_{2}$.

WALT JUNG
Analog Devices Inc., 1 Technology Way, Norwood, MA 02062-9106; (617) 329-4700.

Standard-process junction-isolated FETs are popular items for IC op amps because they generally incur few dc errors and offer good ac performance. For example, total harmonic distortion (THD) can be as low as $0.001 \%$ (10 ppm ) over the audio range.

But the fidelity of high-source-impedance, JFET op-amp circuits drops quickly as distortion rises with an increasing rate of change in the input signal. Fortunately, this distortion can be significantly reduced by using the op amp in a bootstrap circuit configuration.

The distortion problem arises from the nonlinearity of the capacitance at the JFET's two inputs. Typically, JFETs consist of a pair of differential p-channel FETs at the input and $n p n / p n p$ bipolar transistors for the remaining stages. The junction isolation is provided by isolation "wells" for the differential FET pair. These wells create a parasitic substrate capacitance of about 3 to 5 pF at the inputs.

The parasitic capacitance is nonlinear with the applied common-mode voltage, so it varies instantaneously with an ac input. When such an op

# 23 B00TSTRAP CIrcuit 3 Cuts Distortion 

 MAY 1, 1992amp acts as a follower with high source impedance, it can generate excessive THD, which is seen as a 6 $d B /$ octave rise in second-harmonic distortion with a fixed-level frequency sweep.
Bootstrapping reduces the effects of the capacitance. The bootstrap circuit is a second feedback divider referred to the negative supply that feeds back a signal to the V - pin, pin 4 (Fig. 1). When done properly, bootstrapping can cut capacitance-related distortion to below the residual noise level.

In the example circuit, $\mathrm{U}_{1}$, an AD744, is loaded only by the high-impedance input (the positive input) of $\mathrm{U}_{2}$, so $\mathrm{U}_{1}$ provides virtually zero drive current.

This arrangement enhances the overall load-dependent linearity as well as the bootstrapping.

Unity-gain follower stage $\mathrm{U}_{2}$, an

# 5 Profilesin Partnering 

## John Fluke Mfg. and Dale

PRODUCTS: Wirewound and Metal Film resistors.

ObJECTIVE: Develop an assured resistor supply, along with guidelines for performance and continual improvement.

Units InVOLVED: John Fluke Mfg. Co., Inc., Dale Electronics, Inc. and Ultronix.

Iohn Fluke Mfg. Co., Inc. and two Vishay companies (Dale Electronics and Ultronix) have a manufacturer/vendor relationship which dates back more than 20 years.

During this time, these organizations have forged a strong relationship in the development and supply of resistors used for various functions in the wellknown Fluke Multimeter line.

It is a relationship which has grown through broad-scale sharing of information and close cooperation in the development of production, testing and quality control procedures.

Today, many of the resistors supplied to Fluke are on a ship-to-stock basis. They are guided by mutually-agreed-upon quality
procedures, including statistical process control.

In addition, Fluke's "Aim For Excellence" program is used to provide guidelines for continual improvement through quarterly review and rating of plant-byplant performance in quality, engineering support, on-time delivery and overall service.

Today, three locations participate in the coordinated supply of a wide range of resistors. Requirements for wirewound resistors used in current shunt circuitry are a primary responsibility of Dale's Wirewound Division in Columbus, Nebraska, and Ultronix in Grand Junction, Colorado. Both standard and application-specific designs are involved, including special solid wire shunts produced by Ultronix using the percussive arc process.


In addition, Dale's Norfolk, Nebraska, Metal Film Division has worked closely with Fluke in development of special resistors for protection of meter input circuitry. These designs demand precise response-requiring fusing under certain voltage parameters, and ability to withstand heavy pulses under others.

To meet these exacting requirements, Dale engineers developed a product specifically for Fluke using a combination of unique materials and special processing while working closely with Fluke engineers to duplicate the exact pulse/fuse test conditions used in the Fluke reliability laboratory. This close cooperation was accomplished under strong delivery pressures in a sole source situation. As a result, what had been a critical part in terms of processing and supply was converted to a routine ship-to-stock operation.

For more information on how commitment to effective partnering can benefit your operation, please contact Joe Matejka, Vice President, Quality Assurance, Dale Electronics, Inc., 1122 23rd Street, Columbus, Nebraska 68601-3647. Phone 402-563-6511. Fax 402-563-6418.



1. A SECOND FEEDBACK DIVIDER in a JFET op-amp circuit ( $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ ) bootstraps $\mathrm{U}_{1}$ 's substrate. As a result, the distortion caused by nonlinear capacitance is reduced.

AD811AN, primarily supplies a $100-$ mA output drive and good linearity into $600-\Omega$ (or lower) loads.
The circuit's overall voltage gain, $G$, is set by $R_{1}$ and $R_{2}$, just as in a conventional noninverting amplifier. For the bootstrap divider, the ratio of $\mathrm{R}_{3} / \mathrm{R}_{4}$ must be the same or higher than $R_{1} / R_{2}$. The values in the example deliver a gain of 5.12 (very low gains aren't recommended because they reduce dynamic range).
The bootstrap drives $\mathrm{U}_{1}$ 's substrate with a signal equal to that at the positive input. As a result, ac voltage is reduced across the nonlinear capacitance and there's less distortion. The bootstrapping will work without $\mathrm{U}_{2}$, but the distortion reduction won't be as great and it will vary with $\mathrm{U}_{1}$ 's loading.
In tests with $\pm 15-\mathrm{V}$ supplies and a $500-\mathrm{k} \Omega$ source, the THD of a nonbootstrapped circuit varied from about $0.01 \%$ at 1 kHz to $0.2 \%$ at 20 kHz . At 10 kHz and with a $3-\mathrm{V} \mathrm{rms}$ output from $\mathrm{U}_{2}$, THD was $0.1 \%$. But with the bootstrap, the distortion at 10 kHz dropped by an order of magnitude, essentially disappearing into the residual noise (Fig. 2).

2. THE DISTORTION in a bootstrapped JFET op-amp circuit was cut by an order of magnitude, essentially fading into the residual noise (lower trace). The distortion analyzer was set to a full-scale range of $0.03 \%$

The principles behind this distortion mechanism apply to virtually all JFET input op amps, regardless of source. Junction-isolated bipolar op amps can also exhibit the phenomenon and thus may benefit from bootstrapping.

But unlike JFET amps, bipolar types aren't as likely to be used with high source impedances, where this distortion is a problem.

# Think Universal Analog and Digital Circuit Simulator! <br>  

Analog and digital waveforms with multiple $Y$ axes

## Think PSpice!!

If you're not using PSpice, then you're working with half a simulator! Why? Most circuit simulators support either analog-only or digital-only circuits. Those simulators claiming mixed-mode support are typically comprised of separate analog and digital programs that are glued together. With PSpice, the analog and digital simulation algorithms are fully integrated within the same program. Think of the benefits!

## Easy and Flexible Setup

Circuit definition is as simple as creating one schematic or netlist of analog and digital device declarations and connections. Choose from over 4,000 analog and 1,700 digital off-the-shelf parts available in our standard libraries, or create your own. Interfaces between analog and digital parts are handled automatically by PSpice.

## Outstanding Performance

PSpice avoids the multi-tasking overhead exhibited by other simulators since the analog and digital simulation algorithms are tightly coupled within the same program. Moreover, one waveform analyzer displays the analog and digital waveform results together along a common time axis. Over 10,000 logic gates and hundreds of analog components can be simulated and analyzed with no performance compromises.

## Efficient and Accurate Digital Algorithms

PSpice uses an event-driven logic processing technique supporting 5 logic levels, 64 output strengths, and timing modeling, including worst-case timing simulation. Logic states and propagation delays are computed quickly and accurately. By using efficient digital primitives rather than cumbersome macromodels composed of analog parts, PSpice simulates at speeds that are orders of magnitude faster than simulators using macromodel definitions of digital devices.

## Paving the Way to Universal Circuit Design

PSpice is now an integrated part of our Design Center circuit design environment. Whether your circuit is analog-only, digital-only, or mixed analog and digital, the Design Center will provide you with a unified environment for schematic capture (selected platforms), simulation with PSpice, and graphical analysis of the waveform results. To find out more about PSpice and the Design Center, call us toll free at (800) 245-3022 or FAX at (714) 455-0554.

## MicroSim Corporation

## MARKET FACTS

Sales of cellular phones and equipment are expected to stay robust in Europe until the year 2000-the only damper would be a worsening of the European recession. Revenues from cellular services, which topped US $\$ 6$ billion last year, should more than double, to US $\$ 14.4$ billion by 1996, according to London market researchers Frost \& Sullivan International.

Fueling this growth are an increasing number of subscribers, from 4.52 million last year, to more than 10 million by 1996, with much of that growth coming from the UK and Nordic countries. Shipments of cellular terminals are expected to increase from 1.35 million last year to 2.04 million in 1996.

Cellular is expected to compete with other mobile technologies such as digital European cordless telephony (DECT), public access mobile radio (PAMR), or personal communications networks (PCN). Recent technical breakthroughs include widespread introduction of pocket-size voice terminals, the start of Generale Speciale Mobile (GSM) digital services, launch of value-added services, and development of small-cell technology that makes possible the use of very low-power hand portables.
Market growth could be slowed by such issues as prices for terminal products and tariffs, which mean that average calls cost 8 to 12 times the equivalent cost of the public switched telephone network (PSTN). The UK, the largest market last year, will be overtaken by Germany by 1996, because of its higher tariffs, larger population base, and brisker economic activity. Still, the market researcher points to the UK as an innovator in services and competitive activity. Italy, where a new analog network was recently installed, is now the fourth largest market in Europe, behind the UK, Germany, and Sweden.


## OUIGKBEDIEWS

$T$he PHIGS Programming Manual gives an introduction to three-dimensional Phigs and Phigs Plus programming. By Tom Gaskins, the manual documents Phigs and Phigs Plus graphics standards, including output primitives, attributes, color, and structures. With the book, users can begin to write Phigs programs and use Phigs within the X Window environment, including Xlib, Motif, OLIT, and XView. The book takes as its starting point the PEX Sample Implementation for commercial products. The manual, which has 200 figures, has a programmer's guide, describes all Phigs and Phigs Plus functions, and explains viewing, lighting, and shading, with code examples. It includes the DIS ISO C binding, which is closest to the coming ISO standard. Designing and writing graphics software since 1981, Gaskin was responsible for the design and implementation of the PEX-SI Phigs library. A companion reference manual is in the works. The 968 -page book is published by 0'Reilly \& Associates Inc., 103 Morris St., Suite A, Sebastopol, CA 95472; (800) 338-6887 or (707) 829-0515; fax 829-0104. Softcover price is $\$ 42.95$, hardcover, $\$ 52.95$ (ISBN 0-937175-85-4).

CIRCLE 451

## QUIGKNEWS: EDUGATION

Battery selection in product design will be covered in a course from the University of Wisconsin-Madison, Department of Engineering Professional Development on May 4-6, 1992. The course will present detailed information on the technology, characteristics, selection criteria, and environmental considerations for primary and rechargeable batteries. Contact Harold Green, Department of Engineering Professional Development, University of Wisconsin-Madison, 432 N. Lake St., Madison, WI 53706; (800) 462-0876 or (608) 262-2061; fax 263-3160. CIRCLE 452

afour-hour course on accelerated fault simulation costs $\$ 50$ for preregistered attendees. The course, given in various U.S. cities through May 1992 by Zycad, covers physical and circuit defects and how to test for them, fault models, fault-simulation algorithms, along with a description of various hardware and software tools. Contact Zycad, 1380 Willow Rd., Menlo Park, CA 94025-1516; (800) 243-7286; fax (415) 688-7575.

CIRCLE 453

# QUICKLOOK 

OFFERSYOU GANTHEFUSE

Iesign Tool PLL2 Version 1.0 is patterned after the popular PLL3 tool. In PLL2 a designer has an interactive tool in developing 2nd order phase locked loop circuits. Dynamic Bode and transient plots show performance during design. Other parameters calculated include loop filter components, damping, noise, lock range, and lock time. PLL2 requires DOS 3.2, EGA display, and 256k of RAM. Price is $\$ 35$ plus $\$ 3$ shipping. Contact Software Innovations for Technology Enterprises (Swift), 955 Concord Ln., Hoffman Estates, IL 60195; (708) 776-2119. CIRCLE 454

©omputer Modules' catalog describes the company's line of modules and boards. CMI works with design engineers who are creating first-of-a-kind systems by building boards or tailoring software to specific applications. Contact Computer Modules, 2350A Walsh Ave., Santa Clara, CA 95051; (408) 4961881.

CIRCLE 455

1he latest issue of Linear Technology magazine is free from the company. The lead article gives advice on designing with the new LT1158 low-voltage, half-bridge N-channel Mosfet driver IC. Covered are Mosfet gatevoltage overstress, cross-conduction, or shoot-through currents, and output transients that go below ground or above the supply rail. A subscription to the semiannual magazine is free to analog designers. Contact the Marketing Department, Linear Technology Corp., 1630 McCarthy Blvd., Milpitas, CA 95035-7487; (800) 637-5545.

CIRCLE 456

■free catalog describes a line of telemetering products, which includes voltage-controlled oscillators, frequency-to-dc converters, amplifiers, analog signal isolators, pressure transducers, power supplies, wireless data links. Products are ruggedized and miniaturized, suitable for military and industrial applications. Contact Edward Y. Politi, Solid State Electronics Corp., 18646 Parthenia St., Northridge, CA 91324; (818) 993-8257; fax (818) 993-8259.

CIRCLE 457

$\square$free 52 -page book describes the IXYS line of power IGBTs, Mosfets, diodes, thyristor modules, and power interface ICs. Each product family has a list of key performance characteristics, and package outlines. Contact IXYS Corp., 2355 Zanker Rd., San Jose, CA 95131-1109; (408) 435-1900. CIRCLE 458

## DID YOU KWOWP

... that IBM, Boeing, and AT\&T rank first, second, and third in leading a list of employers that engineering students would most like to work for. From a previous survey, General Electric falls one place into fourth position and Motorola jumps to fifth from 12th place. General Motors, NASA, Hewlett-Packard, Rockwell, and Hughes rank sixth through tenth. Also moving up in students' rankings when compared with previous surveys: Intel, Westinghouse, Exxon, Procter \& Gamble, Bechtel, and Chevron.

Graduating Engineer magazine survey of 1671 students from 275 colleges
 work here you should enjoy working with statistical information on markets; feel good about making the next product you're working on a bit better than the one it replaces; strive to minimize technological risk; fully appreciate that it's not so much what you do but how to project the image of what you do; thrive on being product and market competitive; and know that being late and possibly being out of business are about the same. This is the cell for the warrior.

Product development organizations that work in this cell face competent and severe competition. The primary reason for this is that just about everybody knows about the market and the products needed to capture market share-they know how much money is out there and they can see ways to grab a chunk of the money pie for themselves. Once financial information about markets becomes known, raw capitalism swings into action.

There are two ways to get into the me-too game-the very hard way and the hard way. The very hard way requires that you get there by developing products in one of the other three cells first and then drift to becoming a me-too contender-then the challenge becomes one of survival in the me-too environment. You could pioneer a market with a derivative or first of a kind offering and then begin turning out improved versions of these products as more knowledge is obtained from the market. Or your organization may have developed a leap-frog product concept that takes over an existing market, which then begins to age. Organizations that take this path often carry the burden of being too product and technology focused-a curse if your competition is predominantly market focused.

The hard way is to see the opportunity, which usually doesn't take too much intellect, and figure out how to buy into the action. Where barriers to entry can be removed by throwing money and talent at them, expect an attempt to capture market share to occur. The international new product development game gets played this way and many of our more mature industries are subject to attacks of this nature. Think through where the Japanese hit first and how they hit. Look at what the Koreans are doing today. What has AMD done to Intel?

To see one way to perform and win in this cell let's look at Hewlett-Packard's printer operations. The company set an excellent example of how to retain, or grow, market share in highly competitive market segments. First, consider HP's dominance in laser printers. HP had the first-of-a-kind offering in this area years ago. From that first LaserJet, there have been a whole host of me-too spinoffs. In fact, HP has been its own worst competitor-it kills off products before the competition gets the chance. The company knows that it costs far less to maintain and grow market share using this tactic than it would to reclaim lost market share! Second, HP used knowledge acquired from marketing laser printers to open a new market for InkJet printers. The first of a kind ThinkJet lead to the DeskJet, DeskWriter, and now to a next generation of color ink-based printers. To hold on to its lead, HP has rolled out a steady flow of new products. Most have been me-too's, showing the company can hit singles as well as anyone. But triples and home runs can happen at just about any moment. Smart money leaves these markets to HP!

## WHAT'S NEW <br> NO MATTER HOW YOU LOOK AT IT, SHARP'S NEW PASSIVE COLOR DISPLAY REALIY SHINES.

Today's exploding growth in notebook computer sales is matched only by the almost dizzying array of improvements in compatible flat panel displays as manufacturers slim down, lighten up and improve the aesthetics of notebook compatible displays, while expanding screen size.

One of the latest breakthroughs from Sharp is a super-
efficient passive matrix color display whose viewing quality leapfrogs anything previously available in its class.

The new LM64C031 passive color LCD provides the compact size, light weight and low power consumption of traditional passive displays - for about half the price of equivalent TFT color models. At the same time, thanks to

Sharp's exclusive three-dimensional film compensation process, the display achieves high brightness, superior color saturation and excellent contrast without

passive color displays. The product offers VGA-quality resolution, a response speed of 450 ms and contrast ratio of $13: 1$, with mousecompatible speeds and even
higher contrast ratios to be available soon.

## IMAGINATION AT WORK

Making it big with TFTs TAKES VISION AND ENORMOUS INVESTMENT.
of hundreds of thousands of transistors. New advancements in
Thanks to its early and continual investment in the manufacturing process, Sharp supplies some $70 \%$ of the world's thin film transistor (TFT) displays. TFT's compact, light, energyefficient package provides color, clarity and full-motion video equal to or better than CRTs.

Sharp's new flagship TFT manufacturing plant in Tenri, Japan, incorporates the cutting edge in the "giant scale integration" tools required to produce virtually flawless matrices
photolithography, chemical vapor deposition and fusiondrawn glass continue to keep Sharp the quality leader in a market expected to grow to $\$ 3.1$ billion by 1995 .

commitment to its U.S. customers by augmenting IC research and development activities at the company's new facility in Camas, Washington, with an COMING NEXT ISSUE: COLOR FLAT PANEL DISPLAYS. THEY'RE GETTING MORE COMPACT, MORE ENERGY

Sharp: NOW A MAjor U.S. MANUFACTURER. demonstrated an unprecedented
additional $\$ 30$ million investment in LCD production.

The first Japanese company with an LCD manufacturing operation in the U.S., Sharp is now able to assure the fastest response and repair time possible, backed by the largest support team in the country. EFFICIENT, WITH LARGER, CLEARER SCREENS. GET THE BIG PICTURE

## ABOUT WHAT'S NEW

 IN TFT AND OTHER COLOR DISPLAYS IN THE NEXT ISSUE OF SHARP INSIGHTS.
## INSIG:

## FIRST PERSON <br> The ChIPS whose TIME HAS COME.

## BY CHUCK HASTINGS MARKETING/APPLICATIONS MANAGER FIFO AND SPECIALTY MEMORIES SHARP MICROELECTRONCS

 TECHNOLOGIES, INC.If some of the gold-ush glamour has worn off the electronics field today, as compared to the entrepreneurial ${ }^{\prime} 80$ s, the same can't be said for the FirstIn, First-Out (FIFO) memories which serve as data buffers between systems operating at different speeds.

Why? Because these never were glamour parts in the first place - never the parts that show up in the block diagram on system designers' blackboards. As often as not, the lines in between these blocks turn into FIFOs.

Nevertheless, the "unglamourous" FIFOs have proven to be the right parts at the right time. In some ways, their evolution is the gating factor in the convergence of higher system performance with greater design efficiency.

The greater availability of "open system" components gives system designers the freedom to draw parts from off the shelf, instead of designing them from scratch. But it's the FIFOs which compensate for mismatches in data rates, word widths and synchronization between those high-profile intelligent engines.

Similarly, FIFOs serve the trend to greater partitioning

Copyright ©1992,
Sharp Electronics Corp.
All rights reserved. SEC.392

## THE SHAPE OF THINGS TO COME

PRICELESS PREVIEWS.

The latest issue of Sharp's Memory Data Book includes several "sneak previews" of Sharp memory components now under development: a 32M Mask ROM, for examplethe world's largest; a $1024 \times 36$ unidirectional FIFO with the most fully synchronous of design tasks among people and teams, expediting the eventual interfacing of subsystems and components simply and economically.

Ultimately, the measure of a FIFO like Sharp's new 36 -bit bidirectional LH5420 - the first and only true system-level FIFO to date - is how little time, money, board space and special attention it gobbles up during the hardware development process.

As a low-profile supporting player, the feature-packed LH5420 is a huge success proof that FIFOs are alive and well, and - given the decidedly less glamourous alternatives just the stuff which the no-nonsense design environment of the '90s is meant to build on.

## N. American Headquarters:

Camas, WA
Ph (206) 834-2500, Fax (206) 8348903

## West

Northern CA: San Jose, CA
Ph (408) 436-4900, Fax (408) 436-0924
Southern CA: Carson, CA
Ph (213) 637-9488, Fax (213) 631-2945

## Central

Texas: Irving, TX
Ph (214) 929-0999, Fax (214) 929-0958
Texas: Houston, TX
Ph (713) 955-9909, Fax (713) 955-9910

## Midwestern

Illinois: Romeoville, IL
Ph (708) 759-8555, Fax (708) 759-6319
East
Northeast: Burlington, MA
Ph (617) 270-7979, Fax (617) 229-9117
East Coast: Lawrenceville, GA
Ph (404) 995-0717, Fax (404) 995-0622
Canada \& Upstate NY: Fairport, NY
Ph (716) 223-5141, Fax (716) 223-0930

## INSIGHFS



New 36-bit
FIFO MERGES MOST-ASKED-FOR FEATURES.

Variously described as "data accordions" or "logical rubber bands," FIFO (First-In, First-Out) memories serve as data buffers between different CPUs running at different speeds, or between controllers and their peripheral equipment. This data-ratematching

```
    ANSWERING THE
    WISH LIST.
    THE LH5420 COMES
    PACKED WITH FEATURES
    WHICH DESIGNERS TOLD
    SHARP THEY WANTED IN
        A FULL-wORD-WIDTH
    FIFO, INCLUDING ON-THE-
    FLY PARITY CHECKING,
        TwO-wAY MAILBOX
        COMMUNICATIONS,
    SYNCHRONOUS REQUEST/
    ACKNOWLEDGE SIGNALS
        AND PROGRAMMABLE
ALMOST-FULL AND ALMOST-
        EMPTY FLAGS. IT IS
    AVAILABLE WITH CVCLE
        TIMES OF 25,30 AND
    35 NS, AND IN BOTH PQFP
        AND PGA PACKAGES.
```

systems to be interconnected by efficient data "superhighways."

Designed to meet the wish lists of top system designers, the LH5420 offers bidirectional, twoway "funneling/defunneling" from a 32 -bit bus to a 16 -bit or an 8 -bit bus, with two-way parity checking built in. Fully synchronous, the 36 -bit LH5420 also is able to provide full-word-width, two-way
 communications between most 32-bit processors.

By replacing eight or more standard byte-wide FIFOs, the LH5420 saves real estate, simplifies the design process and accelerates system performance.

Its full-word width helps eliminate the problems of race conditions, metastabilities and speed differentials of side-byside partial-word FIFOs.

The newest addition to Sharp's broad line of FIFOs including both small-capacity ("shallow") and large-capacity ("deep") buffer memories -
the LH5420 represents the industry's first system-level FIFO, requiring no external glue to integrate. It is available from Sharp for immediate delivery.
represents the evolution of FIFOs from byte-sized to system-wide system-wide
solutions. No longer a mere piece part, piece part,
the LH5420 handles system-level problems, allowing even the most highperformance
capability provides an ideal thoroughfare between independent, intelligent processors of differing word widths and/or clock speeds.

Now, Sharp's new 36-bit synchronous, bidirectional LH5420

## Quckiook

## T IPS O W IN VESTING

With widespread layoffs and corporate downsizing, engineers more than ever need to invest their savings for retirement, or, unfortunately, to cushion themselves against the loss of a job. Yet investors are facing lower interest rates on their money. The Federal Reserve Board's reduction of key short-term interest rates in 1991 likely will produce economic recovery in 1992. This sharp decline in short-term interest rates is propelling assets in money market funds and CDs into stock and bonds. This flow of funds should increase over time.

Yet only one in five Americans has taken any investment action to combat the effects of lower interest rates, says a recent Gallup survey. As more and more people invest funds in the equity markets for higher returns, stock prices should increase. An unprecedented demand for the returns that stock historically provided will fuel a bull market for the '90s.
In the fixed-income markets, interest rates are expected to remain relatively low, even as the economy recovers. And traditional business cycles will stay with us. No interest rate or financial index travels in a straight line; there are always cyclical fluctuations within their long-term trends.

Interest rates may increase slightly as the economy recovers in 1992. However, short-term interest rates will not approach their 1980s levels of $8 \%$ to $9 \%$. If a $4 \%$ to $5 \%$ rate of interest in unacceptable for income needs, engineers must find other investments. Remember that higher yielding investments involve higher risk. With that said, we believe that the additional risk is worth the greater rewards if your investments are properly diversified and prudently managed. But before you invest even a single dollar and after you have carefully evaluated your resources, circumstances, financial goals and attitudes toward risk, you must ask yourself some very important questions. Chief among them is. "What am I trying to beat?"

Engineering investors would fall into one of two camps: Conservative investors who are averse to risk generally seek returns that are competitive with money market rates; most long-term investors, however, are looking to beat the Standard \& Poor's 500 .

A conservative investor trying to beat money market returns can choose between two different courses of action. First, consider extending the maturities of your fixed-income investments. In today's economic environment, the difference between short-and long-term yields are unusually large. Consequently, investors who extend maturities are well-compensated for the additional risk they assumeto a point. Generally, 10 -year bonds provide most of the yield produced by their 30 -year counterparts, but with substantially less risk. If you currently own Treasury bills or notes, consider reinvesting in
government securities with intermediate-term maturities.
Ironically, perhaps the best investments for conservative investors trying to beat money market rates can be found in the stock market. Specifically, large, blue chip, high-dividend stocks are among the safest in the market. And for the first time in more than 25 years, large-capitalization stocks are paying dividends that exceed money market rates.

In addition, stock dividends are likely to grow over time. For example, a good quality, diversified portfolio of dividend-paying stocks may yield $5 \%$ today, but that dividend (on a cost basis) could grow to $7.5 \%$ or $8 \%$ over a five-year period. Blue-chip stocks also offer the potential for capital appreciation, helping investors combat the long-term effects of inflation.

To beat the S\&P 500 in 1992, think about investing in the stock market. Particularly attractive for equity investors in 1992 are cyclical, growth, and small-capitalization stocks.

Cyclical stocks are companies in which earnings are sensitive to economic cycles and traditionally benefit from most economic rebounds. As noted, the recovery in 1992 could be much stronger than many now anticipate.

Growth stocks are companies with above-average prospects for earnings growth. They can be either small or large companies and can be found in a wide range of industries. Small capitalization stocks are generally relatively new companies that offer the potential for superior growth over time. The most attractive small capitalization stocks are often those that have captured a market niche or have introduced an innovative new service or product. As a group, small capitalization stocks tend to be risky, but they also have the potential for the greatest rewards.

If your portfolio is properly positioned, you should be able to take advantage of the opportunities the financial markets will present in 1992. To prepare for the rest of 1992, it is important to decide on what you are trying to beat-money market rates, the S\&P 500 or another benchmark-and then determine which investments are the most suitable for your needs. To obtain a free copy of TRACK Personalized Investment Advisory Service, a Shearson Lehman publication, and a prospectus with more complete information, including charges and expenses, call or write to me at the address below.

Henry Wiesel is a financial consultant with Shearson Lehman Brothers, 1040 Broad St., Shrewsbury, NJ 07702; (800) 631-2221. Wiesel also is a qualified pension coordinator with The Private Client Group. He invites questions and comments from readers.

1he SnapPro image utility combines image capture, editing, and conversion into one desktop tool. Graphics can be captured or read in, then previewed, edited, converted, printed, combined with other images, or shared with other Windows, DOS, OS/2, and Apple Macintosh applications. Users can save images in formats used by most popular word-processing, page-layout, and paint programs. For DOS programs, SnapPro enables users to capture and edit DOS graphic screens by hitting a hot key. The software enables users to convert graphics files from one format to another. Formats supported include Windows 3.0 BMP and RLE, OS/2 BMP, Mac PICT2, TIFF 5.0, WPG,TGA, EPS, and GIF. SnapPro has a list price of $\$ 69.95$. For further information, contact Window Painters Ltd., 7275 Bush Lake Rd., Minneapolis, MN 55439; (612) 897-1305; fax (612) 8973648.

CIRCLE 460


# INTRODUCING MICRO-CAP IV.' MORE SPICE. MORE SPEED. MORE CIRCUIT. 

PC-based circuit analysis just became faster. More powerful. And a lot easier. Because MICRO-CAP IV is here. And it continues a 12 -year tradition of setting CAE price/ performance standards.

Put our 386/486 MICRO-CAP IV to work, and you'll quickly streamline circuit creation, simulation and edit-simulate cycles - on circuits as large as 10,000 nodes. In fact, even our 286 version delivers a quantum leap upward in speed. Because, for one thing, MICRO-CAP IV ends SPICE-file-related slowdowns; it reads, writes and analyzes SPICE text files and MC 4 schematic files. It also features fully integrated schematic and text editors. Plus an interactive graphical interface - windows, pull-down menus, mouse support, on-line HELP and documentation - that boosts speed even higher.

Now sample MICRO-CAP IV power. It comes, for example,


AC Analysis
from SPICE 2G. 6 models plus extensions. Comprehensive analog behavioral modeling capabilities. A massive model library. Instant feedback plotting from real-time waveform displays. Direct schematic waveform probing. Support for both Super and Extended VGA.

And the best is still less. At $\$ 2495$, MICRO-CAP outperforms comparable PC-based analog simulators - even those $\$ 5000+$ packages - with power to spare. Further, it's available for Macintosh as well as for IBM PCs. Write or call for a brochure and demo disk. And experience firsthand added SPICE and higher speed - on larger circuits.

```
####E=
1021 S. Wolfe Road
Sunnyvale, CA 94086
(408) 738-4387 FAX (408) 738-4702
```


## PEASE PORRIDGE

# Whar's Au This Vice-Versa Sturf, AnyHow? 

Well, I always did want to write a column about vice-versa stuff. As my old friend Dave Ludwig likes to say, "In this world, it's dog eat dog - or vice versa." As I already mentioned in my column about negative feedback, it's nearly impossible to ride a bicycle with your arms crossed, because the arms get their tasks all figured out one way, and then you can't tell them to do the job vice versa.

So I wanted to write a good column about other vice-versa stories, and along came Jack Fogarty, Darryl Phillips, Doug


BOB PEASE
OBTAINED A BSEE FROM MIT IN 1961 AND IS STAFF
SCIENTIST AT NATIONAL SEMICONDUCTOR CORP. SANTA CLARA, CALIF. hold them rigid and shoulders, you'll find you can balance - at least for a little while.

If you think about what you're doing, you'll crash, but if you let your automatic balance prevail, well, sur-

## prise! It works.

## JACK FOGARTY

Professional Engineer

## Columbia, MD

And I say, that's marvelous. I believe it. I haven't tried it yet, but I will. Next:

## Hi Bob:

You sure hit a nerve with your mention of riding abike with crossed hands. Of course you're right, and there are implications that go beyond a showoff stunt.

Probably more ingrained in our genetic servo wiring is control of our feet. From the first creatures, the left foot has pushed off to go right. This may actually be the reason the brain lobes are crossed.

We take walking so much for grantedit'sdifficult toevendiscussthe mechanics, so consider roller skating. You push with the foot opposite to the desired turn. It's equally true on other machines. Sit any kid on a sled, give him a start down the slope, and he will steer it fine with his feet. Push with the left foot to turn right. Can you think of an exception?

There is one. The airplane. The rudder pedals are hooked up "backwards" (you push left to turn left), and it cause the same cross-control problems you alluded to. One of my joysis giving first rides to kids, often in the 8 - to 13-yearold group.

Most of them really take to flying, they do better than the typical adult. But taxiing for the first time is a nightmare. Invariably they go the wrong way, and make some comment that it's hard to steer with your feet. They're too overloaded by the unfamiliar surroundings to realize the obvious: the pedals are backwards.

Over the years, I've mentioned the problem to many pilots, and I've yet to find one that agrees. Usually they give me a look that says, "Well, buddy, I don't know about your rudder, but mine is hooked up just fine!"

The human is a very adaptable creature. We learn to fly and do okay most of the time. But within the brain, training is pulling one way and instinct the other. And when things suddenly come unglued - and millisecond response is needed - instinct sometimes wins and the wrong foot is used. It would be better to have the two forces aiding rather than opposing, but it's hard to make the changeover. Anyway, I wanted to share this with someone who understands.
DARRYL PHILLIPS
The Airsport Corp.

## Sallisaw, Okla.

Now that's a scary thought. Yes, a sled is easy to figure out how to steer. Andyes, an airplane isfeasible to control, and many people figure out how to fly it quite easily, after you think about it a little. But I never thought of its controls as being backwards or vice versa....

Now let's go on to a story about British Flying Officer H. M. Schofield, who was a pilot for racing seaplanes in 1927: "He took the Short-Bristol Crusader' out for a trial flight on Sunday the 11th. No sooner had he lifted off the water when he did a jerky half-roll and slammed back into the sea again. The impact tore the aircraft to bits and ripped off most of Schofield's clothing, smashing his goggles against his forehead. Bewildered, half-drowned, and infuriated, he was carried off to the nearby Italian Naval Hospital. When his aircraft had been reclaimed, it was found that the aileron control cables had been reversed! The best-laid plans...." *

So, just as George Philbrick pointed out that it was impossible for the automatic or "computerized" controllers of his day to accommodate a reversal of polarity - you can be completely gefoozled, even as a skilled human, if somebody springs a surprise change on you. As the seaplane's airspeed began torise, the pilot saw the right wing

## PEASE PORRIDGE

dropping. When he moved the stick to the left to try to bring the wing up, things got worse so fast he never had time to realize that the controls were reversed. Now there's positive feedback for you!

It's the same situation as the technician who was trying to mount a gyroscope on the bulkhead of a missile. It was kind of inconvenient to get it bolted down, so he decided to mount it on the other side of the bulkhead - it fit much better using the same mounting holes.

But when the missile was launched, the controls went "haywire," and of course, it also crashed, with controls full-over against the stops. Both of these cases are just like the next story, which you can appreciate without being an airplane pilot:

## Dear Bob:

Your column on "Negative Feedback" reminded me of a real-life example of positive feedback described by one of my profs at Northeastern.

The example deals with a dual-control electric blanket, where the controls have ended up on the wrong side of the bed. From any initial condition (for example both set at " 5 "), the system soon goes unstable. The husband is too cold so he turns "his" control up. The wife, of course, gets too hot and turns "her" control down. This makes the husband colder, so he turns his side up more, causing her to turn hers down. Eventually, both controls end up at the stops and the humans end up at each other's throats.

## DOUG GRANT

## Wilmington, Mass.

Exactly! Now I'll finish up with a letter about a ship that was moving MUCH slower than 100 mph , when it crashed, and crashed... and crashed repeatedly:

## Dear Bob:

It's kind of a privilege to have an opportunity to write to you. I look forward to someday passing the casual remark to my grandchildren, "...and then I told Bob Pease..."

This brings me a little bit closer to the subject. When I was a child myself, me and my friends did just that - bicycling on a lawn with our arms
crossed. You are right, it is very difficult and it hurts, too. Some of us got rather good at it, and I recall that the girls adapted faster than the boys. Is there a lesson to be learned?

The experiment has been repeated here in Sweden recently. Or rather between Sweden and Denmark, on the water separating Swedish Helsingborg from Danish Elsinore. Remember Hamlet?

A clever person decided to make the new ferry more efficient by allowing it togoboth ways, without having toturn around each time. The idea isn't very new, but thistime the cleverpersondecided to save some money by using the same steering wheel for both Den-mark-bound and Sweden-bound traffic. A steering wheel and an old-fashioned machine telegraph seemed to be a bad idea, so the two were combined into one joystick.

Now there was some real confusion: The difference between starboard and backboard is tricky enough, but now you also had to separate Swedish and Danish starboard and backboard. If that's not enough, it seems there were different forwards and backwards as well. One set for Sweden and one set for Denmark.

All good experiments have results. In this experiment, we use the word "consequence" instead. The consequences were: heavy damage to both harbors, heavy damage to the ferry (both ends), damage to cars, and people injured. The experiment went on for some time. Obviously, the experimenters were anxious to rule out random and systematic errors. After some time, with consistent results, the experiment was evaluated. We're still waiting for the report. Moral: Know your polarities, and stick to one set of definitions.

For someone who knows anything about northern Europe, astronomy, and folklore, it comes as no surprise that the name of the ferry is Tycho Brahe.

## GUNNAR ENGLUND

## Granbergsdal, Sweden

Well, Mr.Englund, someskiersand some drivers are just "an accident looking for a place to happen," and thatferry boat was, too. Note, Mr. Englund observed that it was appropri-
ate for the ferry to be named after the great 16th-century Danish astronomer Tycho Brahe. Brahe published a list of "bad-luck" days -the "Tycho Brahe days" - when a great project or journey should not be initiated, because it will come to a bad end. Mr. Englund did confirm that no correlation had been found between the Brahe days and the ferry accidents or the boat's launching date. Perhaps the people who designed the control system for the ferry will propose a 4-lane vehicular tunnel between England and France - with no center divider. So, where do the drivers change over from driving on the left to driving on the right? Any time they want to! -wheneverthemoodstrikesthem! Now, there's a vice-versa situation!

All for now. / Comments invited! RAP / Robert A. Pease / Engineer

Address:
Mail Stop C2500A
National Semiconductor
P.O. Box 58090

Santa Clara, CA 95052-8090
*Excerpted from The Great Air Races by Don Vorderman, Bantam Books.

## BOB'S MAILBOX

## Dear Bob:

Thank you for writing all of those very informative and enlightening articles. They are both educational and bring back memories of my forty years in electronics. I have clipped every one to date for further reference. I believe I have a very good source for high-isolation power transformers, both linear and switching types, for Mr. Neal Iverson of the Boeing Co. His letter was in the February 20 issue. The company is: Glen Magnetics Inc., Third Avenue, Alpha, NJ 08865; tel: (201) 454-3717; fax: (201) 454-2702.

Mr. Iverson should contact Mr. Emil Badway, who is the vice president of engineering. They have made many extremely critical transformers for companies I have been employed by.

## GLENN A. THOMPSON

Penn Yan, N.Y.
Thanks for the info. - RAP

## QSI's Rule of Thumb

## SMALLER IS BETTER!



Smaller is Better!
Our package is the smallest!
Using our Quarter Size Outline Package (QSOP) of parts opens the door to a new world of design for you. Quality's QSOP line of logic parts will save you up to $75 \%$ of useable board space over sOIC parts. Really, $75 \%$ ! Just think of the possibilities. With Quality you design smaller, cleaner, and faster products, no question!

## Now Smaller is Faster and Cleaner!

Now available in "D" Speed our QSOP package gives you the fastest logic parts available. QSOP's shorter inter and intra-chip distances reduce trace delays, that means a lower lead inductance, which means more speed! By using the QSOP package in the FCT 2000 series with internal 25 ohm resistor you have signals so clean that ground bounce, reflection, and cross talk are not a factor. This is the fastest family of logic chips available. QSI lets you design smaller, faster, better!

## Smaller Is Easier!

The real magic in our quarter size product is the ease in which our logic line can be incorporated into your designs while achieving substantial savings in board space. Our industry standard 25.0 mil lead spaced QSOP chip is half the length, and half the width of a 24 -pin, 300 mil SOIC, but by using JEDEC standard 150 mil wide bodies and the same outine of a 14 -pin SOIC it requires no new SMT tooling. You get all the benefits and none of the headaches!

## Your Full-line Logic Supplier With Innovation!

Quality Semiconductor's full-line of logic parts are shipping now! With our ultra-small QSOP, ZIP, PDIP, and SOIC packages available in $A, B, C$, and $D$ speeds as well as the FCT 2000 series with on-chip resistors, you have the fastest, cleanest and smallest line of logic parts available! Call Quality Semiconductor at (408) 450-8027 today for more information on our outstanding line-up of logic parts.

## Quality Semiconductor, Inc.



851 Martin Avenue Santa Clara, CA 95050 Tel: (408) 450-8027 Fax: (408) 496-0773

Quality Products in QSOP
74 FCT 2000 SERIES 14 FCT SERIES
$\begin{array}{llll}2151 & 2251 & 2543 & 2827 \\ 2153 & 2257 & 2544 & 2828\end{array}$
2153225725442828
2157225825732833
2158227325742834
2161229926402841
$\begin{array}{llll}2163 & 2373 & 2646 & 2843 \\ 2191 & 2374 & 2648 & 2845\end{array}$
2193237726512854
2240253326522861
2241253428212862
2244254028232863
2245254128252863
$29 F C T 2000$ SERIES
2052205325202521
Available in $A, B, C$ and $D$ speeds
QUICKSWITCH SERIES
74QST3383 74QST3384 74QST3583 74QST3584

QSI, QCMOS, QSFCT, OST and QuickSwitch are registered trademarks of Quality Semiconductor, inc

CIRCLE 140 FOR U.S. RESPONSE

## Within budget. Without compromise.



## In a dc power supply.

Now, put a dependable, 30-watt dc power supply on your bench for just \$300*. You'll get the low noise your work demands ( $200 \mu \mathrm{~V} \mathrm{rms}$ ). Constant-voltage or constantcurrent operation. And built-in reliability ensured by conservative design margins and rigorous environmental testing.

Outstanding value in a dc power supply. It's just one in a full line of basic instruments developed by HP to give you uncompromising performance at an affordable price.

## 굘 To order, call HP DIRECT, 1-800-452-4844, ${ }^{+}$Ext.TW11.

We'll ship your order the day it's received. Instruments come with a sixty-day, money-back guarantee. All you need is a
company purchase order or credit card.

| HP 30-watt power supplies |  | E3610A | E3611A | E3612A |
| :---: | :---: | :---: | :---: | :---: |
| 岩 | Range 1 | 8V, 3A | 20V, 1.50A | 60V,0.50A |
|  | Range 2 | 15V, 2A | 35V, 0.85A | 120V, 0.25A |
| Load or line regulation |  | 0.01\% + 2 mV |  |  |
| Ripple and noise ( $10 \mathrm{~Hz}-10 \mathrm{MHz}$ ) |  | $200 \mu \mathrm{Vms} / 2 \mathrm{mV}$ p-p |  |  |

* U.S. list price.
${ }^{\dagger}$ In Canada call 1-800-387-3867, Dept. 442.
There is a better way.
HEWLETT PACKARD

CIRCLE 106 FOR U.S. RESPONSE
CIRCLE 107 FOR RESPONSE OUTSIDE THE U.S.


1. ONLY 13 FUNCTION BLOCKS are needed to implement three ICs shaded boxes), using ITT Semiconductors' library of high-performance ASIC bocks. The videophone circuit links $/ / 0$ deviess, such as a camera, TV monitor, microphone, and loudspeaker, to a 64 -kbit/s ISNN primary - rate channel.

## Designers Can Select Parts From A Library Of Blocks To Assemble High-Performance ICs For Many Volume Applications. Function Blocks Speed UP CHIP DEVELOPMENT



John Gosch

ith a new system of function blocks to implement ASICs, equipment designers and producers can now procure ICs faster than ever before. The Digit 3000 system developed by ITT Semiconductors in Freiburg, Germany, cuts IC development time by as much as $75 \%$, depending on circuit complexity. This means faster delivery of ICs to ITT's customers. For customers, in turn, easy device availability translates into fast time-to-market for their products. The new concept also reduces a product's IC components count-from three to four times compared to previous methods-which drives down product cost.
To benefit from the concept, equipment designers spell out to ITT the tasks they want a desired circuit to perform. From its library of function blocks, ITT chip designers select suitable blocks and assemble them into a

## HIGH-PERFORMANCE ASIC FUNCTION BLOCKS

circuit that meets the customer's requirements. The company then fabricates the circuit using submicron CMOS processing technology in volume production.

At first glance, this seems like the classical procedure used in conventional ASIC design. But there are major differences. For instance, Digit 3000 function blocks are highly complex and already contain much software. As a result, advanced and high-performance ICs can be made. Also, because submicron structures in a uniform CMOS technology are used, circuit density is two to three times higher than can be achieved with conventionally designed ASICs. For example, a Digit 3000 -based circuit may contain as many as 750,000 transistors.
The diverse function blocks cover video and audio fields, as well as word-processing, graphics and control. With such diversity, they can be assembled into ICs usable in virtually all kinds of electronic systems, such as TV sets, car radios, communication terminals, robots, controllers, automotive equipment or others. One interesting application is multimedia systems. Here, audio, video, and computer technologies merge, and suitable Digit 3000 ICs can handle them all.
Furthermore, because the library contains not only complex but also simple blocks, it lends itself to as-
sembling ICs applicable to a range of systems, from low end up to high end. In addition, because the blocks can be combined in different ways, design flexibility is achieved. A systems company can thus set itself apart from the competition through a different product design.

## A Large Library

The Digit 3000 library presently contains more than 40 function blocks. Each consists of standardized elements, such as signal processors and hardware algorithms like digital filters, converters, and sensors. This, then, is the basis for fast and economical IC design.

Each block is assigned a specific function. The functions range from analog-to-digital and digital-to-analog conversion, encoding, decoding, and digital-signal processing to interfacing, frequency synthesis, clock generation, data reduction, and text/graphics processing. By its design, a block is already optimized for its particular tasks.
The function blocks, as well as relevant software components, are arranged in five groups: video, audio, text/graphics, control, and special functions (see the table). By using these blocks, IC designs can be flexibly varied and quickly adapted to suit specific applications.
The functions can be concentrated on one chip or distributed over sever-

2. T0 IMPLEMENT THE FUNCTIONS shown in the shaded box, eight functions blocks from ITT's library of high-performance ASIC blocks are used. The function blocks form an IC that's used in cordlesstelephone applications.
al. The result can be a "pure-bred" IC design with functions of only one group, or a "mixed" design with functions of several groups, say, a multimedia application.

This building-block concept is systematically followed at the IC level, too. This means that Digit 3000 ICs are largely autonomous, self-contained units. They operate with only one system clock and with flexible control-bus and data-bus structures. The ICs are software-supported "open systems" for a large number of video, audio, and computer standards now in use.
With the Digit 3000 system, ICs for volume applications are implemented in a layout with $0.8-\mu \mathrm{m}$ design rules. Thanks to uniform submicron CMOS technology, any combination of analog or digital circuits can be realized on one chip for a mixed-mode design.

Integrating analog and digital circuit parts brings important simplifications and benefits for the application: only one power supply is needed. And because no interconnects exist between digital ICs, systems reliability is enhanced. Reliable operation is also achieved by having, for example, signal-processor, converter, and sensor circuits all on the same piece of silicon.

With a suitable DAC, a Digit 3000 IC seen from the outside behaves like an analog circuit, which minimizes interface problems. Still, as many functions as possi-ble-about $90 \%$-are implemented digitally in the ICs to exploit the benefits of digital technology. For example, mostly digital sigma-delta or pulse-density modulation (PDM) converters are used for audio-signal conversions.

When designing a digital system, it's logical to choose a system clock related to one of the system's natural fre-

## No One Offers More 1 Meg SRAMs. Period.

More variety. More speeds. More packages.
SRAMs built to run at extended operating temperatures, yet take only $12 \mu \mathrm{~A}$.

Plus fast cache and quick delivery so you can get better products to market sooner.

Sony knows low power, small spaces, high volume, quality, and reliability like no other company.

Call 1-800-288-SONY. Or FAX your current requirements to $(714)$ 229-4333 in U.S.A., (416) 499-8290 in Canada.

| Model | $\begin{aligned} & \text { Speed } \\ & \text { (ns) } \end{aligned}$ | Package | Standby Current ( 1 A ) | Special Features |
| :---: | :---: | :---: | :---: | :---: |
| CXK581000P | 100/120 | DIP 600 mil | 12/50 | $-25^{\circ}++85^{\circ} \mathrm{C}$ |
| CXK581000M | 100/120 | SOP 525 mil | 12/50 | $-25^{\circ}+85^{\circ} \mathrm{C}$ |
|  |  |  |  | $-40^{\circ}+885^{\circ} \mathrm{C}$ |
| CXK581100TM | 100/120 | TSOP | 12/50 |  |
| CXK581100YM | 100/120 | TSOP (rev.) | 12/50 |  |
| CXK581001P | 70/85 | DIP 600 mil | 12/50 |  |
| CXK581001M | 70/85 | SOP 525 mil | 12/50 |  |
| CXK5810205P | 35/45/55 | DIP 400 mil |  |  |
| CXK581020J | 35/45/55 | SOJ 400 mil |  |  |
| CXK581021] | 47 | 501400 mil |  |  |
| CXK581120J | 15/17/20 | 501400 mil |  |  |
| CXK77910J | 20 | S0J 400 mil |  | Sync., 128K $\times 9$ |

Note: All packages $5 \mathrm{~V}, 32$ pin, $128 \mathrm{~K} \times 8$, unless otherwise noted.

We make the chips. You make the history.

## No Assembly Required!



Why settle for just a data generator when you can
have a data generator, pulse generator and switch
and no edge placement restrictions - for less than
the cost of a data generator alone!
matrix all in one? The HFS 9000
comes ready to use, with 64 K
memory depth, 1 ps timing
resolution, 630 MHz all

The new Tektronix
HFS 9000 Data Time Generator:
Now get complete stimulus without going to pieces.

Demo it once, and you'll never
go to pieces again.
Talk to your Tek account
manager today, or call
formats, variable
transition time,


## Tektronix

Test and Measurement
CIRCLE 162 FOR U.S. RESPONSE CIRCLE 163 FOR RESPONSE OUTSIDE THE U.S.

## HIGH-PERFORMANCE ASIC FUNCTION BLOCKS

quencies. Difficulties arise, however, when there are several such frequencies that aren't interrelated in any rational pattern. In the past, to avoid expensive computing operations, the timing pattern was adapted to the signal processing.

Now, the computing required to interpolate different data rates is no longer an economic burden because of the submicron circuit structures. A Digit 3000 application can therefore use a common system clock for all processing operations. This gets rid
of the many clock generators previously needed and cuts down interference-induced malfunctions.

The only existing criterion for choosing a system clock is the necessary analog bandwidth of the signals being processed (which, according to the sampling theorem, is twice the Nyquist frequency). It may be a good idea to match the system clock to the data rate of time-discrete or digital signals processed in the same system. Otherwise, these signals must be interpolated for the system clock.

## Three Buses

ICs constructed from Digit 3000 blocks can exchange data over one of three buses. One is the PICTUREbus, which is a digital, orthogonal (16 +3 )-bit bus for picture signals. Up to eight different signals may be present simultaneously on the bus. In this case, the three extra bits are for priority control.

Another is the SOUNDbus, a digital, serial three-wire bus for sound signals. It can transmit a maximum of four channels of information between audio processors.

The third bus is the DIGITbus, a digital, serial single-wire bus with a flexible protocol structure for systems control. The controller communicates with all processors in the system through the DIGITbus.

ITT Semiconductors has targeted its Digit 3000 -based ICs at a multitude of applications, but its sights are set on multimedia systems, a market with enormous growth potentials worldwide. "We want to make our ICs useful for those who want to marry multimedia's audio, video, and computer technologies in one system," says Klaus Heberle, who heads the Human Interfaces and Microcontroller group in the company's Concept Engineering department. The Freiburg company has already launched deals with American computer makers to develop circuits that can be used in multimedia systems.

In a multimedia application, audio and video signals in some form are primarily processed on a PC or workstation. Or conversely, a TV set is equipped with an interface, which permits it to take over computer data. The system configurations will
differ considerably depending on two factors: the media to be combined in a particular application and the demands the signal processing must fulfill.
As an example, a simple two-IC configuration for picture-rate conversion can be designed from seven Digit 3000 function blocks. With such a configuration, video data of different formats, like NTSC and VGA, can be superimposed on a computer's display unit. In this application, storage and further processing in the computer isn't possible.
In another multimedia application with optical mass storage and circuits for data compression and/or decompression, still and moving pictures can be handled on the computer. Also, connection to data networks is possible through the data-reduction interface so that the system can also be used as, say, a video-conference terminal. For this particular application, 14 function blocks are assembled into one IC for multistandard audio processing.
With much activity going on in new communication services, applications for Digit 3000-based ICs open

# YouDesign Actel FI YouDoA PLD. But Tl 



Use PLD Tools.
You design Actel FPGAs using the same tools as you would a PLD ABEL,", CUPL," LOG/iC ${ }^{\text {™ }}$ and PGADesigner." But that's where the similarity ends.


Fost. Fost. Fast.
Our FPGAs are real speed demons. Whatever application you may be working on, our parts will give you the kind of performance you're looking for.


100\% Automatic Place And Route.
Coupled with your PLD tools, Actel's Action Logic ${ }^{\text {™ }}$ System (ALS) software lets you create your own FPGAs - using a 386 PC or workstation - right at your own desk. With Auto Place and Route that's proven in thousands of applications.

## Announcing A Simple Way To Get From PLDs To FPGAs.

If you're a PLD designer with an interest in fast, flexible FPGAs, but you think you don't have time to learn new design techniques, we'd like to change your mind.

First of all, you don't have to give up your existing PLD design tools or Boolean equations. Actel's ALES ${ }^{m} 1$ program translates the output of PLD
tools like CUPL" ${ }^{\text {m }}$ and $\mathrm{LOG} / \mathrm{iC}^{\mathrm{m}}$ into logic optimized for our ACT" ${ }^{\text {" }}$ devices. ABEL" 4.0 includes optimization for Actel devices. Entire FPGA designs can be developed with PGADesigner." ${ }^{\text {" }}$

Actel devices offer everything you want in an FPGA. Like high I/O and flip-flop counts. And $100 \%$ automatic place
and route gets you to market fast.

Once your FPGA is designed, our Action Logic ${ }^{\text {m" }}$ System (ALS) converts the captured design into a completed device in minutes. To give you true, high-density, field-programmable, channeled gate arrays.

Other FPGA manufacturers fall short on design verification. Our exclusive Actionprobe ${ }^{*}$ diagnostic tools, give you $100 \%$
observability of internal logic signals. So you don't have to give up testability for convenience.

It's never been easier to make your innovative designs a reality. We offer you a complete family of powerful FPGAs, like the A1010 and A1020, available in 44,68 and 84 pin PLCC versions and implementing up to 273 flipflops or up to 546 latches. And the first member of our ACT 2 family, the power-

## GAs The SameWay :Similarity Ends There.



More Flexibility And Capacity.
Designing with Actel FPGAs gives you more freedom than you ever imagined. More gates. More flip-flops. More I/O. In fact, our new A 1280 is the largest FPGA in the world.


Small Footprint.
Actel FPGAs give you far more gates per square inch. As much as ten times as many as the densest PLDs. That can save a lot of real estate.


More Fun.
Designing Actel FPGAs is so simple that you'll have more time to do the things that made you want to become an engineer in the first place. Or just relaxing. You've earned it.
ful A1280. With 8,000 gates, up to 998 flip-flops, and $140 \mathrm{I} / \mathrm{O}$ pins, it's the highest capacity FPGA today. And our A1240-1 is the fastest. In the A1240-1, 16-bit counters run at $75 \mathrm{MHz}, 16$-bit accumulators at 33 MHz . Enough capacity and speed to handle almost any application.

The superior speed,
capacity, and auto place and route capabilities of our FPGAs are made possible by Actel's revolutionary PLICE* antifuse programming element. The advanced technology that makes our family of FPGAs an ideal way to unleash your engiThe FPGA Design Guide neering creativity. Call 1-800-228-3532 for your free FPGA Design Guide.

Broad Family With High Capacity


## DISPOSING

## LOOKING

Of

## EQUIPMENT

No Quicker, Better Way Than UEN
"USED EQUIPMENT NETWORK ${ }^{\text {TM." }}$ An ON-LINE Computer Service
FREE ACCESS. Thousands of items. Hundreds of Categories.
NO CHARGE for Surplus or Wanted Equipment listings by end-users.

```
INDUSTRIAL • TELECOMMUNICATIONS OFFICE - AUDIO VISUAL
```

UEN is a service of Used Equipment Directory, a monthly Penton publication listing thousands of items by hundreds of dealers in available equipment.
Use your modem now to dial 201-625-2636 to find needed equipment or to list your wanteds.
(or contact directly by fax or mail)

```
USED EQUIPMENT NETWORK}\mp@subsup{}{}{\topM
    P. O. Box 823, Hasbrouck Hts., NJ 07604-0823
        201-393-9558 - 800-526-6052
            FAX 201-393-9553
"UEN - A FREE SERVICE for End-Users"
```



## HIGH-PERFORMANCE ASIC FUNCTION BLOCKS

up in telecommunications terminals. Two examples of such communications services are the videophone and the cordless telephone. The videophone comprises input/output devices, such as a camera, monitor, microphone and loudspeaker (Fig. 1).

With 13 function blocks, three key ICs for this videophone can be designed. The data is converted in ADCs and DACs and fed to the sig-nal-processing and data-compression circuit, which operates according to the CCITT (Consultative Committee on Telephony and Telegraphy) H. 261 standard. This enables data to be reduced for moving pictures up to the ISDN (Integrated Services Digital Network) 64-kbit/s primary rate.

In a cordless telephone, the most important component is a data-reduction circuit which, together with converters and a packet handler, can be implemented with one IC using eight function blocks (Fig. 2). The IC operates according to the ADPCM (adaptive differential pulse-codemodulation) principle, and is supplemented by circuits for frequencysynthesis and data-packet-handling functions.

Interfaces with the outside world are formed by the high-frequency link with a modem and a duplex separation filter at the transmitting/receiving end, as well as an audio codec at the user end. All function blocks for audio-frequency processing and for the system controller can be accommodated in one IC.

## Price And Availability

The Digit 3000-based ICs sell for less than $\$ 10$ each in volume quantities, with the exact price depending on circuit complexity and the number of ICs ordered. Prototypes are available in 6 to 12 months (depending on circuit complexity) after customers have specified for ITT Semiconductors circuit requirements.
ITT Semiconductors, P.O. Box 840, D7800 Freiburg, Germany; Reinhard Preuss, phone: (0049)-761-517337; fax: (0049)-761-517799.

CIRCLE 518

How Valuable?
Circle
Highly
Moderately 562
SLightly 563


## FOR JUST \$50, MOTOROLA'S NEW 68HC705KICS KIT CAN PUT YOU ON THE ROAD TO AN ECONOMICAL 8-BIT DESIGN.

Learning to design Motorola's low-cost, 68 HC 05 K -Series microcontroller into your application is fast - and easy with the new 68 HC 05 K-Series In-Circuit Simulator Kit.

By combining software simulation with an innovative hardware interface, the 68 HC 705 KICS gives you real hardware emulation at simulator speeds - to put you in the driver's seat from the word go.

It helps you learn everything you need to know about using the 16 -pin 68 HC 05 K -series, Motorola's newest addition to the world's most popular 8 -bit microcontroller family. These low-pin count microcontrollers are ideally suited for cost-sensitive applications requiring 8 -bit performance at 4 -bit prices.

## THIS SPECIAL OFFER COULD PUT YOU BEHIND THE WHEEL OF A NEW FORD EXPLORER.

Just order the 68HC705KICS kit, take it for a test drive, and enter your 68 HC 705 KICS application in our design contest.

We'll judge designs based on creative and efficient use of the 68 HC 705 K 1 features, like the on-chip personality EPROM, and cost savings realized from reduced component count.*

The winner gets to drive off in a top-of-the-line 1992 Ford Explorer.

## FULLY LOADED: \$500 WORTH OF DEVELOPMENT TOOLS AND ACCESSORIES FOR ONLY \$50!

Order your 68HC705KICS kit during this special offer, and you'll get a great package deal that includes:

- In-circuit source level simulator/programmer board with target cable
- Screen-oriented editor/assembler/ debugger/simulator software from P\&E Microcomputer Systems - 68 HC 705 K 1 windowed EPROM-version microcontroller
- Technical literature, including a handy introductory guide to understanding and using small microcontrollers.


## HURRY, YOUR LEARNER'S PERMIT EXPIRES JUNE 30.

The low $\$ 50$ sticker price on the 68 HC 05 K-Series InCircuit Simulator Kit is good only through participating Motorola distributors! But you better act now. This special offer ends June 30,1992 . And at $\$ 50$, the 68 HC 705 KICS kit is priced to move.

[^3]
# Intelligent Software Helps Engineers Build High-Speed Boards And MCMs That Are Correct The First Time Through. 

## Pc-Board Tools Sidestep High-Speed Design Snags



Lisa Maliniak

oday's high-speed board designers face tough challenges. Problems and limitations arise from such features as operating frequencies above 50 MHz , 1-ns rise and fall times, and propagation-delay limitations. On top of that, systems are getting smaller while IC packages grow larger. If not approached properly, high-speed board design can be an engineer's worst nightmare.

Engineers must attack these designs with a different technique than the schematic-driven layout provided by a traditional serial design cycle. From the start, they must be aware of the impact that the physical representation of the design has on the electrical behavior of the circuit. For example, para-


AN INTELLIGENT MECHANISM inside Board Station 500 helps users meet high-speed design rules. In this screen shot, the inside diamond shows the distance allowed to meet the minimum-length requirements; the outside diamond shows the distance allowed
before violating maximum-length requirements. sitic elements and interconnect dimensions of a pc board are each active circuits that can potentially affect the functionality and performance of a design. Engineers need software tools that let them make design decisions during iterations between the physical representation and their simulation environment.

Many of the new pc-board tools are trying to fill these needs of complex pc-board design. The latest is the Board Station 500 software from Mentor Graphics Corp. Board Station 500 , which addresses the unique requirements of high-speed pc boards and multichip modules (MCMs), is a superset of the company's previous Board Station software version. The Board Station software is a pc-board design and layout system that shares a common database, and encompasses schematic capture, simulation, electronic packaging, physical layout, testing, and documentation.

Board Station 500 combines the existing Board Station software with


## AUGUST 10-12, 1992

 PERSONAL COMPUTER DESIGN CONFERENCE
## The Santa Clara Convention Center, Santa Clara, California and the adjacent Westin Hotel (formerly the Doubletree)



The Silicon Valley Personal Computer Design Conference focuses on providing solutions to key PC, Workstation, and Peripheral design and integration issues. SVPC is aimed at designers and strategic planners who are trying to differentiate their systems, or design or evaluate the next-generation desktop, portable and pen-based computer technologies and systems.
The conference will provide many half- and full-day tutorials on the opening day (August 10), and over 100 technical paper presentations in four parallel paper tracks (August 11 and 12). The papers will cover key design and implementation issues for desktop and portable systems. Topics will include:
Motherboard Design Issues...Portable System
Design...Memory-Card Interfacing... Mass-Storage
Subsystem Design...Pen-based System
Design...Multimedia Hardware Design...Data Communications (Data/Fax Modems, Serial cards, Etc.)...BIOS Implementation and Graphical User Interface Issues...Power Management Schemes...Video and Graphics Subsystems...Local-bus Interface Approaches...Peripheral Subsystem Design ...System Buses (ISA, EISA, MCA, SBus, NuBus, Etc.)...Network Interfaces (RF, Token Ring, Ethernet, Etc.)...............and many other topics.

## Keynote Speakers:

## Dr. Gordon Moore, CEO, Intel Corp. Mr. Roger Ross, President, Ross Technology Mr. Kiichi Hataya, President, Toshiba America, Information Systems Div.

## DON'T MISS THE PRODUCT EXHIBITS

Close to 100 table-top exhibits will show off the latest CPU chips, memories, and ASIC technologies, as well as board-level and software products.
Exhibit hours run noon to 2 pm on Tuesday and Wednesday, August 11 and 12, as well as $5: 30$ to $7: 30 \mathrm{pm}$ on Tuesday evening.
Refreshments will be served in the Exhibits area.
Several exhibitors will hold drawings for product samples -- be sure to leave a business card at their tables.

Interested in Exhibiting or Becoming a Corporate Sponsor? Contact Ken Majithia, (408) 924-3930 (ph)
(408) 997-8265 (fx)

SVPC is a creation of SysTech Research and is co-sponsored by Electronic Design and Electronics Magazines (Penton Publications), NCR Corp., and Yamaha Systems Technology Div.

| SVPC'92 ADVANCE REGISTRATION FORM Tax ID \#77-025-4502 | Payment | Payment* | Payment |
| :---: | :---: | :---: | :---: |
| Please mail or fax in this form with your payment or credit-card information. Make checks payable to SysTech Research and send to 1248 Olive Branch Lane, San Jose, CA 95120. Fax inquiries or form to (408) 997-8265. | postmarked by 6/26/92 | postmarked after 6/26/92 | at the door |
| Tutorials only (one day registration) . . (Topics will be announced in June). | \$295 | \$350 | \$400 |
| Papers only (two-day registration) | \$395 | \$450 | \$500 |
| Full conference (three-day registration). | \$495 | \$550 | \$600 |
| Exhibits-only pass. | \$ 25 | \$ 25 | \$25 |
| Extra proceedings (add \$20/domestic mail; \$40/intm airmail) | \$100 | \$100 | \$150 |

Note: Registration fees include coffee break refreshments, lunch, exhibits entry, and one set of tutorial notes, and/or conference proceedings

- After $7 / 24$ do not mail; bring for at-door registration; A $\$ 150$ processing fee will be charged for advance registrations cancelled before June 26,1992 . No refunds after cancellation date.

Name $\qquad$ Title $\qquad$
Company $\qquad$ Mail Stop
Address $\qquad$ City State $\qquad$
Telephone $\qquad$ FAX $\qquad$ Email

Charge to my MASTERCARD $\qquad$ VISA $\qquad$ account EXP. DATE $\qquad$
Account number $\qquad$ Signature

## HIGH-SPEED <br> BOARD TOOLS

timing-constraint-driven place-androute algorithms and high-speed analysis to control and analyze physical effects and maintain signal integrity. In addition, Board Station 500 not only identifies electrical-rule violations in real time, but also it provides intelligent mechanisms that guide users in meeting design requirements (see the figure). For instance, when an engineer doesn't meet a length requirement, the tool both flags the error and also indicates the distance allowed to meet the minimum-length requirements, along with the distance allowed that won't violate the maximum-length requirements.

## Design Unification

To ensure total coverage of highspeed effects, Board Station 500 unifies all steps ranging from design capture through manufacturing interface. Users begin by specifying a set of electrical rules using Mentor's Design Architect design-creation software. The electrical rules can include such items as method of interconnect, topology constraints, allowable interconnect delays, and impedance characteristics. However, electrical rules don't take into account layer-to-layer, via, or other physical constraints of board design. So Board Station 500 automatically maps the electrical rules into a set of physical rules for subsequent use by automatic and interactive place-androute algorithms. This design methodology is key as it enables the physical representation to meet the electrical performance requirements of the design.

The principal physical rules that Board Station 500 adheres to include net topology, minimum/maximum length control, stub-length control, matched-length control for clockskew elimination, via limits, automatic termination assignment, layer restrictions, balanced-pair routing, parallelism control, and shielding generation. Users can also enter and amend the physical rules directly.

There are a variety of examples where the insertion of physical rules into the design layout becomes important. These include using a bal-
anced-pair approach for noise reduction in ECL design, and providing shielding support for the reduction of EMI susceptibility and crosstalk. In addition, timing control must support meander generation to accurately control signal arrival while minimizing interconnect length.

During and after layout, users can check their results with an integrated set of high-speed analysis tools from Quad Design Technology, Camarillo, Calif. The first of these tools, Pre-route Delay Quantifier (PDQ), provides placement-based in-terconnect-delay calculation and placement evaluation. Another Quad Design tool is the Crosstalk Toolkit (XTK), which offers multi-conductor crosstalk noise analysis. XTK includes electromagnetic field solver and parameter extraction (XFX), and multi-conductor Crosstalk Network Simulator (XNS). PDQ and XTK are encapsulated in Mentor's Falcon Framework for Concurrent Design, and provide full support for the OSF Motif user interface.

With the Falcon Framework, users have access to related Mentor tools: Design Architect for design creation and electrical rules definition, QuickSim II for logic and sys-tem-level simulation, QuickPath for critical path and timing analysis, and AutoTherm for thermal analysis. Board Station 500's tight integration with the company's simulation environment allows for back-annotation of interconnect delays for post-layout simulation and timing verification. Once a design is done, the Board Station software generates the necessary manufacturing information and documentation. $\square$

## Price And Availability

Board Station 500 runs on HP Apollo, HP Series 700, and Sun workstations. It's available now for $\$ 125,000$. Upgrades to Board Station 500 from other Board Station versions start at $\$ 30,000$.

Mentor Graphics Corp., 8005 S.W. Boeckman Rd., Wilsonville, OR g70707777; (503) 685-7000.

CIRCLE 516

| H0w Valuable? | Circle |
| :--- | ---: |
| Highly | 557 |
| Moderately | 558 |
| Slightly | 559 |

# Where you can learn a little black magic. 

If you'd like to learn a few new tricks in analog design, check the schedule of the Analog Devices Advanced Linear Design Seminar below and then reserve your space by calling 1-800-ANALOGD (in
Canada, call 617-937-1430) today.

| NORTH AMERICA |  |
| :---: | :---: |
| City | Date |
| Cleveland, OH | May 5 |
| Detroit, MI | May 6 |
| Santa Clara, CA | May 7 |
| Burlington, MA | May 7 |
| Pleasanton, CA | May 8 |
| Milwaukee, WI | May 11 |
| San Diego, CA | May 11 |
| Chicago, IL | May 12 |
| Irvine, CA | May 12 |
| Houston, TX | May 13 |
| Woodland Hills, CA | May 13 |
| Dallas, TX | May 14 |
| Phoenix, AZ | May 14 |
| Dayton, OH | May 15 |
| Denver, CO | May 15 |
| Minneapolis, MN | May 18 |
| Huntsville, AL | May 18 |
| Waterbury, CT | May 19 |
| Atlanta, GA | May 19 |
| Whippany, NJ | May 20 |
| Tampa, FL | May 20 |
| Smithtown, NY | May 21 |
| Orlando, FL | May 21 |
| Santa Clara, CA | May 27 |
| Rochester, NY | May 27 |
| Beaverton, OR | May 28 |
| Toronto, Can | May 28 |
| Bellevue, WA | May 29 |
| Montreal, Can | May 29 |
| Waltham, MA | June 1 |
| Raleigh, NC | June 2 |
| Ft. Washington, PA | June 3 |
| Baltimore, MD | June 4 |
| McLean, VA | June 5 |

EUROPE

| City | Date |
| :--- | :--- |
| Copenhagen, Denmark | May 4 |
| Berlin, Germany | May 5 |
| Wiesbaden, Germany | May 6 |
| Hamburg, Germany | May 7 |
| München, Germany | May 8 |
| Vienna, Austria | May 11 |
| Zürich, Switzerland | May 12 |
| Lyon, France | May 13 |
| Paris, France | May 14 |
| London, England | May 15 |
| Edinburgh, Scotland | May 18 |
| Eindhoven, Netherlands | May 19 |
| Stockholm, Sweden | May 20 |
| Rome, Italy | May 21 |
| Milan, Italy | May 22 |

Far East and Japan seminars to be held in June. Please call 1-617-937-1430 for schedule.

ANALOG DEVICES

## If you've always thought linear design involved a little black magic, here's where you can learn a few of the tricks.



If you're one of the few engineers who realizes the world of analog design isn't all that mysterious, you'll appreciate our Advanced Linear Design Seminar. Because it's the perfect opportunity to pick up a few new tricks.

Hosted by Analog Devices, one of the leading suppliers of analog and mixed-signal ICs, and its distributors, the seminar series will include talks by prominent design wizards such as Derek Bowers, Paul Brokaw, Lou Counts, Barrie Gilbert, Walt Jung, and others.

The full-day tutorials also include solutions-oriented discussions that are geared towards showing you how to increase system performance while actually lowering overall cost. Plus you'll get free product samples, our 700-page Amplifier Applications Guide, other technical reference materials, and more.

Admission to the seminar is just $\$ 20$, and it includes everything above, lunch, and refreshments.
So if you're a design wizard who wants to add to your repertoire of linear design tricks, it's no secret what you should do - call 1-800-ANALOGD (in Canada, call 617-937-1430) and

# A 1024-Pin Land-Grid Array Lifts Prototyping Into The Realm Of Totally Programmable Hardware Systems. 

# SILICON INTERCONNECTS Render Breadboards Passé 

A

David Maliniak brought to the system level. The result for the system designer is much faster completion of board-level designs and greater control over the endproduct's final shape.

With the advent of the FPIC, the days of point-to-point wiring on a breadboard could well be over. The FPIC represents a breadboard-on-a-chip that can link each of its inputs to any number of its outputs, including, in one version of the device, to dedicated pins that act as a "window" to any signal (Electronic Design, Jan. 23, p. 31). Designers gain the high observability and quick turnaround of simulation combined with the form and function of the final product throughout the design-verification process.
The implications for hardware-system prototyping and debugging are considerable. Frequently, designs are held up because software for programmable systems languishes while waiting for its integration with hardware, which must be prototyped and debugged before the two can be meshed. Up until that point, neither software nor hardware can be verified in full. The FPIC, combined with its easy-to-use development system, can shorten the lag from software's development to its integration with hardware by anywhere from 6 to 12 weeks, the company claims. Applications include general connection for board-level circuitry, connecting FPGAs in ASIC-emulation systems, and customer-specific circuit customization.
Initially, two flavors of the FPIC will be offered. The FPIC/R is a reprogrammable, SRAM-based device with bidirectional paths and pin-to-pin path delays as low as 5 ns for critical paths. The FPIC/R is meant for applications where prototype replication and dynamic in-system programming is required. The device, which integrates over 1 million transistors and is processed in $0.8-\mu \mathrm{m}$ CMOS technology, comes in a 1024-pin PGA. Of those 1024 pins, 940 are interconnection pins and 20 are for power and initialization.
The FPIC/D device is also reprogrammable, but incorporates a 64 -channel diagnostic port with logic-analyzer interfaces that enable rapid debugging of FPIC-based systems. Once attached to a logic analyzer, the diagnostic port makes available any signals passing through the FPIC for observation under software control. The 64 diagnostic signals from the FPIC/D device connect

# FIELD.PROGRAMMABLE INTERCONNECT COMPONENT 



FAST PROTOTYPING for pc-board and ASIC applications is promised by Aptix's development system for the field-programmable interconnect component. The FPIC/D device, with its on-chip 64-channel diagnostic port, is easily linked to logic analyzers for rapid debugging.
directly from its package to a flex cable, which in turn attaches to a logicanalyzer interface pod. The company is offering its DP-HP1 interface pod, which sends signals from the FPIC/ D to Hewlett-Packard's HP 16500 family of logic analyzers.

FPIC applications involving conventional board formats are further aided by the availability of two fieldprogrammable circuit-board (FPCB) formats. The FPCB-AT is a full-sized PC-AT-compatible board that accommodates up to three FPIC devices and more than 2000 connectable component pins. Through-hole row spacing is on 0.1 -by- 0.3 -by- $0.1-\mathrm{in}$. centers. The FPCB-GP2 is a general-purpose 7-by-10-in. board that holds up to two FPIC devices.

An FPCB is divided into FPIC regions, and all potential componentpin locations within a given region connect to that region's FPIC. Each FPIC has from 140 to 200 pins dedicated to global interconnections. Signals can travel through a maximum of two FPIC devices. The FPIC/R devices on top of the board are mirrored on the back side by an FPIC/D device mounted to common through
holes. The FPIC/D device's diagnostic pins serve as windows for analysis of all signals on the board. Used together, the FPIC/D devices implement diagnostics, while the FPIC/R devices implement prototype replication. As a result, prototype replication is made easier and faster.

To support the development of other FPCB form factors, Aptix offers its FPCB Compiler, a software system capable of generating the FPCB routing architecture. With it, pc-board-layout designers can create FPCBS with a multitude of form factors. The software produces standard Gerber-format output files, which are easily assimilated by popular board-layout systems.

Both FPIC/R and FPIC/D devices are supported by the company's easy-to-use development system, which includes programming and diagnostic software and hardware (see the figure). All are accessible through a highly intuitive user interface that, at least initially, runs on a Sun Sparestation platform.
The development system enables fast prototyping of pc-board and ASIC applications. The system ac-
cepts net-list formats from popular schematic-capture packages and performs both manual and automatic partitioning and placement, as well as fully automatic routing within FPIC devices. Routing time for a fully utilized FPIC device is under 5 minutes. Incremental routes typically take a few seconds. In creating the configuration data for programming the FPIC devices automatically, the software allows the management of critical paths and supports incremental changes of design data.

Both the FPIC/R and FPIC/D devices represented a substantial challenge from the packaging perspective. First, a custom multilayer ceramic package was developed which converted the extremely fine pad pitch on the die to a 50 -mil pad pitch suited for mounting on a pe board. Then, the C4 (controlled-collapse chip connection) die-to-package bonding technique was used, primarily because of its reliability and repeatability. In the C4 process, the die is bonded in flip-chip fashion.

In the case of the FPIC/D, a removable land-grid socket is used that interfaces to the board using the Cinch Cinapse fuzzy-button contacts. The FPIC/R is housed in a more standard pin-grid array.

## Price And Availability

The FPIC/R and FPIC/D field-programmable interconnect components are available at single-piece pricing of $\$ 1105$ and \$2938, respectively. The /D is available in 60 days from receipt of order; the $/ R$ will ship in the third quarter. The development system costs \$15,000. Diagnostic-support software adds $\$ 5000$. The diagnostic package that supports the HP 16500 logic analyzers costs $\$ 7500$ on the Sun platform and includes the features of the standard diagnostic package. The FPCB-AT circuit board costs $\$ 1538$, while the general-purpose FPCB-GP2 goes for \$1154. Both are delivered in 60 days. For custom $F P C B$ development, the FPCB Compiler, with Gerber interface, sells for $\$ 15,000$. It will be available in the third quarter.
Aptix Corp., 225 Charcot Ave., San Jose, CA 95131; Buck Feltman, (408) 428 6200.

CIRCLE 512

How Valuable?
Circle
Highly
589
Moderately 590
Slightly
591

# aSIC Families Pack Up To 600,000 Gates Thanks To $0.6 \mu$ M Features dave buresi 

By shrinking the minimum feature size to $0.6 \mu \mathrm{~m}$ ( 0.45 $\mu \mathrm{m}$ effective) LSI Logic has developed three families of customer-definable circuits that can pack up to 600,000 usable gates. The largest chip has nearly 1 million raw gates on chip. The CMOS semicustom families include the LCA300K series of gate arrays, the LCB300K standard-cell library, and the LEA300K series of customer-definable masterslices.
Designs done in any of the three approaches can be migrated into either of the other two implementation schemes. As a result, designers can trade off turnaround time, density, and other factors. More than doubling single-chip integration over current ASIC offerings by most other companies, the 300 K families are well suited for high-performance, high-complexity data processing, telecommunication, consumer, and military applications.
The LCA300K series includes 14 masterslice arrays that range in density from 10,000 to 500,000 usable gates. Either two or three levels of metal can be used to interconnect the gates. I/O pad counts on the arrays or standard-cell-based chips can exceed 800 pads, thus permitting the chips to readily handle multiple wide buses. On-chip phase-locked loops (PLLs) eliminate chip-to-chip clock skew for clocks up to 160 MHz and "balanced tree" clock distribution networks reduce cross-chip skew by up to $90 \%$ over arbitrary clock schemes.
NTL (NMOS transceiver logic) input/output buffers can be used in digital system designs to achieve backplane operating frequencies that are in excess of 75 MHz . Telecommunication designs can also use the NTL capability to implement applications such as Sonet with chip-tochip frequencies of 156 MHz and greater. LSI Logic's proven PLL technology readily handles clock-recovery requirements for high-speed
data streams in FDDI interfaces.
Consumer applications, a major target for 300 K families, can benefit from the low-power capability offered by the $3-\mathrm{V}$ libraries. Circuits fabricated with the $3-\mathrm{V}$ option can trim operating power consumption by as much as $65 \%$ as compared to the standard $5-\mathrm{V}$ family. Delay-line memories and specialized audio and video interface cells allow optimized performance and reduced design cycle time for high-end systems.
Besides offering high performance, the LCA300K sports an advanced suite of development tools covering key aspects ranging from the I/O buffer options to final chip layout. The use of hierarchical block compilers allows efficient routing of complex designs with up to 500,000 gates. Systems that require special interfaces and terminations will benefit from a pseudo-ECL I/O option and embedded termination resistors. Such a combination has not been previously been available in other CMOS arrays.

## Flexible Design Methods

Circuits designed with the LCB300K standard-cell family can pack up to 600,000 usable gates-approximately twice as many as most other cell-based offerings. On a single chip, designers can combine 200,000 gates, 512 kbits of SRAM, and 1 Mbit of ROM. With a power consumption of just $1 \mu \mathrm{~W} /$ gate/ MHz (with a $5-\mathrm{V}$ supply), the LCB300K eases power management in low-frequency systems. However, with so many gates on a chip, the total power could typically hit 10 to 20 W when running at 50 MHz .
To support such complex cellbased designs, the company has created enhanced tools to handle the iterative redefinition of chip floor plans based on completed hierarchical circuit block layouts. Those tools let the designer move between topdown and bottom-up methodology as the design evolves, thus achieving
better and more predictable performance.

Included in the tool set is a hierarchical block compiler that manages chip and interblock clock tree, power bus, and signal routing. The compiler also makes automatic adjustments as individual blocks are com-pleted-that results in an optimum layout with minimal clock skew, efficient power busing, and inter-block signal bus routing. Additional tools, including advanced data-path and place-and-route packages keep chip area to a minimum while optimizing circuit performance.

LEA300X embedded-array option allows the designer to combine the performance and density of cellbased devices with the fast turnaround of gate arrays. The option lets designers embed large LCB300K cells-memory and complex logic functions-on a customsize chip along with a significant number of uncommitted gates.
Unlike most embedded array offerings from other ASIC suppliers that step up in size using the fixed pad rings employed by the gate arrays, the LEA300K option allows designers to create custom-size chips, thanks to a pad-ring compiler that creates the desired I/O support. After a trial layout defines the minimum core size, the I/0 compiler finishes the master-slice design and allows base wafer manufacturing and stocking to be done before the customer has completed signoff on postlayout ac performance.
Nonrecurring engineering (NRE) charges start at $\$ 30,000$ for the 300 K family. Production charges depend heavily on package type selected and the quantity. Cell libraries are now available, with production slated for the first quarter of 1993.

LSI Logic Corp., 1551 McCarthy Blvd., MS: D102, Milpitas, CA 95035; for LCA products, call Peter Santos: (408) 433-7871; for LCB and embedded arrays, contact Todd Scott, (408) 433-7146.

CIRCLE 460

# 486 Workalike Retains 386SX Bus, Pinout For Notebook PCS jox Campera 

A486SX-compatible microprocessor, with 32-bit internal and 16-bit external data paths, the Cx486SLC can drop into existing 386SX systems with only minor changes. The CPU chip, developed by Cyrix Corp., squeezes 486 -instruction-set compatibility into a low-cost 100-lead plastic quad-sided flat package that is a superset of the 100 -lead 80386 SX pinout. In the new processor nine new signals are positioned on pins the 386SX leaves as "no-connect" pins. Built in an $0.8-\mu \mathrm{m}$ CMOS process, the CPU is first in a series of processor products with 486 performance and advanced features.

Judging from benchmarks run by Cyrix, the Cx486SLC is the fastest 16 -bit-bus microprocessor available for use in high-volume notebook, pen-based, and entry-level desktop systems. It can be used for quick and easy upgrades of 386SX designs to 486- performance at price points competitive with 386SX or SL CPUs. Initial versions of the processor will run at 20 or 25 MHz , thus giving system designers more performance without the higher price tags.

Cyrix emphasizes that the CPU is a new design with an original architecture, not a clone of an existing CPU (see related story, page 30). But the company says that the new chip executes the complete 486SX instruction set and all operating systems designed for this instruction set, including DOS, Windows, and Unix. An alternate source for the 486 chip will likely be Texas Instruments, also expected to manufacture the 486SLC for Cyrix.

The Cx486SLC uses a single-cycle pipelined execution unit, 16 -bit hardware multiplier, and tightly coupled 1-kbyte cache. Five pipeline stages allow successive instruction overlap for minimal instruction cycle times. Three versions of the CPU are being announced now. Designed for notebook PCs, the Cx486SLC-V25 and V20 for 25 MHz and 20 MHz , respec-

tively, operate from a 3 - or 5 -V supply. Operating with 3 V , the processor consumes typically only $30 \%$ of that while operating at 5 V .

Suspend/resume allows power consumption to drop to the microwatt range. Current consumption is typically less than $2 \%$ of the operating current. Suspend mode can be entered either by a hardware or software-initiated action.

In notebook PCs, the Cx486SLC-25 has a Landmark version 2.0 CPU performance rating of 78 MHz , operating up to 2.5 times faster than the 386SX-25 CPU and up to 2.3 times faster than the 386SL-25 CPU. The new CPU's Norton SI V6.0 Index of 39.4 is 3.2 times faster than the performance of the $386 \mathrm{SX}-25$ and 2.1 times that of the 386SL-25.

A $5-\mathrm{V} \quad 25-\mathrm{MHz}$ version-the Cx486SLC-25-is aimed at desktop systems. According to the company, PC manufacturers can build an en-try-level 486 system for the same price as a 386 system. Such systems
have a Landmark V2.0 test rating of 79 MHz -up to 2.5 times faster than traditional 386 SX systems and 1.7 times faster than ones built with the IBM 386SLC. Other benchmarks for the 486SLC in a desktop PC are comparable to those obtained using the CPU in a portable PC.

Because of its 386 external form factor, the Cx486SLC can be interfaced to lower-cost 16-bit peripherals such as PC chip sets and coprocessors. The Cx486SLC CPU and 87SLC math coprocessor occupy $1 / 6$ th the space of the 486SX and its performance enhancement socket and consume $1 / 100$ th the power.

The Cx486SLC-25MP and Cx486SLC-V20MP go for $\$ 119$ in thousands. The Cx486SLC-V25MP is $\$ 137$ in the same quantities. These chips are being sampled now with general availability scheduled for later in the second quarter.

Cyrix Corp., P. O. Box 850118, Richardson, TX 75085-0118; (214) 238-8387.

CIRCLE 461


32 Mbytes of zero wait-state memory, 256 kbytes of cache memory, and a 32 bit SCSI-II host I/O adapter with 4 Mbytes of cache. Peripherals supplied include a 1.2-Gbyte SCSI hard drive, an internal CD-ROM drive, an internal 240-Mbyte tape drive, two high-density floppy drives, a 9600 -baud fax-modem, and a $17-\mathrm{in}$. Super VGA color monitor. MS-DOS and Windows comes bundled with the system. The MicroFrame sells for $\$ 13,995$.
Fox Computers, P. O. Box 1846, Big Bear Lake, CA 92315; (714) 8665700. GIGUIF 463


You get fast hardware and software support for all the popular languages. A software library and time saving utilities are included that make instrument control easier than ever before. Ask about our no risk guarantee.

## EISA-BASED PC ADDS CLOCK-D0UBLING 486

One of the first systems to take advantage of Intel's clock-doubling processor technology is the EISA-based Systempro/LT 486DX2/50. Its processor runs at 50 MHz internally, yet is supported by $25-\mathrm{MHz}$ external components. Therefore, users can benefit from the processing power and computing speed of $50-\mathrm{MHz}$ technology at a lower price than a PC using $50-\mathrm{MHz}$ components for both internal and external communications. In addition to the processor's 8 kbytes of internal cache memory, Compaq adds 256 kbytes of secondary two-way set-associative write-back cache. Many different memory and video configurations are available, with prices starting at $\$ 8199$.

Compaq Computer Corp., P.O. Box 692000, Houston, TX 77269; (713) 3700670 HIBGIF 464

## 486 N0TEB00K HAS DUALDISPLAY CAPABILITY

The Slimnote notebook PC, packaged with an 80 -Mbyte hard disk and 4 Mbytes of main memory, is based on a $33-\mathrm{MHz}$ i486 microprocessor. It measures 8.5 by 11 by 1.7 in . and weighs just 5.8 lbs . One feature of the system is its simultaneous dual-display capability. What's displayed on the 10 -in., 64 -shade liquid-crystal display can simultaneously be displayed on an external Super VGA monitor. Thus, the computer can be used for presentations. Users can add up to 20 Mbytes of memory and a modem. The Slimnote sells for $\$ 3499$.

Twinhead Corp., 1537 Centre Pointe Dr., Milpitas, CA 95035; (408) 9450808. HREHF 465

## SBUS B0ARD ACCELERATES GRAPHICS

The single-slot GXTRA/W SBus graphics accelerator boasts a resolution of 1600 by 1280 pixels and can draw 100 Mpixels/s for all 2D applications. It supports draw, fill, text, and bit-block transfer operations at the full speed of interleaved page-mode VRAMs. The board runs most Sun software, including SunView and OpenWindows. The board is designed around the Weitek W8720 graphics controller. Prices for single units start at $\$ 3750$.

Tech-Source Inc., 442 S. North Lake Blvd., Suite 1008, Altmonte Springs, FL 32701; (407) 830-8301. GHIGIF 466

Free:
Informative
catalog 800-234-4232
Applications help (617) 273-1818


Capital Equipment Corp. Burlington, MA. 01803
CIRCLE 92 FOR U.S. RESPONSE CIRCLE 93 FOR RESPONSE OUTSIDE THE U.S.

## S0FTWARET00LS AID FUZZY-L0GIC DESIGN

Through a relationship with Aptronix Inc., San Jose, CA, Motorola has released a software development tool for fuzzy-logic design. The Fuzzy Inference Development Environment (FIDE) tools enable designers to give standard microcontrollers fuzzy logic capabilities. Initially, the 68 HC 05 and $68 \mathrm{HC11}$ families will be supported. Future plans call for support of the $68 \mathrm{HC1} 6$ and 68300 microcontroller families and the 56000 DSP family.

The FIDE application tools are easy to use and offer greater flexibility in product design compared to conventional software tools. Users can design and simulate an entire dynamic system, including microcontroller-specific hardware, making it easier to evaluate design scenarios. The general-purpose tools go through the stages of system design, development, testing, debugging, and code generation.

One of the unique features of the tools is its fuzzy inference language which is functional and supports many fuzzy operators, inference methods, and defuzzification techniques. The real-time code generator, which efficiently creates object code, generates assembler source code for Motorola chips. The analyzer features a 3D surface view to supply a clear view of the response function. The tool can also trace from a point on the surface to the originating source code.

Motorola Inc., 6501 William Cannon Drive West, Austin, TX 78735; (512) 891-3938. GITGI 467

RICHARD NASS

## Create Protected-Mode WINDOWS APPLICATIONS

The upgraded DPMI-16 DOS Extender now comes with its own DOS-protect-ed-mode interface (DPMI). The product allows applications developers to create protected-mode applications that run automatically in DOS, Windows 3.0, Desqview, Windows NT, and OS/2 2.0. Developers can also create programs to handle physical devices and interrupts completely with the protected mode. Other features include the ability to address 16 Mbytes of code and data space; to run as a DPMI host, independent of an existing server; easy
communication to real-mode tasks; interrupt handling; and the use of dynamically linked libraries (DLLs) in DOS.
The DPMI-16 is available now for $\$ 695$. Current users can upgrade for $\$ 300$. The kit comes with protectedmode libraries for the Borland and Mi-
crosoft compilers, an enhanced debugger, and a tune program to optimize 286 systems. Support is included for Borland $\mathrm{C}++$ and Microsoft C and Fortran.
Ergo Computing Inc., One Intercontinental Way, Peabody, MA 01960; (508) 535-7510. GIRGIF 468


## It's getting to be a habit. Every time

 we introduce a new FutureFast ${ }^{\text {M }}$ DRAM, we shatter another speed barrier. Our 53ns 1Mb DRAMs, for instance, made true zero-wait-state systems practical and released you from the costly, complex interleaving schemes and cache memories for 20 MHz applications. Now we've done it again. Coming from a common ultra high speed design, our new 1Mb and 4Mb 40ns DRAMs are the world's fastest CMOS DRAMs. Ideal for use with 25 MHz processors, they support true zero-wait-state direct access. The 40ns part can also improve the performance of 40 MHz and faster systems that utilize cache memory.If you're designing advanced microprocessor based systems, don't let the future pass you by. Call or write today for complete specs ... NMB, the high speed DRAM specialists.


[^4]

CIRCLE 132 FOR U.S. RESPONSE
CIRCLE 133 FOR RESPONSE OUTSIDE THE U.S.

## SYSTEM DOES 0VER 40 SEMICONDUCTOR TESTS

The Model 8800 discrete semiconductor tester is a simple-to-use, inexpensive standalone unit. The system performs more than 40 parametric measurements or go/no-go tests for transistors, diodes, MOSFETs, regulators, triacs, zeners, SCRs, and J-FETs in a wide range of packages. The devices can be tested to 1200 V and up to 5 A , with resolutions to 1 mV and 0.1 nA . Only four universal test fixtures are needed. An IEEE-488 port connects the tester to an automatic device handler, computer, printer, terminal, or data logger. A Quick Set function offers a fast way to configure a one-time test setup, and a battery-backed memory stores userwritten test routines for repeated use. The standalone instrument weighs 16 lbs. and measures 4.5 in . high by 17 in . wide by 16.5 in . deep. The Model 8800 costs $\$ 6900$ and comes with a one-year warranty.
Information Scan Technology Inc., 487 Gianni St., Santa Clara, CA 95054; (408) 748-3771. GITBIF 469

## DEVICE PROGRAMMERS ARE FULLY INTEGRATED

The ProMaster Series consists of five integrated turnkey systems for handling, programming, testing, and marking of programmable ICs. The ProMaster 2000 offers programming, testing, and labeling for DIP devices to 44 pins. The ProMaster 3000 supplies the same functions for surface-mounted or DIP devices. The ProMaster 7000 performs programming, testing, and laser marking for surface-mounted or DIP ICs. The 3000 and 7000 come in either 44 - or 88 -pin versions. The series uses programming algorithms approved by device manufacturers. Easy user-configurable changeovers reduce downtime between projects, and automated control software cuts training costs. Prices range from $\$ 63,915$ for the ProMaster 2000 base unit with 44 -pin capability to $\$ 124,645$ for the 88 -pin version of the ProMaster 7000 base unit. Delivery is in 8 weeks.

Data I/O Corp., 10525 Willows Rd. NE, Redmond, WA 98073-9746; (800) 3328246. GIVGIF 470


CIRCLE 182 FOR U.S. RESPONSE

## 500-MHz ScoPE DIGITIZES AT 2 GSAMPLES/S 0n 4 Channels

Apair of high-speed, wide-bandwidth digital scopes offer advanced triggering capabilities that suit them for design and debugging of fast digital circuits. The 2-channel TDS 620 and 4-channel TDS 640 fea-

ture 2-Gsample/s digitizing simultaneously across all channels and a 500MHz bandwidth.
The high sample rate makes is possible to analyze single-shot signals accurately and measure critical timing margins between multiple signals. And the wide bandwidth allows the scopes to capture even fast logic transitions accurately.
With the scopes' advanced logic and fault-triggering capabilities, users can easily capture glitches, noise, or timing violations on nonrepetitive signals. The instruments can trigger on faults or glitches as short as 2 ns , capture race conditions using the unique runt-pulse mode, and find design problems with the time-qualified pattern or state triggering features.
The scopes come with P6205 active probes, which feature a $750-\mathrm{MHz}$ bandwidth. The probes have an impedance of less than 2 pF and $1 \mathrm{M} \Omega$, compared with a capacitance of 10 pF for a typical passive probe. They draw their power from the scope. A graphical interface simplifies operation, and on-board processors perform fast signal averaging, waveform math, interpolation, and automatic measurements.

The TDS 620 costs $\$ 13,540$ with two P6205 active probes and the TDS 640 costs $\$ 20,980$ with four P6205 probes. Without the probes prices are $\$ 12,500$ and $\$ 19,000$, respectively. Delivery is 6 weeks after ordering.

Tektronix Inc. Test \& Measurement
Group, P. O. Box 1520, Pittsfield,
MA 01202; (800) 426-2200. GITGIF 471

- JOHN NOVELLINO


## Last September, 85 Million Pfople Desperaitiv Wanted a demowstraiton of OUR FINEET LOEIC ANaIzzer.



Only one logic analyzer could have brought the most crippling communications failure in U.S. history to a swift conclusion.

The new DAS/SE from Tektronix. With 200 MHz synchronous clocking, thousands of cycles of memory depth, and literally
hundreds of channels, the DAS/SE is without question the fastest and most powerful logic analyzer around. And with 11

different stimulus \& acquisition modules, it can be configured to solve any of your digital debug
problems. For a personal demonstration, call Tektronix today and ask about the DAS/SE. The logic
analyzer that could very well prevent another banner year. TALK TOTEK/1-800-426-2200 EXI. 73

## SURFACE-MOUNTED FUSE QUICKLY GUARDS B0ARDS

A line of thin-film, mini surface-mounted fuses provides more precise fusing control in a much smaller package than conventional wire fuses. The AccuGuard fuses offer tightly controlled electrical characteristics, including a precise fusing point, fast reaction time, extremely accurate current ratings, and a high open resistance of more than $20 \mathrm{M} \Omega$. Ten ratings are available from 200 mA to 2 A at 32 V . The devices come in EIA-standard 1206 packages and are on tape and reel. Typical pricing is $\$ .25$ for 10,000 pieces. Delivery is from stock to six weeks.

AVX Corp., 801 17th Ave. South, Myrtle Beach, SC 29577; (803) 946-
0562. GTRHE 472

## Mini Tubular Solenoids PaCK HEALTHY PUNCH

Boasting a diameter of only 1 in., the $L$ 10 series tubular solenoids kick with up to 208 ozs of force. Two standard lengths of $1-1 / 8$ and 2 in . are available. The units are also offered in push and pull operation types. Both types come with 6 -, 12 -, 24 -, or $110-\mathrm{V}$ dc coils. Other voltages and custom features are available. Standard wattage ratings are from 5 W continuous duty to 100 W pulse duty. Typical pricing is $\$ 8$ in OEM lots. Delivery is from six to eight weeks, depending on quantity.
Liberty Controls Inc., 500 Brookforest
Ave., Shorewood, IL 60435; (815) 725-
241. GIRGIF 473

## UlTRABRIGHT AMBER LEDs STAND OUT In SUNLIGHT

Aseries of ultrabright amber and reddish-orange LEDs is ten times brighter than existing amber types-bright enough to be visible outdoors in sunlight. The HLMA Series LEDs owe their brightness to aluminum indium gallium phosphide technology, which represents a breakthrough in material technology for LED manufacturing.

With the recently developed AlInGaP technology, Hewlett-Packard can fabricate semiconductor devices that emit extremely bright light in a wide range of wavelengths. Current products emit 590 nm (amber) and 620 nm (reddish-orange). Future devices will include ultrabright green LEDs and a variety of lamp and display modules in a range of ultrabright colors.

The amber HLMA-BL00 LED offers a highly focused viewing angle of $3^{\circ}$ and an average intensity of 8.4 candela
at 20 mA . The amber HLMA-CLO0 has a slightly wider viewing angle at $10^{\circ}$ and an intensity of 1.3 candelas at 20 mA . Both of these devices are suited for outdoor signs intended to be seen from a distance, such as highway signs, and for indoor uses such as low-power laser replacements and front panels for medical instruments.
The HLMA-DG00 and -DL00 LEDs come in reddish-orange or amber, respectively, with a viewing angle of $34^{\circ}$ and a typical on-axis intensity of 650 millicandela at 20 mA . Their wide viewing angle suits them for moving message signs and automotive lighting.
Volume shipments of the HLMA Series LEDs are expected to start in 1993. Designer kits (HLMA-SMPX) are available at $\$ 50$ each.

Hewlett-Packard Co., 19310 Prun-
eridge Ave., Cupertino, CA 95014;
(800) 752-0900. CHictir 414

- DAVID MALINIAK


## TTL-RUN ATTENUATOR IS ACCURATE T0 1000 MHZ

A TTL-controlled attenuator is available with steps from 4 to 28 dB and accuracy from 10 to 1000 MHz . The unit is available in a hermetically sealed TO-8 case (model TOAT-4816) or in an SMAconnector version (model ZFAT-4816). The $50-\Omega$ device operates with a $6-\mu \mathrm{S}$ switching time and handles power lev-
els up to +15 dBm . Each unit includes three discrete attenuators ( 4,8 , and 16 dB) that are switchable to supply seven attenuation levels of $4,8,12,16,20,24$, and 28 dB . Step accuracy is 0.2 dB . Pricing is $\$ 59.95$ for the plug-in unit and $\$ 89.95$ for the connectorized type. Delivery is from stock.
Mini-Circuits, P. O. Box 350166, Brooklyn, NY 11235; (718) 9344500. GITHIF 475

# 40 YEARS 

Watch for our 40th Anniversary Special November 25, 1992

## Run PC SOFTWARE ON A FUTUREBUS+ CPU B0ARD

The 80486 microprocessor is typically implemented on an ISA or EISA bus. By building a Futurebus+ board with the 486 processor, users can take advantage of Futurebus + features while running PC-based software. The FCPU-486, from Force Computers Inc., is designed around the Futurebus+ architecture and features a $33-\mathrm{MHz}$ processor and 16 Mbytes of dynamic RAM.

The CPU board targets such applications as network and storage servers, databases, telecom and I/O controllers, neural networks, and CAD and CAE systems. Futurebus + offers a bus bandwidth of more than 1 Gbyte/s, compared with the $33 \mathrm{Mbytes} / \mathrm{s}$ of the EISA bus. A Futurebus+ backplane can support up to 14 modules in a cachecoherent environment, supplying the potential for multiprocessing systems using several 486 processors.

The FCPU-486 board comes with an


EISA bus interface, with two or four expansion slots. An Ethernet interface supplies additional I/O. The board conforms to Profiles A and B of the Futurebus+ specification. Available in the third quarter, it sells for $\$ 9950$.

Force Computers Inc., 3165 Winchester Blvd., Campbell, CA 95008; (408) $370-6300$. EITBIF476

RICHARD NASS

## MCA B0ARD SUPPORTS 1600-BY-1280 RESOLUTION

The latest member of the Piranha family, the UDC-8000-TI graphics controller, fits the Micro Channel Architecture (MCA) form factor for the IBM RS/ 6000 and PS/2 Models 90 and 95. The board, which can execute 40 MFLOPS, has a TI TMS34020 graphics processor
and TMS34082 floating-point unit. Images up to 1600 by 1280 pixels can be displayed. An optional Motorola 20MHZ VSB bus can be incorporated onto the board to supply transfer rates up to 20 Mbytes/s. The UDC-8000-TI starts at $\$ 4695$.

Univision Technologies Inc., Three Burlington Woods, Burlington, MA 01803; (617) 221-6700. GİGIF 477

## USE CONTROLLER Extension As I/0 M0DULE <br> The IDAD controller extension module can be used as an I/O

 module together with PEP's intelligent universal controllers. The IDAD is available in three different A-to-D versions with either 12 -, 14 -, or 16 bit resolution and handles 16 singleended or 8 differential channels. Throughput is up to 100 KHz with the 12-bit and up to 50 KHz with the 14 - and 16 -bit versions. The charge-balanced converter's self-calibrating facility and programmable gain, together with a voltage reference with $0.6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient, makes for high accuracy.The IDAD has four optional 12-bit D-to-A channels. With the additional 16 digital I/O lines, complete analog measurement and data-acquisition systems can be realized. Optoisolation between the analog and digital section of the IDAD is standard for the 14 - and 16 -bit versions and optional for the 12-bit version. The analog circuits can be tuned via the built-in test and calibration facility. An internal reference voltage source can be used to determine the exact gain of the amplifiers. Available now, the IDAD modules start at $\$ 770$.

PEP Modular Computers, P. O. Box 1652, D-8950 Kaufbeuren, Germany; 0049 8341-43020. GTIBTF 478

- JOHN GOSCH


# OF LEADERSHIP 

## CONSULTANTS

## MICROPROCESSOR CONTROLS <br> Customized To Your Application

Our Complete Package Includes:

- A hardware interface, designed specifically to your needs, utilizing the latest Motorola HCMOS technology and other state-of-the-art chips.
- Complete programming to your specifications.
- Delivery in 4-6 weeks from receipt of your P.O.
- Board prices begin at $\$ 165.00$ in lots of 10 .
- Our one-time engineering charges begin at \$500.00.

NORAD ELECTRONICS
102 Railroad Ave., Bridgeport, CT 06604
Tel. 203/339-3600 FAX. 203/339-3604

BUSINESS SERVICES

## HARDWARE AND SOFTWARE DEVELOPMENT SERVICES

We specialize in developing microprocessor/FPGA based
Custom Windows V3.0 and networking software development.
Can help with part of or handle the entire project.
Full Microprocessor Development Systems, $I^{2}$ ICE, CAD/CAM and PCB layout system.
Development for LAN, Multibus, VME, PC, MCA, and STD.
${ }^{1} \mathbf{C}_{T} \quad$ Applied Computer Techniques, Inc.

## CLASSIFIED ORDER FORM

## BILL TO:

Name:
Company:
Address:
Phone:
FAX:
Size of Ad:
Month of Issue:
Signature:
Ad Copy: Maximum 35 words per inch. Type your ad copy on company letterhead, include special instructions. Mail or fax with order form.

> Electronic Design Classified Advertising Attn: Lois Walsh 1100 Superior Avenue Cleveland, Ohio 44114 (216) 696-7000 ext. 2359

> FAX: (216) 696-1267

## Military H0PS 0n MEZZANINE BUS

Mezzanine buses have been widely used throughout the commercial VMEbus community to add functionality to a host board without taking up a slot in the backplane. Until now, military-specification boards were exempt from the advantage that mezzanine buses offer because the buses couldn't meet the strict requirements of the military specifications. That's now changing with Radstone Technology's Military Expansion bus (MXbus).

The MXbus, which fully complies with military specifications, ensures mechanical stability in all three board axes. Stability is directly related to other considerations, including the number of fixing points for the mother-board-daughterboard combination and selecting the proper pc-board material and thickness. Ensuring an even mass distribution over the module's area requires selecting the correct packaging technologies.

These factors can affect the module's response to mechanical excitation. The overall design goal is to increase the module's quality factor (Q), thus supplying a stiffer module that's less susceptible to the flexing that causes mechanical stress on the soldered connections.

The MXbus' machined gold pin-andsocket arrangement of connectors remains electrically conductive, retaining a low contact resistance when subjected to high levels of mechanical shock and vibration, as well as wide and rapid swings in temperature and humidity. The actual configuration supplies multiple contacts per pin, ensuring that the proper connection is made. In addition, the contacts are protected in a base strip material that's more efficient per unit area than connectors with integrated shell housings.

The MXbus architecture isn't limited to 680 X 0 -based processors, although that's how Radstone will first implement it. The existing MXbus implementation and protocol are independent of the CPU type, whether it's synchronous or asynchronous. By adding a line on the MXbus to define the bus operation type, an MXbus module can reside on any board that supports the interface.

Radstone Technology Corp.,20
Craig Rd., Montvale, NJ 07645;
(800) 368-2738. CIRGIF 478

RICHARD NASS

Chairman and CEO: Sal F. Marino
President and COO: Daniel J. Ramella President, Electronics Group: James D. Atherton Advertising Sales Staff
Publisher: Paul C. Mazzacano
Hasbrouck Heights, NJ; (201) 393-6060
National Sales Manager: Russ Gerches Hasbrouck Heights, NJ; (201) 393-6045
General Manager, European Operations: John Allen Four Seasons House 102B Woodstock Rd.. Witney, Oxford OX8 6DY England Phone: 0993-778-077 FAX: 44-993-778-246
Hasbrouck Heights: Judith L. Miller, Robert Zaremba Sales Asst:: Debbie Eng
611 Route \#46 West, Hasbrouck Heights, NJ 07604; Phone: (201) 393-6060 TWX: 710-990-5071
Boston: Ric Wasley
400 Fifth Ave., Waltham, MA 02154 ;
Phone: (617) 890-0891 FAX: (617) 890-6131
Colorado: Lou Demeter (408) 441-0550
Chicago/Midwest: Mark Kearney Sales Assistant: Susan Johnson 2 Illinois Center Bldg.. Suite 1300 Chicago, IL 60601; (312) 861-0880 FAX: (312) 861-0874
Arizona: James Theriault (408) 441-0550
Los Angeles/Orange County/San Diego: lan Hill
Sales Coordinator: Philisha Henry
16255 Ventura Blvd., Suite 300
Encino, CA 91436; (818) 990-9000
FAX: (818) 905-1206
Pacific Northwest: Bill Giller (408) 441-0550

## San Jose:

Western Sales Manager: William M. Giller
San Jose, CA; (408) 441-0550
Asia/Pacific Manager: Andrew M. Dellins San Jose, CA: (408) 441-0550 Lou Demeter (408) 44 1-0550 James Theriault (408) 441-0550
Sales Administrator: Kim Codron
2025 Gateway PI., Suite 354 San Jose, CA 95110; (408) 441-0550 FAX: (408) 441 1-6052 or (408) 441-7336
Texas/Southeast: Bill Yarborough 12201 Merrit Dr., Suite 220, Dallas, TX 75251 214) 661-5576 FAX: (214) 661-5573

Direct Connection Ad \& DAC Sales Representative: Jeanie Griffin (201) 393-6080
Canada: Tony Chisholm
Action Communications
135 Spy Court, Markham, Ontario L3R 5H6 Phone: 416-477-3222 FAX: 416-477-4320
Netherlands, Belgium: W.J.M. Sanders, S.I.P.A.S. Oosterpark 6-P.O. Box 25 1483 DeRyp, Holland Phone: 02997-1303 Telex: 13039 SIPAS NL Telefax: (02997)-1500
France, Spain: Claude Bril
IMS Paris, c/o IDG Communications France
Cedex 65, 92051 Paris la Defense-France Phone: 33149047900 FAX: 33149047878
Germany, Austria, Switzerland: Friedrich Anacker InterMedia Partners GmbH
Katernberger Strasse 247, 5600 Wuppertal West Germany Phone:02-02-711-091/92 Hong Kong: Tom Gorman, China Consultant Int|. Guardian Hse, Ste 905 32 Oi Kwan Road, Happy Valley, Hong Kong Phone: 8528332181 FAX: 8528345620
Israel: Igal Elan, Elan Marketing Group 22 Daphna St., Tel Aviv, Israel Phone: 972-3-6952967 FAX:972-3-268020 Toll Free in Israel only: 177-022-1331
Italy: Cesare Casiraghi, Casiraghi Cesare, S.A.S Via Cardano 81 1, 22100 Como, Italy Phone: 3931536003 FAX: 3931536007 Japan: Hirokazu Morita, Japan Advertising Communications New Gunza Buiding 3-13
Gunza 7-chome, Chuo-Ku, Tokyo 104 Japan Phone: 011-81-3-3571-8748 FAX: 011-81-3-511-8710 Korea: Young Sang Jo, Business Communications Inc. K.P.O. Box 1916, Midopa Building 146,

Dangju-Dong, Chongo-Ku, Seoul, Korea Phone: 011-82-2-739-7840 FAX: 011-82-2-732-3662 Taiwan: Daniel Cheng, United Pacific International No. 311 Nanking E. Rd., Sec. 3 Taipei, Taiwan R.O.C. Phone: 011-886-27-150-751 FAX: 011-886-27-169-493
United Kingdom: John Maycock Huttons Buildings, 146 West St. Sheffield, England S14ES Phone: 742-759186


## DATEL Redefines the Digital Panel Meter <br> 

DATEL's new DMS-30 Series the only fully functional, factory calibrated, $31 / 2$ digit hybrid voltmeters available, anywhere. For complete specifications pull out the catalog found in this publication. If someone's beat you to it, contact DATEL for a new one. We'll also send you our new XWR Series - Wide Input Range DC-to-DC Converter catalog.


DATEL, Inc., 11 Cabot Boulevard, Mansfield, MA 02048 (508) 339-3000 FAX (508) 339-6356. For immediate assistance: all USA, EST business hours (800)233-2765; Western region only, PST business hours (800)452-0719.


## DIRECTCONNECTION ADS

# : ВІ UBGi DIRECT CONNECTION ADS Products/Services Presented By The Manufacturer. To Advertise, Call JEANIE GRIFFIN At 201/393-6080 



ROLYN OPTICS supplies all types of "Off-the Shelf" optical components. Lenses, prisms, mirrors, irises, microscope objectives \& eyepieces plus hundreds of others. All from stock. Rolyn also supplies custom products \& coatings in prototype or production quantities. Write or call for our free 120 page catalog describing products \& listing off-the-shelf prices. ROLYN OPTICS CO. 706 Arrowgrand Circle, Covina, CA 91722 , (818) 915-5707 \& (818) $915-5717$. TELEX: 67. 0380. FAX: (818) 915-1379.

ROYLN OPTICS
CIRCLE 402


NTUSOFT CIRCLE 409


PC based emulators for the 8051 family


PO P OL
PC plug-in boards or RS-232 box
Upll Sow Miz real-ime emulation
Full Source-l-evel Debugger w/complete $C$-variable support

- 64 bit wide, 256 k deep trace, with time stamp

83C751, 80C515/80C517, 83C752, 8XC51FA/FB/FC, 83 , more
CALL OR WRITE FOR FREE DEMO DISK!
Ask about our demo video


ACCEL TECHNOLOGY

## Telecom Solutions from Teltone

## Loop Current Detectors

M-949 Line Sense Relays prevent failures caused by transients and current surges

## RUCEFDIZED in the

## PACKAGE phone lin

reliability means your products will last longer

- Better survivability than optoisolators
- Improved RFI shielding
- For on-hook/off-hook monitoring, switchhook flash detection, and rotary dial pulse counting
- Available in UL-approved versions

1-800-426-3926
Or: 206-487-1515 Fax: 206-487-2288

## をELTロNE ${ }^{\circledR}$

INNOVATING SOIUTIONS
In Telecom Interfrace Components
Teltone Corporation, 22121-20th Avenue SE, Bothell, WA 98021 TELTONE CORPORATION CIRCLE 405


INNOVATIVE SOFTWARE DESIGN, INC. CIRCLE 410

## D I R E C T <br> C O N N E C I O N

## Fuzzy Logic

 Training Kit!Introduce yourself to the hot technology of the '90s! The ADS230 Fuzzy Logic Applications Development Kit gives you hands-on exposure. The PC-compatible card includes an NLX230 MircoController - allowing you to develop and test applications for hardware-based fuzzy logic. The kit includes all necessary controlling software and documentation. From America's fuzzy logic leader!
$\$ 395$
NeuraLogix 407-322-5608

411 Central Park Dr Sanford, FL 32771

NEURALOGIX FAX 407-322-5609

CIRCLE 411

## EEECTRONIC <br> DESTCHI

DIRECT CONNECTION ADS
1992 Ad Schedule

| Issue Date: | Ad Close |
| :---: | :---: |
| April 2 | 3/6/92 |
| April 16 | 3/20/92 |
| May 1 | 4/4/92 |
| May 14 | 4/17/92 |
| May 28 | 5/1/92 |
| June 11 | 5/15/92 |
| June 25 | 5/29/92 |
| July 9 | 6/12/92 |
| July 23 | 6/26/92 |
| August 6 | 7/10/92 |
| August 20 | 7/24/92 |
| September 3 | 8/7/92 |
| September 17 | 8/21/92 |
| October 1 | 9/4/92 |
| October 15 | 9/18/92 |
| November 2 | 10/6/92 |
| November 12 | 10/16/92 |
| November 25 | 10/23/92 |
| December 3 | 11/6/92 |
| December 17 | 11/20/92 |

## To Reserve Space Call: Jeanie Griffin 201-393-6080

## PHASE DETECTOR

PRODUCT DESCRIPTION
The IMI4345 phase detector can be used in general applications which require high performance phase detection such as: CATV, AM/FM Radio, TV Tuning \& Scanning Receivers. With its exceptional bandwidth it can also be used in Radar \& Video applications. The device is a very fast CMOS digital phase detector. It compares phases of two input frequencies \& output error signals which are linearly proportional to the phase difference. When used with prescalers, a loop fitter and a VCO, the IMI4345 provides a very broad bandwidth frequency synthesizer.

PRODUCT FEATURES

## - 40 MHz typical operating <br> frequency

7 ns typical pulse width Linear digital phase detection

- Two error output options:

Single-ended or Doubleended

- Lock detect signal
- Suitable for systems requiring ZERO phase frequency difference at lock
Available in 8 PDIP \& - Avalc
- Low power consumption

CALL OR FAX FOR DATA SHEET AND PRICING
TEL- $408-263-6300 \times 252$ or 253 FAX: 408-263-6571
525 LOS COCHES STREET MILPITAS CALFORNIA 95035
INTERNATIONAL MICROCIRCUITS INC. CIRCLE 407


PAL/PROM Programmer Adapters

- Any EPROM programmer designed for DIPs can be converted to accept LCC, PLCC, and SOIC sockets in seconds! - To program, just insert an Adapt-A-Socket ${ }^{\text {tw }}$ between the programmer's DIP socket and the circuit to be programmed. - Designed to fit all types of EPROM programmers, including Data I/O 120/121A, Stag, Logical Devices, etc.
- Quick turnaround on custom engineering services, if needed. For a free catalog, contact:

Emulation Technology, Inc.
2344 Walsh Ave. Santa Clara, CA 95051 Phone:408-982-0660 FAX:408-982-0664 EMULATION TECHNOLOGY
 CIRCLE 404


RS232 EE/EPROM, MICRO \&
MEMORY CARD PROGRAMMER \$345/495
: Programs EEEPRoms, Flash Eproms, ZPRams. Intel Micros, Memory Cards.
: Stand- Ione Mode for EEEEProms and Memory Card Duplication $V$ verify
Micros:8741/A,-2/A,-4,-8,-9-51,-C51,-C51FA/B,-52,-53,-55,-C521,C541,9761. Accepts dedicated modules: Memory Card Programming Module (Seiko/
Epson) $-\$ 145$, Eraser/Timer Module- $\$ 50$, Gang Module (4 sockets) $-\$ 145$. - Simultaneously duplicates up to 5 devices in stand-alone mode (with Gang - User friendy Menuu-Driven Interface Program for IBM-PC or compatible.

INTELLIGENT ROM EMULATOR $\$ 445$

- Emulates 2716 through 27512 EProms with a single unit. Access time 120 ns . - User friendly software. Command set includes: Load (data), Write (data), Reset(target system), Activate(debugging feature), Monitor(selected feature) - Address Compare with Halt output, Address Snapshot, Trigerer input. - Fast data loading via parallel printer port ( 64 k bytes in less than 10 sec ). MOS RAM chips with rechargeable NiCad battery backup.
$\qquad$


B\&C MICROSYSTEMS CIRCLE 412

Gate Curve Characteristic Tester
PC Based Nodal Analyzer for IBM PCXT/AT Compatibles Component Level Troubleshooting Aid
When Active Testing Fails to Produce the Defective Component The GCCT Module can Light the Way


Professional Digital
Components


Making Electronics Friendly For You 2213 N Reynoilds Rd Suite 7 Bryant, AR 72022 (501) 847-2557 Call for FREE DEYO DISKETTE

PROFESSIONAL DIGITAL COMPONENTS CIRCLE 406

## MICROCONTROLLERS

- C Programmable
- Data Acquisition
- Control / Test
- Excellent Support
- From \$159 Qty 1
- New Keyboard Display Modules

Use our Little Giant ${ }^{\text {TW }}$ and Tiny Giant ${ }^{\text {TM }}$ miniature control lers to computerize your product, plant or test department. Features built-in power supply, digital I/0 to $48+$ lines, serial I/0 (RS232 / RS485), A/D converters to 20 bits solenoid drivers, time of day clock, battery backed memory, watchdog, field wiring connectors, up to $8 \times 40$ LCD with graphics, and more! Our \$195 interactive Dynamic $\mathbf{C}^{\text {TM }}$ makes serious software development easy You're only one phone call away from a total solution.

## Z-World Engineering

1724 Picasso Ave., Davis, CA 95616 (916) 757-3737 Fax: (916) 753-5141

Automatic Fax: (916) 753-0618 (Call from your fax, request catalog \#18)
Z-WORLD ENGINEERING
CIRCLE 400

## HMI development systems

 do it all!HMI provides complete development systems-in-circuit emulator, window driven source level debugger and software performance analyzer-that address all aspects of the microprocessor system design cycle, from prototype to production:

## HMI Emulators Feature:

Run at real-time with no wait states.
Complex events and sequences for break and trigger conditions.
Two independent 4 K deep trace buffers.

- $1 \mu \mathrm{sec}$ resolution interval timer.

Logic analyzer capabilities built into the emulator.

- 16 External Trace bits.
- RS232 Interface up to 115.2 K .
- Parallel Interface for high-speed downloading.
- Work with IBM PC family and UNIX based machines including SUN and Apollo.



## HMI SourceGate ${ }^{\circledR}$ Features:

- Custom window configuration determined by user. - Support for major C, PL/M, Pascal and ADA compilers.

Source code in the trace buffers.
C variable tracking.

## ANALYZERS

Add our Performance Analysis Card to complete your development package.

## Performance Analysis Features:

Real-time hardware implemented software performance analyzer.

- 100 nsec resolution time-stamp in trace buffer.
- Setup trigger conditions to start and stop analysis.
- View covered and not covered pieces of code.

If you are looking for one development system that does it all, call (205) $881-6005$, or write to Huntsville Microsystems Inc., 3322 South Memorial Parkway, Huntsville, AL 35801. Ask for free demo disk.

| AVAILABLE EMULATORS |  |  |
| :---: | :---: | :---: |
| 68000 | 68330/333 | 68HC001 |
| 68008 | 68331/332 | 8051 Family |
| 68010 | 68340 | DS5000 |
| 68020 | 6809/6809E | 8096/80196 Family |
| 68030 | 68 EC 020 | 8085 |
| 68302 | 68EC030 | 64180/Z180 |
| 68301/303 | $68 \mathrm{HCl1}$ including | Z80 |
|  | F1 and D3 | 68HC16 Family |
| Now supporting 68040 Series |  |  |

[^5]


THE "FASTBALL"

Scorching access times and a wide range of densities make our SRAMs untouchable. $12 \mathrm{~ns} 256 \mathrm{Ks}, 8 \mathrm{~ns} 64 \mathrm{Ks}, 4 \mathrm{~ns} 16 \mathrm{Ks}$ and more.


At 70 MHz , with read/write clocks and synchronous flag features, our FIFOs and Bi-FIFOs move data in and out quickly:


THE "CURVEBALL"
Let 'em just try to keep up with the hottest SPARC multiprocessing concept going.


THE "SPLIT FINGER FASTBALL"

The fastest access in every PROM density, Broad options make these hard to beat.


THE "KNUCKLER"

PLDs allow crafty designers to mix Gate Array density with 40 MHz performance; even support $125 . \mathrm{MHz}$ state machines.


Just when you thought the board was full, multichip modules slip 1 MB SRAMs into a $1 / 8^{\prime \prime}$ space.

## PLAY HARDBALL WITH THE COMPETITION.



Call today for your free copy of the Cypress 1992 CMOS/BiCMOS Data Book.
Get the handbook that's jammed full of the semiconductors you need to create winning product line-ups. Then, smoke the competition. FREE 1992 DATA BOOK HOTLINE:1-800-858-1810* Ask for Dept C34.



[^0]:    NORTH AMERICA: P.O. Box 7643, Mt. Prospect, IL 60056-7643 (Tel: 18006287364 , ext. 179; Fax: 18008885113 ); EUROPE: Industriestraße 10 , D-8080 Fürstenfeldbruck, Germany (Tel: 498141103 0; Fax: 498141103515 ); HONG KONG: 15th Floor, Straight Block, Ocean Centre, 5 Canton Rd.,Tsimshatsui, Hong Kong (Tel: 8527371654 ; Fax: 8527369921 );

[^1]:    AUSTRALIA, NEW ZEALAND (08) 277-3288 BELGIUMILUXEMBOURG (03) 4583033 CANADA (416) 821-7800 DAEHAN MINKUK (02) $745-2761$ DANMARK 42 24 48 88 DEUTSCHLAND (6152) 61081 ESPAÑ (1) 4094725 FRANCE (1) 69070824 HONG KONG 8339013 INDIA (212) 339836 ISRAEL (3) 9345171 ITALIA (2) 99041977 NEDERLAND (10) 4519533 NIPPON (3) $3244-3787$ NORGE (2) 500650 ÖSTERREICH (222) 50515220 PEOPLES REPUBLIC OF CHINA (86) 500 7788 REPUBLIC OF SOUTH AFRICA (021) 24-4071 SCHWEIZ (56) 265486 SINGAPORE 284-8537 SUOMI (0) $8041-041$ SVERIGE (8) 795 9650 TAIWAN-REPUBLIC OF CHINA (02) 721-9533 TURKIYE (1) 3372245 UNITED KINGDOM (844) 278781

[^2]:    * In Canada call 1-800-387-3867, Dept. 432.

[^3]:    * Official information on rules, regulations and contest deadlines is included with each 68 HC 705 KICS kit. Government employees and Motorola employees and their families are not eligible for the 68 HC 705 KICS contest. If the winner is not permitted to accept this prize by his or her employer's policies or practices, Motorola will donate an equivalent cash amount to an appropriate charity designated by the winner. Void where prohibited or restricted by law. (4) and Motorola are registered trademarks of Motorola, Inc. © 1992 Motorola, Inc.

[^4]:    Semiconductor Division
    9730 Independence Avenue
    Chatsworth, CA 91311

[^5]:    IBM is reg. T.M. International Business Machines, Inc. UNIX is reg. T.M., Bell Laboratories, Inc.

