

# Out-of-this-world performance at a down-to-earth price. 

The new 2900 Programming System brings the cost of high-performance programming down to earth. Buy only the device libraries you need today and expand capability when you need it with simple software updates.

The 2900 supports virtually every programmable logic and memory
device on the market even surfacemount packages. Its innovative technology makes programming faster, easier, and more affordable than ever before. And with Data I/O ${ }^{\text {®'s }}$ industry-standard design and testing software, you can create a
complete PLD development solution. For more than 15 years, Data I/O has set the standard in device programming. Call today to learn how the 2900 is setting a new standard for both price and performance.

Call today for a
FREE tutorial.

$1-800-247-5700$

## No two alike.



While HP's high-performance plastic optocouplers may all look alike, the similarity is only skin deep.
Because with five complete lines of plastic devices, there's clearly more to our optocouplers than meets the eye.

Like a wide variety of single- and dual-channel devices that provide you with an equally wide range of performance options.

Such as an innovative dual-channel design that combines a photon-emitting diode with a high-speed photon detector to produce data rates up to 40 MBd .

You also get high-output gain from low-input current or high-speed logic gates. Wide Vcc from 4.5 to 20 volts. And a unique AC/DC interface.

Plus they're compatible with TTL, STTL, LSTTL and, in many cases, CMOS logic families.
All of which makes HP's optocouplers the ideal solution for problems caused by ground loops and induced common mode noise.

Best of all, they're from HP. So you're assured of our commitment to excellence in service, support and reliability.

Which, come to think of it, is the one thing that makes all our optocouplers exactly alike.
To find out more about HP's optocouplers, call 1-800-752-0900, ext. 644G. And see why looks aren't everything.

## There is a better way.

# Recently, our customers have a few choice words for us. 



Seagate and the Seagate logo are registered trademarks of Seagate Technology, Inc. ICL, Olivetti and AT\&T are registered trademarks of their respective companies.
1990 Seagate Technology, Inc.

## had

For years Seagate has been best-known as the volume producer of disc storage products. But our reputation as solely a manufacturing
powerhouse is beginning to change.
In the past several months Seagate has received three Disc Drive Supplier of the Year awards from some of our valued OEM customers. In every case, the commendations have been earned not just for supplying quality products, but for providing superior customer service.

ICL, Britain's leading information technology company, honored us with their Vendor Award Citation for being responsive to their flexibility of delivery and cost of ownership requirements. In addition, our Wren drives exceeded their stringent reliability and "plug-and-play" criteria.

Olivetti, the Italian computer company, awarded us their Quality Award for Customer Satisfaction for the same reasons. By meeting Just-in-Time delivery schedules, listening to the customer, exchanging data from the field and providing training and support, we have helped Olivetti provide superior products and service to their customers.

Most recently, AT\&T's Oklahoma City Works presented Seagate with its 1990 "Partner in Excellence" award during their Quality Month observance. Once again, Seagate was selected for its ability to meet AT\&T's high standards of quality, delivery, service, cost and technical support.

So while Seagate is still the first name in disc drives, we're making quite a name for ourselves in quality and customer service, as well. To learn more about the benefits of a partnership with Seagate, call us at 800-468DISC, or 408-438-6550.

And to our customers, we offer a couple of choice words of our own: Thank you.

Gover 41 COMBO CPU AND DSP CHIP PERFORMS A SEA OFTASKS
FEATURE With a peak throughput of 100 MIPS, a 64 -bit embedded controller packs DSP enhancements to also handle image and signal processing.

## ELECTRONIC 51 ISSCC REVIEW INTRODUCTION DESIGN REPORT

53 ISSCC REvIEW: DIGITAL TECHNOLOGY
With more on-chip parallelism and closely coupled on-chip memory, CPUs are hitting supercomputer-level performance numbers.
67 ISSCC REvIEW: ANALOG TECHNOLOGY
A vast range of sampling techniques dominate the conference's analog and mixed-signal papers.

## 79 ISSCC REVIEW:COMMUNICATIONS

Across-the-board improvements in communication-system building blocks bring about smaller, less-costly, and more user-friendly products.

## DESIGN 89 CHARACTERIZE DIGITAL CONTROL LOOPS <br> APPLICATIONS A software summing junction and a dynamic signal analyzer make easy work of open-loop measurements.

proouct 119 PROCESS AND DESIGN BRING FAST, LOW-COST Op AMPS
INNOVATION Op amps from an 18-V, standard bipolar process challenge the speed/bandwidth of complementary-process devices.

## 14 EDITORIAL

## 18 TECHNOLOGY BRIEFING

Spotlight on Soviet technology

## 25 TECHNOLOGY NEWSLETTER

- Enhanced sputtering source improves yield
- Turnkey board service helps shrink systems
- ASIC offers laser-printer alternative
- Solid light cubes glow without power
- PLD tool incorporates schematic support
- Test detects IC defects from quiescent current
- Fusion program boosts software availability
- Company merger forms largest GaAs IC maker
- New specification lets Unix access AppleTalk


## 33 TECHNOLOGY ADVANCES

- Next-generation RISC CPU gets 50 to 100 MIPS from 64-bit internal architecture
- Automotive gas sensor works in 10 ms at a temperature up to $1000^{\circ} \mathrm{C}$
- Apple Macintosh clones now possible with three-chip set and software


Certificate of Merit
Winner, 1988
Jesse H. Neal Editorial Achievement Awards

## 99 IDEAS FOR DESICN

- Build ultra-low dropout regulator
- Control RF signals digitally
- Add sensing to LM317 regulator


## 109 QUICK LOOK

- Too much planning slows time
to market
- Pc boards show steady growth
- What are the best-selling technical books in Silicon Valley?
- Engineering investors: When you roll over CDs


## 115 PEASE PORRIDGE

What's all this Teflon stuff, anyhow?

## NEW PRODUCTS

## 122 Digital ICs

Embedded controller board offers in-system reconfigurability

## 124 Computer-Aided Engineering

 125 PowerDual PWM-controller IC fixes ac power factor, regulates dc out

## 126 Instruments

127 Components
130 Analog
136 INDEX OF ADVERTISERS

## 137 READER SERVICE CARD

## GOMING NEXT ISSUE

- Special Report: Designing multi-chip-module packaging systems with CAE tools
- New Feature: Test \& Measurement Update
- The trends in VXIbus instrumen-
tation
- Configuring your first VXIbus test setup
- First details on a broadband analog multiplier
- Designing cache memory systems for the 68030
- A new multiprotocol controller for telecom and datacom
- Synthesis tools complete front-toback EDA system
- PLUS:

Pease Porridge
QuickLook
Ideas for Design
Technology Advances

ELECTRONIC DESIGN (USPS 172-080; ISSN 0013-4872) is published semi monthly by Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 441142543. Paid rates for a one year subscription are as follows: $\$ 75$ U.S., $\$ 140$ Canada, $\$ 230$ International. Second-class postage paid at Cleveland, OH, and additional mailing offices. Editorial and advertising addresses: ELECTRONIC DESIGN, 611 Route \#46 West, Hasbrouck Heights, NJ 07604. Telephone (201) 393-6060. Facsimile (201) 393-0204.

Printed in U.S.A. Title registered in U.S. Patent Office. Copyright © 1991 by Penton Publishing Inc. All rights reserved. The contents of this publication may not be reproduced in whole or in part without the consent of the copyright owner.

Permission is granted to users registered with the Copyright Clearance Center Inc. (CCC) to photocopy any article, with the exception of those for which separate copyright ownership is indicated on the first page of the article, provided that a base fee of $\$ 1$ per copy of the article plus $\$ .50$ per page is paid directly to the CCC, 27 Congress St., Salem, MA 01970 (Code No. 0013-4872/91 \$1.00 + .50)
Copying done for other than personal or internal reference use without the express permission of Penton Publishing, Inc. is prohibited. Requests for special permission or bulk orders should be addressed to the editor.
For subscriber change of address and subscription inquiries, call (216) 696-7000.
POSTMASTER: Please send change of address to Electronic design, Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 44114-2543.


# THIS MAN MANAG MULTIPLE DESIGN DISCIPLIN DEADLINES THAT COULD KIL 

The dilemma rears its ugly head time and time again. Do the impossible. By tomorrow. Worse yet, do it with an intimidating hodge-podge of design automation tools and data formats. And while you're at it, make sure all these tools and data play together freely and efficiently. No problem. Right?

To avoid this kind of chaos, you need to consider a fundamental change in your engineering strategy. Which is why we now offer you our Concurrent Design Environment."'

Simply put, the Concurrent Design Environment allows tools from virtually any source to work together.

Within it, our new Falcon Framework ${ }^{\text {m/ }}$ lets you assemble precisely the design automation environment your situation requires - without sacrificing the considerable benefits of integration. And our OpenDoor ${ }^{\text {sw }}$ program ensures that your choice of tools includes the best the entire industry has to offer.


# ES 125 ENGINEERS, ES, DISPARATE TOOLS AND L. SO WHY IS HE SMILING? 

The Concurrent Design Environment also includes engineering management tools of unprecedented scope and power. Like our Decision Support System, which automatically monitors any aspect of the design process you care to specify. So you spot and correct little problems long before they grow into big ones.

No matter how tight your deadlines, no matter how large your engineering teams, our Concurrent Design Environment will keep you ahead of the game. Which, after all, is a very nice place to be. For a free videotape, call 1-800-547-7390.


Changing The Way The World Designs. Together.


## Now, find errors fast, with a portable 1GSa/s scope that gets right to the point.



At $\mathbf{\$ 1 0 , 9 5 0 *}$, you won't find a better value in a digitizing scope.
When you need to troubleshoot and debug digital designs fast, you can't afford to miss a thing. And now, you don't have to. The HP 54510A looks at a billion samples a second with a timequalified pattern triggering and an infinite persistence display to pinpoint rare events and elusive glitches the instant they happen.

You don't have to stick around to watch, either. The HP 54510A has 8 k of memory per channel to capture and store single events. So, you can go back and get all the details you need-with razor-sharp, 8-bit resolutionand track the problem to its source. And to point you to the right solution, the HP 54510A gives you 17 pulse-parameter measurements, with better horizontal and vertical accuracy than the Tek DSA 602, at onethird of the cost.

So, if youre looking for a solution to high-speed troubleshooting, call 1-800-752-0900**. Ask for Ext. 2111, and we'll send you an application note on the HP 54510A that shows you how to find faults fast.
*U.S. price only.
**In Canada call 1-800-387-3867, Dept. 423.
There is a better way.


## TWELVE YEARS TO FIVE NANOSECONDS.

Here's a quick message from the people who invented the first PAL ${ }^{\circledR}$ device a dozen years ago:
"Five nanoseconds." The fastest TTL logic in the world.

16R8-5 and 20R8-5 families on the shelf now, in 20 and 24 pin configurations.

At 117 MHz , these puppies run rings around 40 to 60 MHz CISC and RISC processors.

For you critical pathfinders, we have a


16R8-4 family that moves at a crisp 4.5 nanoseconds. And for the fastest version of the standard in field programmable logic, ask for our 10ns 22 V 10 .

Big Cache Saving. This kind of super fast logic is the smart, cost-effective solution for increased performance and lower cost cache memory.
Big Comfort Zone. AMD ${ }^{\circledR}$ has the best
programming and design software support in the industry. And a veritable army of careercrazed FAE's. No wonder we sell more PAL devices than all our competitors combined. Do something nice for your whole system. Write Advanced Micro Devices today.

## Advanced Micro Devices 21

901 Thompson Place, P.O. Box 3453. Sunnyvale, CA 94088
For more information call (800) 222-9823.

## SAMSUNG <br> InIII A MILLION TRANSISTORS ON A UNTILYOU CONTEMPLATE AN

## MICROPROCESSOR IS IMPRESSIVE, SRAM WITH SIX TIMES AS MANY.

The recently introduced Samsung 1-meg SRAMs have a transistor count of 6.6 million.

In a day and age when makers of advanced microprocessors take understandable pride in the 1 million transistors on their chips, we think it's forgivable for us to be proud of the vastly greater number on these SRAMs.

They're among the most difficult of all semiconductors to produce, and only a few manufacturers can make them.

We offer the 1 -meg slow SRAM in several speeds, several power ratings, and several package types. We're currently developing the part in the revolutionary TSOP packaging.

All those things-plus forthcoming high-density fast and ultra-fast SRAMs, plus additional slow parts for main store and buffer applications-give you an
idea of Samsung's commitment to this demanding technology.

Besides the 1-meg slow SRAM, in the main-store and buffer areas we'll sample next year a 1 -meg fast static RAM family, and go into production with a 1-meg pseudo-SRAM.

## THE SAMSUNG I-MEG SRAM

Speeds: $70^{\circ}, 85,100,120 \mathrm{~ns}$.
Package types: TSOP ${ }^{\circ}$, DIP, SOIC.
Power ratings: Low-low ${ }^{\circ}$, low, standard.
Organization: $128 \mathrm{~K} \times 8$.
For information on the 1-meg SRAM or our 1-meg pseudo-static, write today to SRAM Marketing, Samsung Semiconductor, 3725 No. First St., San Jose, CA 95134. Or call 1-800-669-5400, or 408-954-7229.

After all, the best way to contemplate the 6.6 million transistors on the part, is to get your hands on one.

SAMSUNG
Semiconductor

- Available 1991. © Samoung Semiconductor, Inc., 1990.


## LCD Proto Kit

Everything you need to start your LCD application .... create complex screens in just a few hours!


Kit also includes:
Power supply provides $+5 v$ and Gid for

(\$595 pre-assembled \& tested)
*The CY325 40-pin CMOS LCD Controller IC is available from stock @ \$75/singles, \$20/1000s (Surface mount also avail in qty.)

## CyberneticMicroSystems



Box 3000 - San Gregorio CA 94074
Tel: 415-726-3000 • Fax: 415-726-3003


## THE ISSCC IN A YEAR OF UNCERTAINTY

Tremors of uncertainty are shaking today's world: Clouds of recession have loomed over global business and industry, while in the Middle East, much more ominous clouds darken the skies as military forces rise to an armed challenge. With so many problems coming over the horizon, it's impossible to predict how the overall picture will develop in the coming months. However, one effect of this uncertainty is abundantly clear-electronics technology has become critical in military operations.
Nevertheless, it seems a relief to focus on a subject where the difficulties do not involve human lives, international politics, or financial management. Once again, the International Solid State Circuits Conference is underway, carrying reports of man's advances in the struggle against the laws of physiss involving semiconductor devices. Electronic Design's annual report on the ISSCC (a total of about 20 pages beginning on page 51 ) describes a broad swath of innovative designs in 64 -Mbit DRAMs, high-speed analog-to-digital converters, radio-frequency receivers on a chip, and the like.
But even the ISSCC, with its elaborate array of advanced VLSI devices, carries a certain degree of uncertainty. Yet this is the type of uncertainty that we have all become accustomed to dealing with: some of the devices described there will not end up as commercial products. Of those, most will probably "fail" because of their complexity and attendant yield problems, causing them to miss their market window. But that fact hardly negates the importance of the basic developmental achievements described in each of the ISSCC paper presentations.
Undoubtedly, some of the devices described in past conferences are now deployed in war zones; let's hope that their use contributes to a lasting peace. And let's also hope that this year's devices, described in their infancy in San Francisco this week, will grow to serve their part in man's most pressing needs: life, liberty, and the pursuit of happiness. There's no uncertainty about those needs.


Stephen E. Scrupski Editor-in-Chief


## dc to 2000 MHz amplifier series

SPECIFICATIONS


MAR-1 DC-1000
MAR-2 DC-2000
MAR-3 DC-2000
MAR-4 DC-1000
MAR-6 DC-2000
$\begin{array}{llllllllll}\text { MAR-6 } & \text { DC-2000 } & 20 & 16 & 11 & 9 & 0 & 2.8 & 1.29 & (25) \\ \text { MAR-7 } & \text { DC-2000 } & 13.5 & 12.5 & 10.5 & 8.5 & +3 & 5.0 & 1.90 & (25)\end{array}$
$\begin{array}{llllllllll}\text { MAR-8 } & \text { DC-1000 } & 33 & 23 & - & 19 & +10 & 3.5 & 2.20 & \text { (25) }\end{array}$
NOTE: Minimum gain at highest frequency point and over full temperature range

- IdB Gain Compression
$\square+4 \mathrm{dBm} 1$ to 2 GHz


## designers amplifier kit, DAK-2

5 of each model, total 35 amplifiers


## only $\$ 59.95$

finding new ways

Unbelievable, until now...tiny monolithic wideband amplifiers for as low as 99 cents. These rugged 0.085 in.diam.,plastic-packaged units are 50ohm* input/output impedance, unconditionally stable regardless of load*, and easily cascadable. Models in the MAR-series offer up to 33 dB gain, 0 to +11 dBm output, noise figure as low as 2.8 dB , and up to DC-2000MHz bandwidth.
MAR-8, Input/ Output Impedance is not 50 ohms, see data sheet Stable for source/load impedance VSWR less than 3:1
Also, for your design convenience, Mini-Circuits offers chip coupling capacitors at 12 cents each. $\dagger$

| Size <br> (mils) | Tolerance | Temperature <br> Characteristic | Value |
| :--- | :---: | :--- | :--- |
| $80 \times 50$ | $5 \%$ | NPO | $10,22,47,68,100,220,470,680,1000 \mathrm{pf}$ |
| $80 \times 50$ | $10 \%$ | X7R | $2200,4700,6800,10,000 \mathrm{pf}$ |
| $120 \times 60$ | $10 \%$ | X7R | $.022, .047, .068, .1 \mu f$ |
| + |  |  |  |
| Minimum Order 50 per Value |  |  |  |
| $\square$ |  |  |  |
| Designers kit, KCAP-1, |  |  |  |
| 50 pieces of each capacitor value, only $\$ 99.95$ |  |  |  | setting higher standards

Fax (718) 332-4661 Domestic and International Telexes: 6852844 or 620156

## What's



Analyzing TV and complex video signals?


Testing telecommunications signals?


Uncovering elusive glitches?


Finding aberrations buried within a signal?

You can't depend on banner specs alone to solve problems like these. Whether you're trying to measure waveform parameters or analyze long data streams, identify infrequent events or track down glitches as narrow as 2 ns - there's all the difference between the depth of Tek troubleshooting and the trade-offs in other DSOs that compromise your results.
Spec for spec, feature for feature, no other company offers the credentials Tek does to


Capturing single-shot events?


Automatic PASS/FAIL testing?
effectively match DSO performance to your application needs. Whatever your criteria, you'll find a perfect solution in our line of problem-solving portable DSOs, from 10 to $500 \mathrm{MS} / \mathrm{s}$.

Select the features to support your application. Tek DSOs offer a diverse set of capabilities including peak detect to uncover elusive glitches. Fast update rate for live signal display. Combined analog/digital operation for real-time verification of your


Characterizing signal noise?


Performing complex measurements automatically?


Capturing and analyzing long data streams?


Expanding glitches for close analysis?


Measuring timing relationship between signals?


Windowing in on signal details?
signal. Or Save on Delta to automatically verify that all parts of your signal fall within prescribed limits. Best of all, Tek's line of $100 \mathrm{MS} / \mathrm{s}$ digitizing scopes start at just $\$ 3995$.
To find out which Tek scope is right for you, contact your Tek representative, return the card or call Tek direct. We can answer your questions and show you a scope that doesn't just look good on paper. It makes your toughest troubleshooting challenges routine.

## $1-800-426-2200$



Tektronix
commitiedto excellence


These VCXO's are used to replace a distorted incoming reference signal ( e.g. $1.544 \mathrm{MHz}, \mathrm{T} 1$ ), with a stable crystal-controlled signal of the same or any multiple frequency, from 1 to 67 MHz .


With MF VCXO's, since the specification is computer-tested over the full operating temperatures, you can be assured that the specified frequency-deviation is what you get for capture range.

|  | Control Voltage | Deviation |
| :--- | :---: | :--- |
| M2001 | 0.3 to 10 V | $\pm 175 \mathrm{ppm}$ |
| M2002 | 0.3 to 4V | $\pm 75 \mathrm{ppm}$ |
| M2003 | 0.3 t 10 V | $\pm 175-300 \mathrm{ppm}$ |
| M2004 | 0.3 to 4V | $\pm 125 \mathrm{ppm}$ |
| M2005 | 1.0 to 4V | $\pm 75-300 \mathrm{ppm}$ |
| M2006 | 0 t 5 V | $\pm 150 \mathrm{ppm}$ |
| M2007 | 0.5 to 4.5 V | $\pm 125-250 \mathrm{ppm}$ |

## PHASE-LOCKED LOOP-VCXO'S Series M2010, M2015

This is the complete loop, includ-
 ing the phase-comparator and the VCXO, in just one package. Add the dividers to match the frequencies. Oscillators from 10 to 30 MHz .


|  | Frequency Range |
| :---: | :---: |
| M2010 | $\pm 125 \mathrm{ppm}$ |
| M2015 | $\pm 150 \mathrm{ppm}$ |



Spotuight On Soviet Technology

This year's International Solid State Circuits Conference presents a special session on semiconductor technology in the Soviet Union, offering some rare insights into that country's manufacturing and R\&D capabilities. An overview of Microelectronics in the U.S.S.R., by Prof. Richard Jaeger of Auburn University, Auburn, Ala., summarizes the impressions garnered from a multi-facility tour taken by a U.S. scientific delegation in late 1990. The delegation found that Soviet researchers are active in both silicon as well as compound semiconductors, with much of the research activity being state of the art. However, product manufacturing appears to lag western industry by 3 to 5 years.


DAVE BURSKY SEMICONDUCTORS

According to Jaeger, the most advanced manufacturing line is just ramping up-a $0.9-\mu \mathrm{m}$ facility that will mass-manufacture 1-Mbit dynamic RAMs. Most of the other silicon-fabrication systems are still at $1.5-$ to $2-\mu \mathrm{m}$ mini-mum-feature size. But some facilities handling compound materials claim they can achieve submicron features.

Due to import limitations, Russian technologists are forced to create almost all of their own manufacturing hardware, including the most critical item-the step-and-repeat lithography system. Their stepper, which has a 1$\mu \mathrm{m}$ feature size, $0.1-\mu \mathrm{m}$ precision, and a measurement accuracy that's within $0.02 \mu \mathrm{~m}$, does offer some cost/performance advantages over other commercially available systems.

The need for quick-turnaround manufacturing for small quantities of custom chips appears to be just as important in the U.S.S.R. as it is in the rest of the world. At the Nauchny Center in Moscow, a completely automated mini fabrication center was created for this purpose. The highly modularized chipfabrication line occupies about 200 square meters, consumes about 100 kVA of electrical power, and requires 10 people to run. The line produces silicon as well as GaAs and other compound semiconductor-based products that range from simple MOS circuits to biCMOS, to integrated sensors with on-chip microprocessors.

Each of the nearly 30 manufacturing modules, hermetically sealed to maintain a class-1 environment, performs a number of related processes in a miniature reactor. Laser-based and electron-beam inspection of incoming wafers is done to ensure uniformity, while super-cleaning and drying of each wafer reduces particulates. Wafers are moved on a conveyor-type line with individual wafer processing in miniature reactors. The single-wafer-at-atime processing reduces the amount of reagents and gases employed during fabrication. However, the wafers typically contain just one VLSI chip, eliminating the need for scribing and breaking. Wafers with diameters of up to 200 mm can be handled, with a maximum chip area of $200 \mathrm{~mm}^{2}$ on each wafer. Between 5 and 10 chips per hour can be pushed through the mini-fab facility, with a total input-to-output time (from CAD data base to finished silicon) of from 10 to over 90 hours.

When transported from module to module, the wafers are kept in hermetically sealed chambers to avoid contamination from the class- 1000 working environment. Using sealed containers diminishes the high cost that would be associated with keeping the general work area at a class-1 rating. Control of the environment in each module achieves a wafer-to-wafer repeatability of the process in each module to within $0.2 \%$.

An X-ray lithography module is currently being developed by Soviet scientists. All aspects of the X-ray lithography system are automated-from the CAD process for circuit design to wafer processing to device sealing. However, control levels can range from local autonomy within a particular module to central-processor program control.

## EXTRACTING A LARGE PGA DEVICE CAN BE HAZARDOUS WORK...

If you thought inserting a high pin count PGA device was a strain, just try removing it. As the number of pins pile up, so do the insertion and extraction forces. Delicate chip packages can be easily damaged.

But now there's a breakthrough: the new ultra low force PGA socket from Preci-Dip. It's a modification of
the low force PGA socket we introduced in 1986. Our earlier socket became popular with its wide $.028^{\prime \prime}$ diameter target and greater compliancy to accept bent or misaligned pins. Inside each socket is a speciaily coined 6-finger inner contact that drastically reduces forces. It's still the preferred choice for most PGA applications.

But chips are getting more complex. So we anticipated the need for an inner contact designed exclusively for large PGA devices with 150 pins or more. Our ultra low force option will cut insertion and extraction forces by two-thirds. It's available in standard molded polyester up to $21 \times 21$ grid, or we can turn unusual custom footprints into child's play using machined epoxy
Insertion/Extraction
Forces cut by $2 / 3$ insulators.

Remember, damaged chips are nothing to kid around with. So call us at (516) 922-6000 and start prying into ways to solve your PGA socket problems, large and small.


# THE WORLD'S LARGEST SELECTION OF POWER SPLITTERS/ COMBINERS 

## $\mathbf{2} \mathbf{K H z}$ to $\mathbf{8} \mathbf{~ G H z}$ trom $\mathbf{\$ 1 0 4 5}$

With over 300 models, from 2-way to 48 -way, $0,90^{\circ}$ and $180^{\circ}$ a variety of pin and connector packages, 50 and 75 ohm, covering 2 KHz to 8000 MHz , Mini-Circuits offers the world's largest selection of off-theshelf power splitter/combiners. So why compromise your systems design when you can select the power splitter/combiner that closely matches your specific package and frequency band requirements at lowest cost and with immediate delivery.

And we will handle your "special" needs, such as wider bandwidth, higher isolation, intermixed connectors, etc. courteously with rapid turnaround time.

Of course, all units come with our one-year guarantee.
For detailed specs and performance data, refer to the MicroWaves Product Directory, EEM or Mini-Circuits RF/IF Signal Processing Handbook, Vol. II. Or contact us for our free 68-page RFIIF Signal Processing Guide.
finding new ways
setting higher standards



##  <br> 

## Whenyoure looking fora sure they provide these



Your supplier should offer applications support around the world. Analog Devices has offices in 34 countries, as well as worldwide manufacturing and stocking facilities.

Does your supplier have $\mathbf{2 5}$ years of signal processing expertise? Analog Devices does, and you can tap into it by simply picking up the phone. And with our recent acquisition of PMI-a leader in precision op amps and Class S mil/aerospace applications - you have even more experience to call upon.

Few suppliers can match our record. We're the leading worldwide supplier of data converters, and the top analog supplier to the military/aerospace and instrumentation markets. Plus we're a growing force in the high-volume arena, providing three of the top five Japanese consumer electronics firms, and seven of the top $\mathbf{1 0}$ hard disk drive manufacturers with high-performance components.


With Analog Devices, you get direct access to the most knowledgeable applications engineers in real-world
signal processing.
You get the design tools - macromodels, evaluation boards, on-line support, technical seminars and application notes, among other things - necessary to get your products up and running quickly.

And you get 25 years of design expertise - expertise evidenced by the most complete line of high-performance linear,DSP and mixed-signal components. ICs made possible by one of the broadest manufacturing process portfolios,

# mixed-signal supplier,make high-performance parts. 

 tools that let you quickly and easily simulate the performance of many of our op amps. We also offer you evaluation boards for our data converters, and complete design kits for our DSP processors.
which includes leading edge BiCMOS, Flash, Complementary Bipolar and many others.
As a $\$ 540$ million operation, we have the resources that help you achieve top performance from our ICs.
Performance that translates into higher levels of system integration, greater reliability and a better end product.
Whatever high-performance part you're looking for, we are the one company that can deliver it.
Call us at 1-800-262-5643 for a free copy of our recent booklet on
Mixed-Signal Technology.

# PC Data Acquisition Quality • Innovation • Performance 

- Software-configurable
multiboard synchronization
analog input and gain
- True self-calibration



## The National Instruments AT-MIO-16F-5 Sets the New Standard

It takes a serious commitment to quality to deliver data acquisition boards that reliably meet the most demanding specifications. Our new AT-MIO-16F-5 creates a new standard in excellence with several firsts, including a proprietary ultra high-performance instrumentation amplifier, a dither generator for extended resolution, and self-calibration that eliminates the need for external signals required by other "self-calibrating" boards. The quality, innovation, and
performance of our AT-MIO-16F-5 sets the new standard in PC data acquisition. As the table below shows, the rest of our extensive PC product line surpasses industry standards. Each board undergoes a 48-hour burn-in, and passes a thorough system test to guarantee linearity, fast analog input settling, high common-mode rejection, and low noise. At National Instruments, we're serious about data acquisition.
 full decade lower than established sources, lets physical vapor deposition Varian Associates Inc. ing, fewer particles, and lasts $50 \%$ longer than previous sources. Operating at lower pressure levels reduces gas scattering and low-angle vapor that typically occurs with other PVD processes. Those improvements translate into better lateral control of the metal-film growth. They also result in a substantial increase in bottom and sidewall coverage in high-aspect-ratio submicron contacts and vias across a $200-\mathrm{mm}$ wafer. For deposited films less than $0.1-\mu \mathrm{m}$ thick, step coverage as high as $35 \%$ can be obtained in contact holes that are $1-\mu \mathrm{m}$ deep and $0.45-\mu \mathrm{m}$ wide. In addition, the low pressure allows high-speed cryogenic baffles to be used to quadruple the pump-down speed during production. Lower background levels of residual gas are also present during film deposition, which results in more uniformly grained and bettercontrolled film purity. Sources are available for aluminum alloys as well as for refractory metals and their reactively formed compounds. Contact Varian at (415) 424-5532. DB

As computer-system geometries shrink, OEMs may find contract manufacturing preferable to the capital-intensive acquisition of new production equipment. To that end, S-MOS Systems, San Jose, Calif., is now offering board-level design and packaging, and overall subsystem manufacturing, test, and assembly capabilities. The company's Raleigh, N.C.-based business unit offers OEMs access to highly advanced board-assembly technologies, including TAB and chip-on-glass. Boards are built with up to eight layers and can carry $0.5-\mathrm{mm}$-pitch quad flat-pack devices with up to 256 pins. In addition, boards can have any combination of TAB, chip-on-board, through-hole, and sur-face-mounted devices. S-MOS expects its board-assembly technology to progress in time.TAB pin counts are expected to rise from their current level of 200 to 500 , with inner- and outer-lead bond pitches to reach 80 and $140 \mu \mathrm{~m}$, respectively. Call Dave Perry at (919) 878-1120. DM

Laser-printer makers can now compete directly with Hewlett-Packard's LaPRINTER ALTERNATIVE Technology Corp., Milpitas, Calif., developed the Edge Enhancement Technology (EET) D9001 chip set that improves the appearance of 300 -dot/in. laser-printer output to 400 dots/in., thanks to smoothing and reducing jagged edges. While EET is technically different from HP's Resolution Enhancement Technique (RET), its effectiveness is equivalent to, or in some cases surpasses, the RET in improving the output images. Destiny's EET examines one line of pixels for line-segment changes, and determines how to readjust the laser spot to smooth the segment transitions. The D9001 looks for edges, which minimizes the character distortion. HP's RET, on the other hand, examines a window area around each pixel. The D9001 is programmable for different resolution and printer-engine characteristics. It works independently from printer-controller microprocessors and controller emulation software. The chip set is available now for under $\$ 20$ in quantities of 1000 . $R N$

## Solid Light Cubes GLow WITHOUT P0WER

Researchers at Sandia National Laboratories, Albuquerque, N.M., have developed a glowing piece of plastic-an aerogel-that requires no electrical power, can be made in various sizes and shapes, and produces almost any desired color. In the inorganic version, a phosphor, such as zinc sulfide, is dispersed in a porous silica matrix that effectively is a low-density glass sponge. Tritium gas, a source of radiation, is chemically bonded to the aerogel silica matrix. Radiation emitted by the decaying tritium excites the phosphor particles, causing them to emit light. Because the aerogel is transparent, a large part of the light escapes. Beta radiation is attenuated inside the matrix. Inorganic light cubes or sticks can be ten times brighter than commercial radioluminescent lights and can operate over 20 years. Organic versions use a styrene matrix into which organic dyes can be dissolved for colored light, but discoloration with time limits useful life. Application possibilities range from emergency lighting to photovoltaic power supplies. $M L$

## How customs to ge withe



## Custom IC Solutions

Need a custom IC? You'll bypass the usual red tape by working with an experienced custom IC partner like Silicon Systems.

Our 20 years of experience developing ICs for mass storage, communications and automotive applications means we can move quickly from your inspiration to a
working custom prototype in no time.
And speed your custom IC into volume production.
In our MSICs ${ }^{\text {"1 }}$ (Mixed-Signal Integrated Circuits) world we combine high-performance analog and digital circuitry on a single chip and allow you to take full advantage of our state-of-the-art design systems. From there we will optimize the performance and integration of your design in CMOS, Bipolar or BiCMOS

# th through <br> ut anydelays. 


process technologies.
Enough said? Move to the front of the line and discuss your custom design requirements with a Silicon Systems representative. Or call us for lit package CUST-1.

Circle $\mathbf{1 2 4}$ for Product Info
Circle $\mathbf{1 2 5}$ for Career Info

Silicon Systems, Inc.,
14351 Myford Road, Tustin, CA 92680
Ph 1-800-624-8999, ext. 151 Fax (714) 669-8814
European Hdq. U.K. Ph (44) 79-881-2331 Fax (44) 79-881-2117


## TECHNOLOGY NEWSLETTER

 Engineers can now create a programmable logic device (PLD) with familiar TTL levels and then generate a standard Jedec file, thanks to new additions SCHEMATIC SUPPORT to Version 1.20 of Tango-PLD from Accel Technologies Inc., San Diego, Calif. The enhancements include a schematic-to-PLD translator and an 84-part schematic component library. They translate and then compile the logic into the Tango Design Language format, resulting in the Jedec file. The new component library consists of 42 TTL components, 35 generic gates, and 7 miscellaneous parts that include ports, power, and ground symbols. Also new with Version 1.20 is support for power-up reset, an option to disable logic minimization, and 13 new devices. Tango-PLD Version 1.20 costs $\$ 495$. Designers may obtain a free evaluation package by calling (800) 433-7801. LMTraditionally, IC manufacturers use logic-response testing to evaluate ICs. A long series of test vectors is used as an input, and the circuit's output is large ICs and monitored for proper responses. But these tests get very cumbersome with defects in the CMOS ICs it fabricates, Sandia National Laboratories, Albuquerque, N.M., developed a test based on the IC's quiescent current. The quiescent current is the amperage through a chip in its resting state when no switching voltage is applied. In a good CMOS chip, the quiescent current is low in all logic states. But a defective chip will have a greatly increased current in at least one logic state. Sandia says a chip with a high quiescent current should be considered defective because the current can cause premature battery failure or a malfunction in a customer's system. In addition to being more comprehensive, the new test requires fewer vectors and simpler software than the logic-response technique. For further information, contact Roy A. Hamil, (505) 844-7143. JN

Whenever new hardware emerges, the software needed to support new development efforts often seems to trickle out slowly. In an effort to correct SOFTWARE Availability that for its new Mach family of PLDs as well as for other forthcoming PLDs, Advanced Micro Devices Inc., Sunnyvale, Calif., created a Fusion program. It's a value-added support arrangement with third-party software, design tool, and programming-aid developers to accelerate the development of support products. To speed the process, AMD created sili-con-specific software modules that are transferred to the tool developers and incorporated into the final product, hastening its release. The end products are then certified by AMD and released by the third-party tool suppliers. As a result, the support products can be released simultaneously with the release of the PLDs from AMD. Contact Andy Robin at (408) 7322400. DB

The proposed merger of two of the leading gallium arsenide chip manufac-turers-Gigabit Logic Inc., Newberry Park, Calif., and Triquint Semiconopment activities because there will be less duplication of research projects and R\&D funding will stretch further. The new company will be jointly owned by the existing investors and retain the TriQuint name. Digital logic products will be marketed under the well-established Gigabit Logic name, while monolithic microwave ICs (MMICs) and analog circuits will be sold under the TriQuint name. $D B$ and AT\&T Computer Systems, Berkeley Heights, N.J., will offer a standard framework for programmers accessing the AppleTalk networking protocols from AT\&T's Unix operating system (System V, release 4). With the specification, software developers can create Unix-based AppleTalk networking application programs that perform file sharing or handle electronic mail or client-server applications. The specification also enables the AppleTalk application software to be ported quickly from one vendor's Unix system to another's system. AppleTalk application programming interfaces, as described in the specification, are already implemented by AT\&T. They're installed on the company's StarGroup server for Apple Macintosh clients. Apple plans to implement the interfaces on its next release of the portable AppleTalk source code that it licenses to developers. Contact Randy Battat at (408) 996-1010. DB

# A NÉW CONCEPT <br> <br> DC-DC CONVERTER <br> <br> DC-DC CONVERTER MImTVIIT GRATDE 

## Features

Designed and Built for Reliability

- Rugged:
-Low Internal Temperatures
-Low Component Count
-Withstands 5000 g
-Welded Hermetic Package
-Remote Shutdown and Sense
- 28 V to 5 V , Single Output

Full Output Power for $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (No Derating)
Wide Continuous Supply Range 16 to 50 volts

High Power Density 20W/in ${ }^{3}$


PATENT PENDING


1. Digital Circuit Power Supply

- Isolated Instrumentation
- High Current, Low Voltage Analog Circuits


## APEX...RELIABILITY BY DESIĆN

To Place An Order Call 602-742-8601

For Applications Assistance Call 1-800-421-1865

APEX MICROTECHNOLOGY CORPORATION


To receive your copy of our High Performance Amplifier Handbook please call toll free
1-800-448-1025

## From Star Wars



## to Price Wars



O ur High Rel/Aerospace linear array experience is paying off for companies
 with high-volume. low-cost applications.

Symbol Technologies is a good example. A tiny Raytheon instrumentation amplifier helped them combine both bar code scanner and decoder in a single, lightweight, handheld unit-that's tough enough to take a five foot drop onto concrete,

Symbol also took advantage of our Win-Win program. It let them get to market quickly with a semicustom array, then shift to full custom as sales volumes increased.

Win-Win is fast, flexible, and makes good business sense because it eliminates the risk of getting into a full custom array before you're really ready.

Raytheon is committed to analog technology. From our design kits and engineering support to our fab and plastic assembly facility. We have the experience it takes to help you develop creative, cost effective solutions.

Find out how. Call 1-800 722-7074 for our new analog brochure.
Raytheon Company, Semiconductor Division. 350 Ellis St., Mountain View, CA 94039.

# ISOLATED RS-232 IN ONE PACKAGE! 

## New UL Approved MAX252 Delivers Up To 1500V Protection

Maxim's new MAX252 delivers voltage isolation up to UL requirement levels ( 1500 V for 1 sec ) providing a complete isolation solution in one +5 V -powered package. Whether you need to break ground-loops or protect your equipment from destructive transients, Maxim's new MAX252 solves your interface isolation problems.

## Reduce Complexity

- No External Components
- $50 \mu$ W Low Power Shutdown
- Single +5V Supply
- 2 Transmitters \& 2 Receivers
- Isolated Data Interface 1500Vrms (1 second) - MAX252A



## Isolated RS-232 Options For Your Specific Application

Need more than 20kbits/sec or more than 1500 V voltage isolation? The MAX250/251 chip set - with external components - lets you design your own system if size is not important.

| PARTS | PACKAGES | FEATURES | PRICE <br> $(1000-u p)$ |
| :--- | :--- | :--- | :---: |
| MAX252A | 40 Pin Plastic DIP | All-in-one package isolated RS-232 <br> $(1500 V$ isolation, UL Approval) | $\$ 50.00$ |
| MAX252B | 40 Pin Plastic DIP | All-in-one package isolated RS-232 <br> (Economical 500V isolation) | $\$ 29.50$ |
| MAX250 | 14 Pin DIP, SO | Two chip isolated RS-232 (4 External <br> and 20 Pin LCC <br> opto-isolators and isolation transformer) | $\$ 3.20$ |
| MAX251 | ans | $\$ 20$ |  |

Call your Maxim representative or distributor today for applications information, datasheets and samples. Or, write Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 , (408) 737-7600, FAX (408)737-7194.

## Next-Generation RISC CPU Gets 50 To 100 MIPS From 64-Bit Internal architecture

Attracting customers has been relatively easy for CPU manu-facturers-just make the CPUs faster and larger to achieve major improvements in throughput and system integration. However, most companies have already reached the practical limits of scaling. Consequently, attention must be paid to architectural changes so that the advantages of fine-line CMOS or bipolar processes are maximized.

The RISC architecture of the R2000 and R3000 family processors from Mips Computer Systems Inc., Sunnyvale, Calif., was innovative when first released. Since then, how-
ever, many tricks have been learned, both in silicon architecture implementation and in compiler design. Mips puts many of those improvements to work in its next-generation family, the R4000 series, to achieve throughputs of 50 to over 100 MIPS from a CMOS CPU.
The first change from the previous families is a move to a two-instructionissue superpipeline. It increases the integer and floating-point performance beyond that expected for the clock speed. The approach employed by Mips also extracts instruc-tion-level parallelism with no issue restrictions for load/load, load/store,
store/store, and ALU/ ALU operations. A deeper instruction pipeline than the 5 -stage pipeline employed on the R3000 enables the two instructions to be issued during each clock period so that more can be done every cycle.

Integration also plays a part in the forthcoming processor. Mips designers moved the processor to a full 64 -bit architecture to give programmers access to a flat, unsegmented address space many times that of a 32-bit CPU. This type of address space will be needed by applications such as large data bases, display-list based graphics, and others.

To call the processor a
true 64-bit machine, designers at Mips feel the chip must handle a 64 -bit virtual address, have a 64bit integer ALU, contain 64-bit integer registers, offer 64-bit compatibility with 32 -bit products, maintain 64 -bit data paths to cache and main memory, and pack a 64-bit IEEE-754 compliant floating-point ALU. Making all of that possible on one chip required a considerable amount of integration to keep the pin-count reasonable. As a result, designers have combined a full 64-bit floating-point unit, instruction and data caches of 8 kbytes each with a 128 -bit-wide interface to external memory, and a 64-bit integer processor with a 64bit interface to external systems (see the figure).

The embedded cache

controllers ensure data integrity by providing parity protection on the primary caches, and error checking and correction on the secondary, off-chip cache of 128 kbytes to 4 Mbytes. That secondary cache can be set as either a split instruction/data cache, or as a joint secondary cache. An on-chip translation lookaside buffer holds up to 96 entries, all lockable, and permits a cache coherency policy to be set on a perpage basis. Both the cache depth and line size are configurable. Furthermore, to ease multiprocessing applications, physical tags supply flags to programs.

As part of the multipro-
cessing features, the cache controller responds to requests for secondary cache snoops, cache invalidates, and updates, all independent of the CPU. Synchronization primitives are designed around cache coherency mechanisms; synchronization doesn't depend on long bus locks. The controllers support snoopy, directory-based, and other interconnection schemes. As a result, they give designers the ability to fine-tune the memory subsystem for optimal performance in a particular application.

To ease system software development and hardware debugging, Mips also
included some debug features on the chip-a watch breakpoint register for software debugging, a fine-grained process timer, and exception-state and diagnostic registers. Also included is a JTAG-compatible external boundaryscan test port, and a tightly coupled master/checker interface if redundant CPUs are needed to ensure maximum system software integrity. Many other system interface features have been added so that hardware designers can optimize the interfaces for memory timing, signal slew rates, and data ordering.

DAVE BURSKY

## Automotive Gas Sensor Works In 10 MS at a Temperature Up To $1000^{\circ} \mathrm{C}$

Designers of automotive electronic systems will soon have a new component to use: a thin-film exhaust-gas sensor with a response time of less than 10 ms that can operate at up to $1000^{\circ} \mathrm{C}$. The quick response makes it possible to control the combustion process in each of the engine's cylinders separately.

Developed at the research laboratories of Germany's Siemens AG, Munich, the sensor is made of a semiconducting ceramic material. It permits engine control so that the catalyzer is partly relieved from its usual tasks, and the amount of pollutants in the exhaust, such as hydrocarbons, carbon monoxide, and nitrous oxide, are reduced.

In today's catalyzerequipped vehicles, a lambda probe made of zirconi-

um dioxide measures the exhaust's composition. However, because of the probe's relatively long response time-about 100
ms -the engine-control system reacts, with some delay, only to the average lambda combustion-process value of all cylinders.

It then adjusts the composition of the fuel-air mixture accordingly. The control system can't optimize the combustion process in individual cylinders.

The new Siemens exhaust gas sensor overcomes this problem to help provide a cleaner exhaust. Its short, $10-\mathrm{ms}$ response time results from the thin sensor layer it uses. In fabricating the sensor, a $1-\mu \mathrm{m}$ film consisting of a semiconducting metal-oxide material is deposited by re-active-cathode sputtering on a ceramic substrate of aluminum oxide. The sensor is about 3000 times thinner than conventional lambda probes.

The materials' sensing effect derives from the oxygen ions that, in accordance with the environment's partial oxygen pressure, diffuse into and out of the sensitive layer. Consequently, the oxygen ions influence the layer's conductivity.

The temperature of the exhaust gases varies by several hundred degrees Celsius, depending on engine rotation and the lambda value of the combustion process. So, in addition to the contact electrodes on the layer, there are platinum conductors that, functioning as heating elements and temperature probes, keep the sensor at a constant $1000^{\circ} \mathrm{C}$, or thereabout. The sensor's temperature dependence is thus eliminated. This enables the device to also work during cold-engine starts.

Siemens sees applications not only in automotive vehicles but also in controllable household and industrial furnaces.

JOHN GOSCH

# Count On IDT 

## The R3001 RISController": The Embedded Processing Solution

## IDT Subsystem Modules:

Building Blocks for the '90s



IDT's FCT-T Logic Family is the fastest logic family available and has the lowest ground bounce-up to $40 \%$ less than previous FCT devices! The FCT-T family provides direct TTL logic compatibility and is available in FCT, FCT-AT, and FCT-CT speeds. Call today for KIT CODE 0091C and get a copy of the High-Speed CMOS Logic Design Guide. The IDI logo is a registered trademark of Integrated Device Technology, Inc.

## BiCEMOS ${ }^{\text {T }}$ ECL SRAMs: Technology for the '90s



Design the fastest systems with IDT's BiCEMOS ECL family. At 7 ns , the IDT10494 is the fastest BiCMOS 64 K ECL SRAM in production. 256 K and synchronous self-timed SRAMs are also available in $10 \mathrm{~K} / 100 \mathrm{~K} / 101 \mathrm{~K}$ configurations. Call and ask for KIT CODE 0091 B to get a copy of the BiCEMOS ECL Product Information booklet.

## The SyncFIFO Family:

 Double Your FIFO Performance

SyncFIFOs offer leading-edge performance that is $50 \%$ faster than other FIFOs. The synchronous architecture is easy to implement and reduces chip count 9-to-1. SyncFIFOs have 18 -bit buses and are ideal for 32 bit systems. Ask for KIT CODE 0091 D to get AN-60: Designing with the IDT SyncFIFO".

## 12ns Cache Tag SRAMs: <br> Wait No Longer



IDT's cache tag SRAMs have the features you want to design in: single-pin block reset, totem-pole match output, 4 K and 8 K depths, industry standard pinouts, and an on-board comparator to simplify design. Call and ask for KIT CODE 0091 F to get free
samples of the IDT6178 cache tag.

RISController, BiCEMOS, and SyncFIFO are trademarks of Integrated Device Technology, Inc
Contact us today to receive data sheets and other design information on IDT's products.

$$
\begin{aligned}
& \text { (800) } 345-7015 \\
& \text { FAX: } 408-492-8454
\end{aligned}
$$

## apple Macintosh Clones Now Possible With Three-Chip Set And Software

Asoon-to-appear landmark chip set will let designers create a fully compatible system that runs Apple Macintosh software without tapping into an original ROM set. Start-up Nutek Computers Inc., Cupertino, Calif., the set's developer, states that it has worked in a "total clean-room environment" for the last two years. The company has been crafting the motherboard chip set and system software to duplicate all of the functions of the Macintosh, making it possible for companies to build low-cost NuBusbased compatibles.

Currently, the market for Macintosh-compatible computers is very small since most require that another Macintosh be cannibalized or that a ROMbased operating system be obtained from Apple. However, if a legal, compatible operating system, user interface, and underlying hardware such as Nutek's can be established, analysts predict a market with a high growth potential.
Nutek is hoping to create an Apple-compatible marketplace similar to the IBM PC-compatible market that chip-set makers in the last decade created. It
has designed the three key elements needed by a computer system manufactur-er-the logic chip set, the internal operating system, and a graphical user interface. The chip set will consist of three rather complex custom chips that replicate the principle logic functions of a Macintosh system board. Designers only need to add the SCSI controller, CPU, up to 64 Mbytes of RAM, and some glue logic.

A Macintosh-compatible operating system will be supplied on a disk and boot ROM combination. The combination is similar to
that used by the IBM PCs, allowing simple software updates of the operating system. It will enable companies to design full-function personal computers that run all Macintosh published specifications. The combination will also work with nearly all standard add-in boards and peripherals that come from both Apple and third-party developers.

Of the three chips, two incorporate a NuBus interface that can tie into standard Motorola 680X0 microprocessors and supply all of the memory management. The third chip handles all of the I/O functions. Included on it are the serial ports, sound input and output channels, flop-

## Visit the Modulation Domain and get



## TECHNOLOGY ADVANCES

py-disk controller, and keyboard and mouse interfaces.

The chips have been implemented in prototype form and are undergoing simulation and validation testing at the company's laboratories. They're designed to support burstmode memory transfers, DMA, sound generation, and as part of the floppy disk controller, to give the user the same capability as the Macintosh Superdrive, reading and writing Macintosh and DOS-compatible 3.5 -in disks.

With the chips, systems operating at clocks up to 33 MHz can be implemented. Although that clock speed is lower than the 40 MHz used by Apple's top-of-the-
line 68030-based IIfx, designers can actually leapfrog the IIfx's performance by basing system designs on the more powerful 68040 . The 68040 operates at 25 MHz , and will probably have a $33-\mathrm{MHz}$ upgrade option in the next year.

One minor difference in Nutek's system implementation is that there will be no equivalent to the Apple Desktop Bus that's typically used to connect the keyboard and mouse to the CPU. Instead, system designers will have to employ direct-connect keyboard and mouse ports, much like the IBM PC and compatibles world.

Written from the ground up withoutreference to the
internal code of the Macintosh, the operating-system software will replicate the more than 760 specific functions performed by Apple's operating system. The company will base its user interface on a nativelanguage version of the Motif graphical user interface from the Open Software Foundation, and will incorporate the functionality of Apple's version 6 of the Macintosh operating system. Although the software incorporates the same windowing functionality as the Macintosh user interface, the Motif images have a more three-dimensional appearance. Furthermore, in the Nutek approach, the menu bar appears at the upper edge of
the top-most window instead of always just appearing at the top of the screen, as in a Macintosh display.

The Motif-based interface will also be offered as a standalone package for existing Macintosh users. Samples of the chips and final software will be ready in the fourth quarter. However, unlike chip-set suppliers in the PC industry who offer products to all purchasers, Nutek would like to establish partnerships with a limited number of system manufacturers. Licensing fees, chip prices, and royalty arrangements haven't yet been established. Contact Benjamin Chou at (408) 973-8857.

DAVE BURSKY

## a fix on jitter.



Until now, when you looked at jitter on an oscilloscope, all you could see was fuzz. And the only way to find the source was by trial and error. In the Modulation Domain, you can actually display jitter as a function of time. That way, you know exactly how much there is and when it occurs, so it's easier to tell where it comes from. You can even examine the jitter spectrum and quantify the jitter gain (transfer function). All in a matter of minutes.
Jitter analysis is just one way the Modulation Domain can help make you a better designer. To see more, call Hewlett-Packard at 1-800-752-0900* Ask for Ext. 1831, and we'll send you the Visitor's Guide to the Modulation Domain on floppy disk with complete descriptions of major landmarks and points of interest.

## There is a better way.

CIRCLE 80
(hp) $\begin{aligned} & \text { HEWLETT } \\ & \text { PACKARD }\end{aligned}$
*In Canada, call 1-800-387-3867, Dept. 417.
Any similarity to existing persons or companies is
purely coincidental.
(C) 1990, Hewlett-Packard Co. TMSCD055A/ED

Because you're thinking fast...

14-bit, 25ns settling keeps up with fast converters.
Here are two new op amps that give you big design margins on fast, highresolution $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters. The new 175 MHz CLC402 and 150 MHz CLC502 have extremely fast settling to $0.0025 \%$ accuracy. Plus a low 1.6 mV max. offset. And, the CLC502 gives you output voltage clamping to protect downstream circuits from damaging or saturating signals. That's a lot of good news for your high-speed, high-accuracy converter designs.
CIRCLE 143
350 MHz BW with low distortion drives flash A/Ds.
At last, there's a wide-bandwidth op amp with extremely low distortion for your flash $\mathrm{A} / \mathrm{D}$ converters. The new 350 MHz CLC409 is spec'd at a low -65/-72dBc, 2nd/3rd harmonic distortion $\left(20 \mathrm{MHz}, 100\right.$ ohms, $2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ ). And it does it without burning much power. Dissipation is a low 142 mW at $\pm 5 \mathrm{~V}$. Add to that its low input noise and you have an ideal driver for today's fast 6 - to 10 -bit flash A/D converters.
CIRCLE 144

## C <br> Comlinear Corporation

## Solutions with speed

4800 Wheaton Drive
Fort Collins, CO 80525
(303) 226-0500

1-800-776-0500 (USA)


## SIEMENS



## Siemens integrated circuits help bring the world closer together with telecommunications.

Siemens is continuing to provide innovative solutions in communications which are making a sound impact, throughout the industry. And the world
We offer the most comprehensive communication IC family in the world facilitating the incorporation of data, speech, and picture sources, to meet your applicationspecific needs

With the development of our PEB2091 ISDN Echo Cancellation Circuit (IEC-Q),


High-integration echo cancellation transceiver we introduced the industry's for ISDN. first single-chip CMOS solution for the standardized U-interface. It can double the traffic-handling capability of existing
telephone lines. And it's ideal for transmission systems such as digital added main line and other pair gain systems and intelligent channel banks.

For applications such as cellular or full-featured telephones or line cards, which require lower power consumption, we offer CMOS 8-bit microcontrollers based on the 8051 architecture

CMOS 8-bit Microcontrollers. Like the SAB80C537, which features 16-bit hardware multiply/divide, and 8 data pointers.
Siemens CMOS ASIC technology features both Sea-of-Gates and stan-dard-cell families. Our 1.5, 1.0 and sub-micron technologies are compatible with Toshiba even at the GDS2 database level, for true alternate sourcing
worldwide. And they come with the European content and U.S. design support you need, as well as the best service in the industry.

For the most advanced

ASIC solutions in both Sea-of-Gates and standard-cell. telecommunications ICs, hook up with the leader.
For details, call (800) 456-9229, or write:
Siemens Components, Inc.
2191 Laurelwood Road
Santa Clara, CA 95054-1514
Ask for literature package M12A 010


## Siemens

World Wise, Market Smart.

# Conibo CPU And DSP Chip Perforns a Sea Of Tasis With A Peak Throughput Of 100 MIPS, A 64-Bit Embedded Controller Packs DSP Enhancements To Also Handle Image And Signal Processing. 

## Dave Bursky

Meeting each different system processing requirement with a separate dedicated controller or applica-tion-specific IC may soon be passe. The new wave for gener-al-purpose controllers, as they get more powerful, is to have them include specialized subprocessors. By combining a 64-bit superscalar generalpurpose processor with a floating-point math unit and digital-signal processing functions on one IC, National Semiconductor has created a multiple-processor chip that can be shared by several embeddedcontrol tasks in the same system.

By downloading a new control program, the 1.1-million-transistor chip, code-named Swordfish, can be switched from serving as, say, a laser-printer controller to a faxmodem processor, data modem, or an image processor. As a result, this one IC could replace the dedicated controller and the signal or image-processing chips currently used in such applications. And the ability to handle multiple tasks at high speeds could help create new types of multifunction peripherals that would, for instance, combine printing, scanning, data compression, and data communications.

To manage all of those tasks, designers gave the Swordfish processor a full 64-bit internal architecture with two four-stage integer pipelines, as well as other hardware and software enhancements. Furthermore, an on-chip IEEE-754-compatible double-precision floating-point unit (FPU) has its own pipeline. This enables

both integer and floating-point computations to be done in parallel (except for multiplications, because the multiplier is used by both the FPU and integer units). During one cycle, the chip can execute either two integer instructions or one integer and one floating-point instruction.

The processor is designed to run from an external $25-\mathrm{MHz}$ clock oscillator. At that clock rate, the processor can execute 100

# COMBO CPU/DSP EMBEDDED PROCESSOR 

million instructions per second (MIPS). If that throughput number doesn't seem to follow from the oscillator frequency, you're right. The chip designers actually included a phase-locked loop on the chip. The PLL doubles the clock frequency so that internal logic runs at 50 MHz . And, because the chip executes two instructions per clock, it can hit the 100 -MIPS mark. When running at 50 MHz , the processor executes 115,000 Dhrystones/s and 20 MFLOPS for the double-precision Linpack inner loop. Another advantage to the lower-frequency external clock is that system designers can run off-chip hardware at 25 MHz , which reduces the system cost and simplifies the board layout and bus interfaces.

Translating all those performance numbers into more practical terms, algorithms, such as those encountered in image processing (1024point integer fastFourier transforms as well as complexinteger finite - im-pulse-response filters), run faster than on most dedicated DSP chips. For instance, according to National, when com-


> 1. DUAL INTEGER PIPELINES plus a separate floating-point pipeline let National's Swordfish superscalar processor deliver a peak throughput of 100 MIPS when running from a $25-\mathrm{MHz}$ external clock. An onchip phase-locked loop doubles the input clock frequency, and two instructions can be executed each clock cycle to achieve the 100 MIPS. To support the embedded control tasks, the chip also packs a counter-timer, an interrupt controller, and dual DMA channels for fast data movement.

Similarly, a complex finite-impulseresponse filter section takes just $1 / 3$ the time, running in just $100 \mathrm{~ns} /$ tap. In laser-printer applications, National estimates that the processor runs Adobe Postscript files at least twice to three times as fast as the $25-\mathrm{MHz}$ Am29000 RISC processor offered by Advanced Micro Devices Inc., Sunnyvale, Calif. (based on AM29000 performance data published, again, by "Microprocessor Report"). That RISC chip previously held the speed
technology, lets the processor achieve more than a six-fold throughput improvement. Programs written in $32000 /$ EP assembly lanugage can be assembled by the Swordfish assembler and generate Swordfish binary code. Although the Swordfish is the first National chip to use the superscalar RISC architecture, it won't be the only onethe core CPU can be used to create other family members.

The high throughput, explains pared with the DSP56001 from Motorola Inc., Austin, Texas, the Swordfish executes the integer FFT about $70 \%$ faster, running the algorithm in just 1.5 ms (National bases this comparison on DSP56001 performance data reported in the October 1989 issue of "Microprocessor Report," published by MicroDesign Resources Inc., Sebastopol, Calif.). A 1024 -point floatingpoint FFT takes just over 1 ms on the Swordfish, while an 8-by-8 discrete cosine transform needs just $35 \mu \mathrm{~s}$ with integer numbers and $32 \mu \mathrm{~s}$ when using floating-point numbers.
title for Postscript printers.
The Swordfish is the latest addition to National's family of embedded 32 -bit processors, which started with the 1-MIPS 32CG16 and progressed up to the 15 -MIPS 32 GX 320 released in 1990. Although the Swordfish maintains the basic programming model of the previous CG and GX CPU cores and is assemblylanguage compatible with the previous members of the $32000 / \mathrm{EP}$ family, it employs an advanced RISC architecture. That architecture, coupled with optimizing compiler

Ran Talmudi, engineering manager of National's design center in Herzlia, Israel, is because the two integer pipelines are virtually identical: both can handle integer arithmetic operations and load/store instructions. Consequently, the compiler has an easy time distributing operations between the two pipelines. In contrast, explains Talmudi, the $i 860$ superscalar processor from Intel Corp., Santa Clara, Calif., imposes restrictions on the instruction combinations that can be assigned to either of the two pipelines on that chip. It's not that

## COMBO CPU/DSP EMBEDDED PROCESSOR

National's chip has no restrictions. One such recommendation is that branch and jump operations should be assigned to pipeline B. However, these conditions can be handled by the high-level-language or sourcecode compilers.
The dual integer pipeline A and B paths share the data and instruction caches of 1 and 4 kbytes, respectively, as well as a six-port register file that permits four reads and two writes every cycle (Fig. 1). With the caches, the dual integer units quickly access data and instructions and thus continually run without waiting
pointer, the processor status, and dispatch table for interrupts and traps. The FPU section has its own bank of 32,32 -bit registers that can also appear as 16,64 -bit-wide registers for double-precision operations.
One special feature of the chip, in its integer mode, is its complex-num-ber-calculations ability. Two of its 32-bit registers can each be split into two 16 -bit half words. With two special half-word multiplication instructions, just five cycles are required for the 10 operations (two loads, four multiplications, and four additions) needed for a complex signed-16-bit
sure the data in the cache and external memory are as current as possible. A load-scheduling mechanism is used by the D-cache to prevent pipeline stalling with a cache miss.

Because the Swordfish was designed for embedded control applications, other resources were added on the chip-a 16 -bit counter-timer, a two-channel DMA controller, and a $15-$ level interrupt-control unit. The timer can be used in a pulse-width-modulated (PWM) mode, as an external-event counter, or as an input-capture register. Both fly-by and memory-to-memory transfer operations are possible

2. BY DOUBLING THE INTERNAL operating frequency and keeping the external bus interface at a frequency of 25 MHz , the Swordfish's memory timing becomes very relaxed: Off-chip memory accesses have 62 ns available while still maintaining zero-wait-state operation. That makes it possible for relatively low-cost dynamic RAMs to be used. In comparison, other RISC processors typically require expensive high-speed static RAMs or complex, interleaved memory subsystems.
for new data. Similarly, the multiport register file allows both integer units to each read two operands simultaneously and write back a result. Dedicated logic resolves data dependencies between concurrently executed instructions.
The register file contains 32 gener-al-purpose 32 -bit registers. Half of those registers can be restricted for use by the chip only when it enters its supervisor mode. By allocating the registers this way, 14 of the generalpurpose registers can be dedicated to handling high-priority interrupts. That speeds interrupt service by eliminating the need to save and restore registers. Just four extra registers hold all of the CPU key val-ues-the program counter, the stack
multiply-accumulate calculation. For integer operations, a full 32 -by32 -bit multiplication executes in one clock cycle. The calculation is done on the FPU's multiplier. Thus, during the same cycle, only a floatingpoint ALU operation or a second integer operation can be done in parallel with the multiplication.
The data and instruction caches are both two-way set associative and allow individual line entries (eight bytes) to be locked to ensure that critical code or data doesn't get invalidated. Up to 1024 instructions ( 32 bits each) can be held in the I-cache, while up to 1 kbyte of data can go in the D-cache. Hardware supports cache coherency, while a writethrough algorithm is employed to en- with the DMA controller, and up to 15 encoded interruptpriority levels can be dealt with by the interrupt controller.

The chip's bus interface is very efficient - just one clock per address or data transfer is needed and support logic on the chip permits dual interleaved banks of memory and/or cache for maximum bus bandwidth. Thus, when operating with a $25-\mathrm{MHz}$ system clock, the Swordfish gives the system over 60 ns per access to achieve zero-wait state operation (Fig. 2). Most other RISC processors give designers less than half that time. That restriction inflates system cost because highspeed static RAM or fast static-column dynamic RAMs would be required. With National's chip, lowcost standard DRAMs used in the page mode would be sufficient.
Although the chip can operate internally at 50 MHz , running the external bus at 25 MHz makes designing the bus interface much simpler. However, if high-speed external peripherals are available, the internal clock doubler can be bypassed and a $50-\mathrm{MHz}$ clock fed into the chip.
To debug systems with minimal external hardware-a key to simpler

## A chip carrier socket that wont play "pop goes the circuit."



Controlled contact interface angle in AMP HPT sockets ensures positive chip carrier retention. Our exclusive removable housing allows direct inspection of solder joints, and fast repair/replacement of contacts.

The contacts are High Pressure Tin, an AMP proprietary design that creates very high normal forces - a minimum of 200 grams per contact - for maximum retention and reliable interconnection. Short-signal-path contacts float in the housing to accommodate thermal expansion.
Two basic styles of sockets are available: square or 32 -position rectangular. Both come in solder tail or surface

mount versions and feature all the important details. Tin-over-nickel plating is applied after the contacts are formed, to assure full plating. We've built in visual indicators for locating pin 1 , and polarizing to aid correct insertion.
Orientation holes in the $94 \mathrm{~V}-0$ housing floor make registration to the pc board
both fast and simple, ideal for hand or tube-loaded robotic insertion. And the high pin counts make very effective use of real estate.

Call the AMP Information Center at 1-800-522-6752 for literature on HPT PLCC Sockets. AMP Incorporated, Harrisburg, PA 17105-3608.

# Join Best Western's Gold Crown Club.... and the rewards can be yours. 



Best Western's Gold Crown Club-
it's easier than ever to earn points*
Best Western's Gold Crown Club
it's easier than ever to earn points* redeemable for valuable awards at nearly 1900 Best Western locations in the U.S., Canada, Mexico and the Caribbean.
Just look at the values! Here's what you can earn:

- Room nights at Best Westerns in the U.S., Canada, Mexico and the Caribbean - U.S. Savings Bonds (gift certificates for non-U.S. residents)
- General Rent-A-Car Certificates - Gourmet Dining Certificates

Start earning points today. There's no cost to join! Make your Gold Crown Club membership a necessary part of your travel plans.

Each Best Western is independently owned and operated.


Here's my application. Please enroll me in your Gold Crown Club today, at no cost to me.
Name


Mail to: Best Western International, Inc. Gold Crown Club
P.O. Box 3858, Holliston, MA 01746
*Gold Crown Club Points are awarded for rooms purchased at the regular rate. Points will not be awarded for discounted room rates.

## COMBO CPU/DSP Embedded PROCESSOR

development processes-the chip designers included three hardware breakpoints for instructions and data, and an on-chip 32-bit counter that can be used during performance analysis. Also included in the chip's design is an in-system emulation mode that allows designers to trace the internal program counter. One part of the emulation mode is a serial line, which makes it easy to reload or unload the chip's internal registers.

Furthermore, once the chip is designed into a system, a self-test capability lets users test the I/O buffers, initiate an internal self-test upon reset, and initiate an external-memory self-test. In systems needing extreme integrity, a shadow mode can also be invoked-one processor monitoring the operations of another. If a mismatch occurs, the shadow processor signals that an error occurred and holds that condition until the master processor is reset.

Software and hardware development tools will include a C-language compiler, assembly-language debuggers and monitors, and a development board with the Swordfish. DRAM, EPROM, serial I/O, an Ethernet port, and an expansion connector for the AT bus are also included on the board. The software tools will first be set to run on the Sun SparcStation platforms, plus the HewlettPackard HP 9000 series and Opus Systems' RISC-based platform. $\square$

## Price And Availabilty

The Swordfish processor, also known as the NS32SF640, will initially come in a 223-lead pin-grid-array package. Engineering samples will be available in the third quarter. Engineering samples of a 33-MHz internal-clock version will sell for under $\$ 1200$ in single-unit quantities. An evaluation board, in single units, will go for $\$ 10,000$. An assembler and associated software tools for VAX hardware will run \$6000; for Sun workstations, the cost is $\$ 3000$. C compilers for the VAX and Sun workstations are priced at $\$ 3000$ and $\$ 1800$, respectively.

National Semiconductor Corp., 2900 Semiconductor Dr., P.O. Box 58090, Santa Clara, CA 95052-8090; Phillip Gibson, (408) 721-6816.

CIRCLE 511
How Valuable?
Circle
Highly 538
Moderately 539
SLIGHTLY 540

## Go ahead ... add 5 psec



## Picoseconds are no problem for the DG535 Precision Pulse \& Delay Generafor.

The DG535 provides 4 edge (delay) and 2 pulse (delay and width) outputs, all with 5 ps resolution, 1000 sec range, 50 ps rms jitter, and adjustable output levels. The outputs drive 50 Ohms or high impedances to 4 Volts with a slew rate of $1 \mathrm{~V} / \mathrm{ns}$ - just right for driving TTL or ECL or even high speed analog circuits. Throw in the 35 Volt output option and you can trigger almost anything. For even greater accuracy and stability, add the 1 ppm optional timebase .


Top it off with the intelligent menu-based front panel and standard GPIB interface, and the DG535 is probably the most versatile timing generator you can find.

On the bench or in a test environment, the DG535 has the accuracy, stability, precision, and reliability you need to solve your tough timing problems - all at a price you can afford. Call SRS for more information on the DG535, even if you don't need picosecond resolution.

- 4 delay, 2 pulse channels
- 5 ps delay resolution
- 50 ps rms jitter from trigger
- Adjustable output levels to 4 Volts
- 0 to 1000 sec delay range
- Internal/external trigger to 1 MHz
- Internal/external timebase
- 9 location set-up memory
- GPIB interface standard
- $\pm 35$ Volt output option
- 1 ppm timebase option
- 100 ps rise/fall time option


## SRS STANFORD RESEARCH SYSTEMS




ONE MILLION TRANSISTORS AND
We're talking better than the best ECL performance at a fraction of the power. And for high frequency designs, Vitesse GaAs chips are lower power than BiCMOS.
Our prices won't sink your budget eitherour GaAs chips can give you better performance for your dollar than BiCMOS.


## THE BLINDING SPEED OF GaAs.

For more information on our ASIC and standard products with integration levels up to 350 K gates, call Vitesse at (805) 388-7455.
And leave the competition in your wake.

| FX Arrays | Raw Gates | Usable Gates | Availability |
| :--- | :--- | :--- | :--- |
| FX100K | 102,000 | Up To 70,000 | Now |
| FX200K | 195,000 | Up To 137,000 | Now |
| FX350K | 353,000 | Up To 177,000 | Summer 1991 |

# 5 ns max propagation delay DRAM Driver/ECL to TTL translator. GaAs up your DRAM. 



If you've been needing a high speed driver for DRAM address and control, ECL to TTL level translation, dual source SRAM address or high speed quad registered ECL to TTL multiplexing, you should learn more about our new 10G014 High Speed DRAM and SRAM Driver/Translator.

Guaranteed for clock rates to 100 MHz , the 10 G 014 boasts a 3.5 ns (typical) propagation delay and a 90 $m A$ output current capability for driving large memory arrays. Three devices can address 16M word bank of memory. Built-in clocked addresses and controls provide pipelining with no external components so you can quickly address multiple
banks of memory. Provisions for additional expansion are included.

Combine high output drive with a low propagation delay. Increase system memory speed or decrease RAM costs. For more information on the 10G014 and the rest of the PicoLogic line of high-performance ICs, call us today.
United States and Canada (805) 499-0610, FAX (805) 499-2751 Europe GIGA, +454343 1588, FAX +4543435967
Japan Nippon Imex, (81) 3-321-4415, FAX (81) 3-325-0021
Korea Sam Jin Hi-Tech, (82) 2-722-2179, FAX (82) 2-734-0085
GBL Gigaßit Logic

## I

The 38th annual International Solid State Circuits Conference, held in San Francisco this year from Feb. 13 to 15, again is a gallery for the major advances in integrated circuit designs. For nearly 40 years, the conference has pictured the cream of the crop of avant-garde developments in semiconductors. The Electronic Design Special Report on the following pages presents the highlights of the 1991 ISSCC in three sections: digital, analog, and communications technology.

In the overview of digital technology, written by Semiconductors Editor Dave Bursky, tremendous strides in system performance resulting from the ability to put more than a million transistors on a CPU chip or several

hundred thousand gates on a logic chip are presented. We see the impact of pipelining techniques on throughput, the refinement of RISC architectures, the potential of neural network ICs, and more. Each year, the ISSCC takes on more of an international flavor, and this year's conference marks the first time that significant developments in the Soviet Union are covered. A sidebar within the digital technology section summarizes many of the advances described at the conference.


Following the digital section is an overview of analog IC developments by Analog Editor Frank Goodenough. This section canvasses the many IC implementations that employ sampling techniques of one form or another.

The Report concludes with a description of advances in communications devices by Communications and Industrial Electronics Editor Milt Leonard. Here, the emphasis is on singlechip receivers, digital-signal-processing ICs, and imaging.

As in past years, Electronic Design's editors extend our thanks to the 1991 ISSCC committee members and the conference authors for their cooperation. Without their help in obtaining details of the technical papers, we could not have developed this comprehensive Report for our worldwide readers.

## At last, radiation survivability is standard procedure.



## You can sign-off on it.

Forget about special screening, SCDs, and lot-by-lot testing of non-hardened parts. Now you can sign-off on radiation survivability with off-the-shelf RAD-SPEC ${ }^{\text {sm }}$ products from UTMC. Our RAD-SPEC circuits are guaranteed to meet MIL-M-38510 radiation levels M, D, R, and H after irradiation. And you get guaranteed M- and D-level RAD-SPEC products at a small premium over standard non-hardened parts. RAD-SPEC is possible because UTMC has developed the hardest productionproven CMOS process in the industry. And we've ramped-up production of military-standard and semicustom products. You can select from 1553 bus interface components, 1750 RISC processors, 75 MFLOP IQMAC vector floating-point DSP, SRAMs, and gate arrays with up to 50,000 gates. You can order RAD-SPEC products to Level S, 883 Level B, and SMD to simplify procurement procedure. Whether you need kilorad levels for a tactical program or megarad-plus for a space-
borne system, RAD-SPEC guarantees better pricing, delivery, and performance. So end the confusion. Remove the risk and high cost from your radiation-survivable program. Call UTMC for more information on our complete line of off-the-shelf RAD-SPEC products.

RAD-SPEC is a service mark of United Technologies Microelectronics Center, Inc.

1-800-MIL-UTMC
1575 Garden of the Gods Rd.
Colorado Springs, CO 80907

## I <br> 

The past few years have seen the catch-phrase "a system on a chip" describe the huge leaps in the level of integration possible on a VLSI chip. However, the CPUs with over a million transistors, the logic circuits that pack several hundred thousand gates, and the memory chips that pack 64 million storage cells described at this year's ISSCC illustrate that our past perceptions of systems were somewhat rudimentary and simplistic. The new levels of integration go far beyond the brute-force packing of more of the same type circuitry on chips. They're opening the door to far more complex, more functional systems on one chip.

Today's advanced CPUs, for instance, are much more sophisticated than those of just a few years ago. They take ad-


[^0]vantage of much more on-chip parallelism and significant amounts of closely coupled on-chip memory. With such resources, processors now achieve supercom-puter-level performance numbers, with throughputs hitting 100 million instructions/s (MIPS).

One such processor, a 64-bit superscalar device with an on-chip floating-point unit and enhancements to han-


## 2. A SELF-TIMED 54-BIT DIVISION CIRCUIT employs five computational stages, each consisting of multiple carry-save adders, carry-propagate adders, and other elements. Each of the five stages implements one step of a modified radix-2 redundant division algorithm. As the bits in the quotient are determined, they're collected by the five quotient shift registers.

dle digital-signal processing (DSP), is the result of research at National Semiconductor Corp., Santa Clara, Calif. The processor employs a $64-$ bit-wide data bus, and contains two identical 64-bit integer units as well as a separate 64 -bit floating-point pipeline. To make it easier to embed the chip into systems, designers start with a $25-\mathrm{MHz}$ off-chip clock. Then by using an on-chip phaselocked loop, the frequency can be doubled internally so that the chip runs at 50 MHz . And, when running at 50 MHz , the chip can execute two instructions every internal clock cycle, thus hitting the $100-$ MIPS throughput claim. The DSP enhancements also let the chip tackle such applications as data and voice communications, facsimile, and image processing at performance levels comparable or better than some dedicated DSP chips (for more about the National processor, see "Combo CPU And DSP Chip Performs A Sea Of Tasks," p. 41).
Designers at Intel Corp., Santa Clara, Calif., were able to push their i486 processor's speed to 100 MHz by
taking its architecture down to a submicron process ( $0.6-\mu \mathrm{m}$ effective gate width). The process employs three levels of metal that have planarized dielectric layers with tungsten plugs. When running at the $100-$ MHz rate, the processor could deliver a throughput boost of between 300 and $400 \%$ over the commercial $25-$ MHz i486 now widely available. Although experimental, the scaleddown 1486 occupies less than half the chip area of the current $1-\mu \mathrm{m}$ implementation. The reduced area is mostly due to the three levels of metal interconnections along with a tightened metal pitch on all layers.

Although the chip described by Intel implements the $i 486$ architecture, the chip's circuitry that produces the architecture has been modified. For instance, a new adder architecture that limits the number of pass transistors in the carry path was applied to increase the adder's speed: a 32 -bit carry path takes just 1.8 ns . As the chip area decreases, so do the values of the performance-degrading parasitic elements. In addition, to reduce clock skew and I/ 0 timing, Intel de-
signers also applied a phase-locked loop (PLL) to the clock circuitry. Intel's PLL approach, different from that of National Semiconductor, manages to reduce the hold time to zero and minimizes the variations in setup and output valid times.

Superpipelining on a 32 -bit datadriven processor developed jointly by Mitsubishi Ltd., Itami, Japan, and Osaka University, Osaka, Japan, enables the chip to deliver 50 MFLOPS for vector operations. The processor's architecture consists of a ringlike structure that includes an interface block, a matching-memory section, a data memory, a program memory, and a floating-point arithmetic and logic unit (Fig. 1). The ALU performs 32 -bit integer arithmetic operations as well as 32 -bit floating-point operations, such as multiplication. The data memory block contains five independent address generators, eight memory banks, and switching matrices that connect the address generators to the memory banks. Up to five memory accesses can be done in parallel.
External data words are fed into
the chip through the interface block. The words are interleaved with internally circulating data by an asynchronous arbitration circuit that packetizes the data with an instruction, destination tag, and operands. In the matching-memory section, an incoming packet's tag is compared with tags of all packets that arrived prior to the present packet. If a matching tag is found, a pair of data for a dyadic operation is assembled and sent to the data memory; otherwise the incoming packet is pooled in the matching-memory unit. Vector data packets are generated every 20 ns to achieve the peak chip performance of 50 MFLOPS.
Because pipeline stalls created by data problems don't occur in dataflow architecture, superpipelining works well. In fact, each on-chip processor block is further subdivided into small pipeline stages ranging from 6 for the matching memory to 12 for the floating-point unit. And rather than use a high-frequency clock, which might cause additional design problems due to clock skew and waveform degradations, designers applied a self-timed clocking scheme. All circuits on the chip are controlled not by an external clock, but by internal self-timed clocks. As a result, even at a very high packet flow rate, the processor operation throughput is stable and standby current is almost zero.

## Savvy SelfTiming

Self-timing is also the approach chosen by a research team at Stanford University, Calif., in developing a 54 -bit CMOS divider that runs at 160 ns . The research was partially funded by DARPA and an SBIR (small business innovation research) contract through Silicon Engines Inc., Palo Alto, Calif. The self-timed iterating ring implemented in a 1.2 $\mu \mathrm{m}$ process computes the mantissa quotients for a floating-point division operation. It does this using only a fraction of the area employed by a combinatorial-logic-based divider circuit. Local control handshaking between the fully asynchronous logic blocks is used to implement the self-timing for all operations. To

3. THE ADDITION of a small

PMOS transistor and an inverter between the emitter and base of the npn output transistor in a biCMOS gate enable Toshiba designers to get full railto-rail switching with no speed degradation. Furthermore, the transistor comes in handy as the load element when flip-flops or memory cells must be configured.
avoid a requirement for matching path delays, completion information is embedded in the data throughout the design by employing dual-monotonic wire pairs.
The ring is organized as a series of adjoining stages that are each composed of precharged blocks (Fig. 2). To remove control dependencies that can degrade performance, the design used enough stages in the loop to fully utilize and encompass the time taken by the control circuits so that its delay is completely hidden. Five such stages are used by the divider. Data flows continually at the same rate it would flow through an "unwrapped" combinatorial array. Meanwhile, zero control overhead is added to the latency of the basic computations. Once the input registers are loaded with the dividend and divisor, a Go signal triggers the selftimed ring to begin its iterations. The ring then proceeds to loop a maximum of 11 times to fill the five shift registers with a total of 55 bits for a double-precision result.

Pushing for high-speed math operations, a floating-point coprocessor capable of 33.2 MFLOPS when running at 65 MHz was jointly developed
by Hewlett-Packard Co., Ft. Collins, Colo., and Texas Instruments Inc., Dallas. The chip, intended to support HP's RISC CPU, has about 640,000 transistors crammed onto a 502 -by520 -mil chip using $0.8-\mu \mathrm{m}$ design rules. The coprocessor implements a copy of the HP Precision Architecture instruction pipeline and receives 32 -bit instructions from the same instruction cache that feeds the CPU. Data words are transferred over a 64 -bit bus to a common data cache. Several extensions to HP's coprocessor have also been implemented to handle a three-register multiply and an independent tworegister add or subtract. Furthermore, support for graphics operations now include accelerated clip tests, reciprocal square root, and integer multiplication.
The coprocessor performs singleand double-precision ALU and multiplication operations with a three-cycle latency. The function units are able to accept a new operation every second cycle. To minimize the size of the 64-by-64-bit multiplier, octal recoding was used. Partial products are summed in a binary tree. A nineport register file containing 6432 -bit registers allows all sections of the chip to obtain data as fast as possible. There are five read ports, three write ports, and one feedthrough port that can't write into a register, but can be the source of data for any of the read ports. Each of the write ports can also be a source for feedthroughs to a read port.

## Versatile Subprocessor

Rather than focus on numerics processing, designers at Hitachi Ltd., Tokyo, Japan, looked at a hardware emulation approach that combines a programmable subprocessor on the same chip as the CPU. The subprocessor can be configured to implement various elements, including timers, serial communication ports, and other functions. The intelligent subprocessor can perform multiple-task processing by a sort of time-shared task scheduling, and can thus emulate the desired peripheral functions.

Running with a $20-\mathrm{MHz}$ external

## AVX would like to

 about their expanded product line. $\geq$Feedback has been tremendous. Since we added clock oscillators, piezo devices, resonators and trimmer potentiometers to an already extensive line of capacitors,
 AVX has people everywhere talking. Because the company that wrote the book on passive components has added another chapter.

Through our association with Kyocera, AVX has firmly established itself as the undeniable leader in passive components. And with a network of local, national and international distributors, we give you access to any part you need. Anytime. Anywhere.

# "Beep.Buzz.Ri 

## make a little noise

Ours is an industry where thinking globally is not just the key to victory, but to survival. That's why we've created distribution capabilities that offer solutions. No matter where you are. Or what you need. Plus the


# AIVYX CORPORATION 

A KYOCERA GROUP COMPANY

# Tick Hum " 


4. BY ADDING MESHED POWER LINES and $\mathrm{a}_{\text {ss }}$ ground shield, designers a Matsushita reduced noise and crosstalk on their 64-Mbit DRAM. Now they can build a version with a 16-bit-wide data bus that doesn't degrade from switching noise generated inside the chip.
clock, the subprocessor executes a microinstruction every 50 ns . To do a great deal in that short period, the chip employs a long microinstruction word so that multiple operations can be done in parallel. Each microinstruction word is divided into four fields: data processing, bit manipulation, nullification, and program control. Each controls a different portion of the logic so that all of the circuit's sections operate in parallel. Two on-chip high-speed EPROMs hold the configuration informa-tion-a 512-word-by-64-bit program memory and a 64 -word by- 6 -bit schedule-control memory.

Additional blocks on the subprocessor include a 16 -bit execution unit, a peripheral interface flag section that provides 64 programmable flags containing 24 port interface flags, and various interrupt and internal flag lines. All of the lines can be programmed to modify an ALU operation, control an output, or nullify a microinstruction based on a specific condition. By performing all of these control operations in parallel, the processor can emulate complex hardware functions in fewer cycles than a conventional processor. For example, a pulse output operation
based on an event counter needs just one long microinstruction; most microcontrollers would require five instructions for the same result.

The multitask scheduling capability also demonstrates the device's level of sophistication. It allows up to 12 tasks to appear to run in parallel thanks to a time-sharing approach to use of the flag lines. System designers would typically assign time slots for each task according to the desired throughput or resolution for the desired task. The time assignment and task number would be stored in the schedule control memory. When the task number is read from a location in the memory, the task can be executed directly with no task-switching overhead time. Consequently, the throughput for each task is 20 MOPS times the time-slot assignment ratio. Tasks can be read out sequentially thanks to built-in counters, or external signals can be used to request specific tasks.

Another processor of sorts, one dedicated to the task of computing DNA match sequences in biomedical applications, was jointly developed by the University of North Carolina, Chapel Hill, and MCNC, Research Triangle Park, N. C. The 1.5-million-
transistor chip runs at 50 MHz and implements a basic function common to several widely used sequence analysis algorithms. When running at 50 MHz , the chip can perform 6.8billion 16 -bit computations/comparisons per second. The mathematical function operates on two strings of characters and computes a se-quence-alignment score.

To do the computations, the chip contains 2196 processing elements (PEs) that compute incremental sums of different diagonal paths. The paths represent the search pattern and database sequence for DNA strings. Those PEs are fed by an internal RAM that holds 44828 -bit words. Due to the large number of simultaneous operations of all the PEs, the chip power consumption is close to 4 W . Clock circuits account for almost $75 \%$ of the power because a two-pin, non-overlapping clock scheme was needed to drive large $520-\mathrm{pF}$ loads on each of the four globally routed clock lines.

Trying to duplicate the way the human brain learns and computes, a trio of emerging technology papers show off some of the most complex neural-network chips to date. The largest, an 11-million-transistor cir-
cuit jointly developed by Inova Microelectronics Inc., Santa Clara, Calif., and Adaptive Solutions Inc., Beaverton, Ore., can perform 1.6-billion connections/s. Employing a multifield imaging approach, the chip divides the problem among 64 singleinstruction, multiple-data processors integrated on the chip (electronic design, Nov. 22, 1990, $p$. 30). The two remaining neural chips are based on analog structures. The first, from Mitsubishi, contains the equivalent of 336 neurons and 28,000 synapses. The second, from AT\&T Bell Laboratories, Holmdel, N.J., implements 4096 synapses and can be programmed to have as few as 16 neurons with 256 inputs each, or as many as 256 with 16 inputs, or it may have some combination in between.

Employing a branch-neuron-unit (BNU) architecture, the Mitsubishi approach employs two chips to form the neural network. Those chips can
be tied into multiple chips to expand the number of neurons 200 -fold (assuming a $30 \%$ firing rate and a $1 \%$ fluctuation of each neuron unit). Such a network would supply 3300 neurons and 5.6 -million synapsesequivalent to 11.2 -million symmetrical connections. The BNU approach distributes the neuron function in multiple chips, making the speed performance independent from the number of interconnected chips. Moreover, although two types of chips are needed in this approach-a synapse-only chip and a combination neuron and synapse chip-masterslice gate-array-like design methodologies can readily produce the required chips.
Each synapse chip has a learning control circuit that follows the Boltzmann Machine learning algorithm (first published by David Ackley and others in Cognitive Science, Vol. 9, No. 1, January-March 1985). Learning time is less than $4 \mu \mathrm{~s}$ per one-
teach pattern. That's the time it takes for the alternate shift-in of the teach-pattern data and the neuron property data, the settling time for each learning phase, and the time to modify every synaptic weight.

The programmable analog neural processor from AT\&T manages to achieve a sustained throughput of 5billion connection updates/s on a chip that measures just 4.5 by 7 mm . Internally, all calculations are done with analog circuit functions; all inputs and outputs to the chip are digital. Computations are performed to 6 -bit accuracy for the weights and 3 bits for the states-sufficient for use in many pattern-classification applications.

The chip's basic function is to concurrently evaluate several dot products of state and weight vectors and apply a nonlinear squashing function to the results. Actual computations are done by eight banks of vector multipliers, with each bank con-

## LOOXING NTIO THE SOUIE'S SENICONDUGTOR TEGHNOLOAY

This year's ISSCC includes a special session detailing semiconductor technology in the Soviet Union (see Technology Briefing, pg. 18). Two digital-technology papers from researchers at the Nauchny Center in Moscow describe a novel nonvolatile static RAM (SRAM) that combines a 4 -kbit SRAM with a 16 -kbit EEPROM and a pair of flash EEPROMs that pack 256 k and 1 Mbit. The NVRAM chip appears to system designers as a 4-kword-by-1-bitSRAM with a 70 - to 100 -ns access time over a -65 to $+85^{\circ}$ range. The data in the chip's RAM portion can be backed up by any of four pages of EEPROM storage that's organized as a $4-\mathrm{k}-$ by-4-bit array. The desired page number is selected by a two-bit code sent to the chip's A10 and A11 address lines.
Data takes about $5 \mu$ s to be recalled from the desired EEPROM page, and about 10 ms to be stored in the page. The differential EEPROM storage cells are based on silicon nitride technology and a ni-
tride oxide data dielectric. To achieve the fast access times, the SRAM flip-flop serves double duty: During nonvolatile memory accesses, the flip-flop turns into a sensitive amplifier, which improves the performance of the nonvolatile memory cells. When being accessed, the chip consumes about 120 mA . When it stands by, the current drops to 35 mA .
The flash-type EEPROM cell developed at Nauchny is employed in both a $32-\mathrm{k}$ by 8 and a 128 -k by 8 -bit chip. The cell structure consists of a thin silicon dioxide layer over the transistor's channel region. That layer is, in turn, covered with a thicker silicon nitride layer. The resulting 1transistor EEPROM cells-the fabricated $2.5-\mu \mathrm{m}$ features in the 32 -kbyte chip and the $2.0-\mu \mathrm{m}$ features on the 128 -kbyte memoryare very area-efficient, requiring just 47 and $27 \mu \mathrm{~m}^{2}$, respectively. This translates into chip areas of 46 and $60.5 \mathrm{~mm}^{2}$, which is very competitive with chips made with
dual-transistor cells and much smaller features.
Unlike most MNOS storage cells, the Russian designers employ positive thresholds for both logic states ( 1.5 and 3.5 V ) of the cells. Positive-polarity pulses control each cell. A $24-\mathrm{V}$ external power supply is, however, needed for the program and erase modes. The array offers three erase modes-bulk erase in one cycle, one 256 -byte block (or 512 -bytes for the 1-Mbit chip), or one line (32 or 64 bytes, respectively)-with any mode requiring 10 seconds to erase the cells. The 256 -kbit chip has a read access time of 350 ns , while the megabit chip requires 700 ns . As with most flash-memory chips available in the U. S., the Russian memories have a guaranteed number of programming cycles somewhere been 1000 and 10,000 cycles. The chips also have several special control modes, which the designers claim can extend the number of programming cycles and accelerate the store and erase operations.

## Your Formula for

## Introducing nX: Oki's performancepacked family of MCUs

The Oki $n X$ equation for next-generation microcontrollers quickly adds up to a lot of pluses.

Take our 65000 Series, for example. With a $400-\mathrm{ns}$ cycle time at 10 MHz , these speedenhanced 8-bit MCUs boost performance up to $40 \%$ over current 80C51-based devices. Add a variety of on-chip features - A/Ds, I/O lines, PWMs, counters, timers, up to 16 K bytes ROM and 384 bytes RAM - and you'll see how nX equals a tremendous range of cost-effective 8-bit solutions.

Then there's our 66000 Series of 8/16-bit MCUs, providing a migration path between current 8-bit and new 16-bit devices. And offering even higher levels of integration and memory. Pluses include 8-bit
external data bus with 16-bit internal address, up to 68 I/O lines, a 400-ns cycle time at 10 MHz , and up to 32 K bytes ROM and 1 K byte RAM.

For blazing speed and full 16-bit implementation, explore the high-performance features of our 67000 Series: 200 -ns cycle time at $10 \mathrm{MHz}, 56 \mathrm{I} / \mathrm{O}$ lines, three 16 -bit and two 8-bit timers, and more.

But the addition doesn't stop here. Figure in one-time programmable (OTP) versions. A variety of pinouts and packages. And comprehensive development tools-assemblers, compilers, and translators.

Plus there's one last number to consider in the nX formula: 1-800-OKI-11NX. Call now and let us bring you up to speed on the nX generation of faster MCUs - from Oki.


## Faster MCUs



CA Irvine 714/752-1843, Tarzana 818/774-9091, San Jose 408/244-9666 FL Boca Raton 407/394-6099
GA Norcross 404/448-7111 IL. Rolling Meadows 708/870-1400 MA Stoneham 617/279-0293 MI Livonia 313/464-7200
NC Morrisville 919/469-2395 NY Poughkeepsie 914/473-8044 PA Horsham 215/674-9511 TX Richardson 214/690-6868

## ELECTRONIC DESICN REPORT <br> ISSCC REVEW: DIGTAL TECHNOLOGY



> 5. T0 EASE DATA-REFRESH requirements by designing chips for low-temperature operation, designers at IBM tweaked the process to ensure chip operation at liquid nitrogen temperatures. The gate polysilicon on the n-channel transistor was changed and titanium silicide was added to the source and drain contacts to lower the contact resistances. In addition, the transistor threshold voltages were decreased because the chip operates at a lower supply voltage. The table inset sums up the changes.
taining a latch to hold the state vector, and eight vector ALUs with 64 synapses each. The outputs from the
vector multipliers are routed to the neuron bodies by a multiplexer, which can be configured to combine
the contributions from one to four vector multipliers. The configurable routing plus the ability to program

## Unilitable mori About The DTI $16 / 20 \mathrm{MHz}$ ' $3865 \mathrm{X}^{\prime \prime \prime}$

| Up to 16 M |
| :--- |
| RAM On-board |

## Slot ${ }_{\text {pro }}$

SERIES

High Performance Intel 80386SX 20MHz

Flat Panel Adapter
Connection To Support
LCD,EL,Plasma Displays
the internal shifter and register file enables designers to set the chips' overall configuration.

## Growing Gate Arrays

Even as custom chips grow in size and complexity, so do some of the more standard logic chips such as gate arrays. One of the largest bicMOS gate arrays is a 2-million-transistor chip developed by Toshiba Corp., Kawasaki, Japan. The channelless array employs a novel biCMOS cell that contains an extra PMOS transistor to supplement the conventional CMOS cell with the npn output transistor (Fig. 3). The chip is designed to operate from a $3.3-\mathrm{V}$ power supply and offers typical gate propagation delays of 230 ps ( with a fanout of 7).

Dubbed biPNMOS by the company, the structure uses the small-size added PMOS device to boost the output swing to the full rail-to-rail val-
ues. To do that, the transistor's gate is controlled by a small inverter that delivers an inverted version of the output signal. That signal causes the transistor to turn on or off without causing any leakage current from the next logic stage. A simple resistor can't be used because it can't have a small value-a low value would cause the base current to be bypassed, and that could lead to current leakage from the next stage. The result is degraded performance from the npn transistor.

The small-size PMOS transistors add yet another benefit: They're helpful when individual flip-flops, registers, or RAM cells must be implemented because such cells don't require the PMOS load transistors to drive long lines. Blocks of RAM implemented with the cells can be configured for high speed or high density. The high-speed option keeps the access time to 2.7 ns (with a fanout of
7), while the version configured for better density accesses in about 4 ns . Measuring almost half an inch on a side, the chip packs 237,120 raw gates plus $1044 \mathrm{I} / \mathrm{O}$ cells.

Pushing for high speed in gate arrays, both Fujitsu Ltd., Atsugi, Japan, and Rockwell International, Thousand Oaks, Calif., have developed arrays based on GaAs. The Fujitsu array tackles the high-density arena by employing high-electronmobility transistors (HEMTS), while Rockwell's chip tackles the low-density but super-high-speed requirements with heterojunction bipolar transistors (HBTs). Packing 45,000 gates-the largest HEMT gate count on a chip to date-the Fujitsu chip packs two types of gates. It contains DCFL (direct-coupled FET logic) gates that have propagation delays of 35 ps , and BDCFL (buffered DCFL) structures that have delays of 50 ps . BDCFL contains the DCFL

# REAL FACTS! Single Board Computer 



| COMPARE FUNCTION | DTI CAT970 <br> 386SX | Competitor 1 <br> $386 S X$ | Competitor 2 <br> $386 S X$ |
| :--- | :---: | :---: | :---: |
| 16, 20MHz CPU- Shipping Now! |  |  |  |
| Up to 16M RAM Onboard |  |  | Up to 4Mb |
| Noise Reduction Circuitry <br> For FCC Class B |  |  |  |
| PS/2 Mouse Support |  |  |  |
| Keyboard Support |  |  |  |
| On-Board Battery Real Time Clock |  |  |  |
| Bi-directional PS/2 Printer Port |  |  |  |
| 2 Serial Ports - Up to 115K Baud |  |  |  |
| Future Domain SCSI |  |  |  |
| IDE Interface |  |  |  |
| Floppy Interface |  |  |  |
| VGA/Flat Panel Interface |  |  |  |
| Double Sided <br> Surface Mount Technology |  |  |  |
| Manufactured In-House(U.S.A.) |  |  |  |
| Landmark V1.14 <br> Speed at 20MHz | $\mathbf{2 5 . 6}$ |  |  |

logic stage followed by a source-follower buffer stage and can drive heavier loads than DCFL.

Four levels of metal interconnections are used on the arrays to ensure high usability and a silylated poly-methyl silsequioxane compound is used as the interlayer dielectric due to its low dielectric constant of 3 . With about $80 \%$ gate utilization, the GaAs array consumes about 11 W when running from -1.4 and $-2-\mathrm{V}$ supplies. The reasonable power permits the chip to be used in forced-air cooling systems.

The HBT-based GaAs array from Rockwell concentrates on speed. It can operate with flip-flop toggle rates of 15.6 GHz -close to double that ever demonstrated for a gate array. Total power consumption for the array is between 2 and 3 W , depending on the utilization and the power allocated per gate during design. The circuit approach is similar to implementations of two-level differential current-mode logic, with the current per tree selectable as 0.5 , 1,2 , or 3 mA . Those choices make it possible for designers to trade off speed for lower power in the non-speed-critical portions of the circuit.

Even faster circuits can be implemented with Josephson junction (JJ) technology, as a pair of papers from Fujitsu demonstrate. In the first of the two papers, Fujitsu researchers describe a sub-ns clock cryogenic system for JJ computers jointly developed with Shinko Electric Industries Co. Ltd., Nagano, Japan, and Toyo Sanso Co. Ltd., Kawasaki. With JJ-based systems, one problem designers face is to link the JJ portion of the system to the rest of the world. By passing I/O cables through a vacuum vessel, researchers were able to employ JJ and semiconductor logic circuits while imposing just 130 ps of delay. The JJ chips are maintained at 4.4 K by a closedcycle $3-W$ desk-size refrigerator. A new cryostat design keeps the cable lengths to just 24 mm , minimizing the signal delay. The cables connect to the non-refrigerated circuits. Operation of a previously described 4bit JJ microprocessor was confirmed at clock speeds of up to 1.1 GHz .

In the other paper, Fujitsu researchers describe the fastest 24 -bit carry-select adder yet fabricated. The 360 -ps JJ-based adder also has a carry propagation time of 300 ps . Just over 1000 gates are used to implement the adder, but those gates consume negligible power-just 1.8 mW at full speed.

Coming close to the speed limit, a paper in session 11 from National Semiconductor Corp., Santa Clara, examines using quantum devices for arithmetic and logic operations. Resonant tunneling transistors, made with GaAs/AlGaAs/InGaAs structures, are proposed as new logic devices. These devices take advantage of their negative differential resistance. The transistors are attractive for logic elements because carry outputs plus AND and OR logic functions can be obtained with just one device delay, rather than dealing with the typical multiple device delays in today's logic circuits.

## SIzING UP DRAMs

Seemingly reaching down to the quantum level, the latest crop of dynamic RAMs (DRAMs) unveiled at the conference push the limits of optics with minimum feature sizes of less than $0.4 \mu \mathrm{~m}$. With six papers describing five 64 -Mbit memory chips and an optimized redundancy scheme to optimize yield, session 6 covers the small and large extremes simultaneously. The redundancy study performed by Mitsubishi came up with two conclusions for 64-Mbit and larger DRAMs. First, more than two spare rows and columns are needed with less than 1-Mbit subblocks. Second, to achieve $80 \%$ yield with two spare rows and columns per megabit block, the defect density should be $5 \times 10^{-4}$ or smaller.

The five remaining papers from Hitachi, Matsushita Electric Industrial Co. Ltd., Osaka, Japan, Mitsubishi, Fujitsu, and Toshiba, all describe approaches to building $64-\mathrm{Mbit}$ DRAMs that access in from 33 to 50 ns. All chips are fabricated with critical dimensions between 0.3 and 0.4 $\mu \mathrm{m}$ and operate from $3.3-\mathrm{V}$ power supplies. Toshiba's device, which has a typical row-address-strobe (RAS)
access time of 33 ns , is the fastest 64 Mbit chip yet unveiled.

To get the high density, designers developed an asymmetrical stackedtrench capacitor cell that's laid out between twisted bitlines. And to keep the access time short, several circuit techniques were combined on the chip-a preboosted wordlinedriveline, a bypassed sense-amplifier driveline, and a three-stage differential amplifier with a directly driven data-output buffer.
The preboosted wordline-driveline conceals the R-C delays in long and heavily loaded wordlines and drivelines laid out through the row decoders, cutting 3 ns off the access time. Increased bitline capacitance due to the large memory array causes delays in the bitline latch operation. To improve that speed, sense-amplifier drive transistors are placed in the wordline shunt regions, and the source lines $\left(\mathrm{V}_{\mathrm{SS}}\right)$ are laid down along with bitlines in second-level metal.

Bitline charge isn't driven by the main driveline when the wordline is driven. The bypassed line drives the charge when the bitline is driven. That reduces the bitline latch response time by 5 ns . And to improve the data sensing time, data should be sensed and transferred continuously with small voltage swings. To do that, a quasi-static I/O sensing approach employs a complementary level shifter. Compared with a conventional I/O sensing scheme that has a dynamic latch, this new approach reduces the sensing and datatransfer time by 4 ns .

The first 16 -bit wide implementation of a 64 -Mbit DRAM was described by Matsushita. The chip employs a meshed power line on the chip's surface to minimize problems from power-line drops due to multiple I/O lines switching simultaneously. The chip also incorporates a ground shield around the peripheral circuits to reduce noise in the storage array (Fig. 4). Because the meshed power line can perfectly separate the sense-amplifier power line from the peripheral power line, crosstalk can be suppressed between the I/O circuits and the sensing circuits.

Also helping to reduce crosstalk,
the $\mathrm{V}_{\mathrm{SS}}$ shield trims conversation between the global signal lines. The shield is formed between the polycide layer and the top metal layer, with the lower metal layer attached to the shield plate. Thanks to the shields as well as other circuit tricks, the chip can access a location in 50 ns while consuming 130 mA .

Fujitsu's 64-Mbit chip, in addition to an impressive 40-ns typical access time, offers a compressed test mode that will accelerate chip testing by allowing 64 bits to be tested during every access. Mitsubishi's slightly slower, $45-$ ns memory does Fujitsu one better. Its merged match-line test architecture enables 64 kbits to be tested in parallel, allowing the DRAM to be tested in 1024 cycles.

Rather than focus on testing or high speed, designers at Hitachi examined ways to shrink the memory array and the memory cell's size. Those research efforts have yielded what the company calls a block-oriented RAM. This memory employs an array of series-connected cells in which 64 times the number of cells can be connected to one amplifier, reducing the number of amplifiers needed. Also, the dataline capacitance to that amplifier can be reduced by a factor of eight, speeding up memory access.

As impressive as the 64 -Mbit DRAMs are for their density and small features, there's still plenty of activity at lower memory densities. A special CMOS 4-Mbit chip developed by IBM Corp. at its T.J. Watson Research Center, Yorktown Heights, N.Y., proves that by working at liquid nitrogen temperatures (85K), DRAMs can achieve storage times for trench cells of greater than 50 minutes. Designed for low-temperature operation, the DRAM uses p+ polysilicon gates for the PMOS FETs and $n+$ polysilicon for the NMOS FET gates to ensure that both types behave as surface-channel devices (Fig. 5). That's because surface-channel devices don't suffer freeze-out at low temperatures.

The power supply was also reduced to 2.5 V to minimize hot-carrier problems and reduce power dissipation. Moreover, because the low
temperature causes lower subthreshold currents, the low-temperature $\mathrm{V}_{\mathrm{T}}$ can be designed lower- 0.4 V vs. 0.7 V -to increase speed. Test chips were made with $0.7-\mu \mathrm{m}$ features at 85 K . With a $2.5-\mathrm{V}$ power supply, the memory cells could retain data for over 50 minutes.

## Speed Demons

Enhancing DRAM speed is a constant goal. One alternative that may catch some interest was described by Toshiba. Designers achieved a $17-\mathrm{ns}$ access time on a 4-Mbit DRAM by using a non-multiplexed address bus and a direct bitline sensing scheme with a two-stage current-mirror amplifier. The high sensitivity of the current-mirror amplifier allows it to amplify a small bitline signal without waiting for the start of the bitline latch action, lowering access time. Furthermore, the conventional I/O line was split so that there are separate data-input and data-output lines.

A test chip fabricated with the company's 16 -Mbit-chip process yielded an 11.06 -by- $4.76-\mathrm{mm}$ IC that can be housed in a 32-lead SOJ package. The process employs triple polysilicon layers, two metal interconnection layers, $0.6-\mu \mathrm{m}$ minimum feature sizes, and a triple-well structure on an n-type substrate. A 5-V supply powers the chip, but a down-converter reduces the internal power-supply level to 4 V .
Rather than use more pins or requiring low temperatures, Hitachi designers applied a biCMOS process with $0.8-\mu \mathrm{m}$ minimum features to achieve the same $17-\mathrm{ns}$ access time and a $40-\mathrm{ns}$ cycle time. When operating with a $60-\mathrm{ns}$ cycle time, the chip draws 120 mA . To get the short access time, designers applied a noiseimmune cascode amplifier to sense the signals faster and an offset cross-coupled output buffer to minimize the output delay.

Speedy 4-Mbit static RAMs are also breaking new records. Fujitsu, in a pair of papers, managed to trim the access time for a TTL biCMOS SRAM to just 10 ns and that of an ECL I/O version to just 7 ns . To cut the TTL access time to 10 ns , design-
ers allied a $0.5-\mu \mathrm{m}$ CMOS process for the cell array and a $0.8-\mu \mathrm{m}$ process for the peripheral circuits. Twostage sense amplifiers are used to minimize the sense time. Also, a combination P and NMOS cross-coupled level converter was developed to reduce the delay when converting from the output of the bipolar differential amplifier to CMOS.

One unique aspect of the ECL I/O SRAM is its 16 -bit parallel test mode to reduce chip test time. The chip will also be configurable as either a 4 M -by-1, $2 \mathrm{M}-\mathrm{by}-2,1 \mathrm{M}-\mathrm{by}-4$, or $512 \mathrm{k}-$ by- $8-$ bit array.

Ultrafast memories are always in demand for such applications as caches and even main memory for high-speed controllers or computers. A trio of papers show some new upper limits of what designers can do. Designers at IBM developed what appears to be the fastest CMOS SRAM with ECL I/O-a 512-kbit chip with a 2 -ns cycle time and a 4 -ns access time. The high speed was achieved through the extensive use of pipelining and six-transistor memory CMOS memory cells.

Pulling access times below 2 ns , a $1.2-\mathrm{ns} 64$-kbit GaAs memory fabricated with HEMTs was unveiled by Fujitsu. The RAM, which offers ECL-compatible I/O lines, is the largest HEMT chip to date with 0.6 $\mu \mathrm{m}$-features. Organized as $8 \mathrm{k}-\mathrm{by}-8$, the RAM requires three supplies: -1 , -2 , and -3.6 V .

Designers at Toshiba described a secondary cache subsystem that's integrated on one chip-a 64-kbyte snoopy cache memory that ties into 80486 and 80386 -type microprocessors. They crammed 64 kbytes of data RAM with byte parity, a $68-\mathrm{kbit}$ tag memory, a 16 -kbit valid-flag memory, and 2 -kbit least-recently used flag memory onto the IC. The chip performs two-way set associative mapping with 2048 sets, and employs a write-through protocol for cache coherency. $\square$

| H0W Valuable? | CIRCLE |
| :--- | ---: |
| Highly | 545 |
| Moderately | 546 |
| Slightly | 547 |



## Design flexibility: The programmable display system.

Vivisun Series 2000, now the leading programmable display pushbutton system, interfaces the operator with the host computer. The user-friendly LED dot-matrix displays can display any graphics or alpha-numerics and are available in green, red or amber. They can efficiently guide the operator through any complex sequence with no errors and no wasted time.

They also simplify operator training as well as control panel design. One Vivisun Series 2000
programmable display system can do the work of 50 or more dedicated switches. In short, Vivisun Series 2000 gives the design engineer more control over the design.

Contact us today.

## - AEROSPACE OPTICS INC.

3201 Sandy Lane, Fort Worth, Texas 76112
(817) 451-1141 •Telex 75-8461 • Fax (817) 654-3405

Vivisun Series 2000 programmable displays. The intelligent communications system.

## I <br> 

## ANALOG TECHNOLOGY

At this year's ISSCC, the 30 or so analog and mixed-signal papers feast on sampling. They sink their teeth into oversampling and undersampling, sampling ac and sampling dc, prequantization sampling, and even sampling for nonvolatile analog on-chip storage.

One pure-analog sampling paper on the table describes a charge-coupled device (CCD) delay-line filter for video signals, while other sampling papers range from 14-bit linear sample-and-hold amplifiers (SHAs), with acquisition times below 250 ns , to oversampling delta-sigma modulators. Circuit speed continues to soar: An 8-bit (multichip) ADC reaches a 2GHz sampling rate, a one-chip 6 -bit ADC operates at 1 GHz , and an 8-bit flash converter samples at 500 MHz .


1. A NONVOLATILE, ANALOG-MEMORY IC recorded these four waveforms. The IC stores analog voltages in an array of 128,000 analog EEPROM sample-and-hold amplifiers.

In addition to the sampling papers, a smorgasbord of pure analog papers cover chips ranging from $10-\mathrm{GHz}$ GaAs and 6-GHz silicon Gil-bert-cell analog multipliers to a $50-\mathrm{MHz} 80-\mathrm{dB}$ attenuator. The attenuator, unlike the other variable-gain ICs, does not use a Gilbert cell. Then there's an op amp that runs off 1 V yet handles input signals beyond both rails and output swings to both rails. Add to that rich mix a 2-GHz transimpedance amplifier in GaAs.

For icing on the cake, distributed throughout the awesome array of ICs performing black-box circuit functions are several complete "sys-tems-on-a-chip": a nonvolatile analog memory handling de to audio; a $10-\mathrm{A}, 60-\mathrm{V}$ buck regulator; and a
$0.04 \%$ accurate, ac power-metering system. These three ICs provide a broad insight into the versatility, functional capability, and/or performance available from today's power, analog, and mixed-signal ICs.

Once again, the ISSCC proves it-

2. FAST, ACCURATE SAMPLING AMPLIFIERS from National

Semiconductor (a) and Analog Devices (b) reach 12-bit accuracy in under 150 to 250 ns. Both actively cancel the hold-step, or pedestal, errors caused by charge injection at sampling.
self to be the venue for the first exposure to new technology. In fact, session 11 is dubbed Emerging Circuit Technologies. For analog specialists, a paper from a new company, Information Storage Devices Inc., San Jose, Calif., stands out like a super nova. Employing an extended EEPROM technology, the chip records 16 seconds of better-than-telephonequality audio (actually de to 3.4 kHz ) on a chip about 200 mils on a side. Furthermore, this is analog sampling and analog storage-no quantization is involved.

Not only is the recording nonvolatile, but it can be played back an "infinite" number of times, until a block of new data is recorded (Fig. 1). Moreover, the chip is truly a complete system. All that's required is to connect a microphone, a speaker, and a $5-\mathrm{V}$ supply.

At the heart of the recorder chip lies an array of $128,000 \mathrm{SHAs}$, which essentially sample the 0 -to- $2.75-\mathrm{V}$ input signal at 8 kHz . Resolution is 12 mV , the equivalent of 230 distinct levels. Compared with a digitizing approach, the IC's storage density is about 8 times that of a binaryweighted digital representation, which would need about a million bits.

Each SHA is an EEPROM cell (transistor) whose on-resistance is a linear function of the stored voltage. For audio output, the playback circuitry sequentially senses the on-resistance of each cell, converting it to a voltage that's applied to a smoothing filter. The filter drives the output amplifier, which can put 50 mW into a $16-\Omega$ speaker. Signal-to-noise ratio is 40 dB . Between the analog input and the recording circuits lies amplification with 25 dB of AGC and an antialiasing filter (the smoothing filter during playback), which cuts off at 3.4 kHz .

## Short Sweet Sampling

A pair of papers, one from NationalSemiconductor Corp., Santa Clara, Calif., the other from Analog Devices Semiconductor Inc., Wilmington, Mass., describe record-breaking IC SHAs (Fig. 2). They are recordbreakers in the combination of speed

## When Time Is Money ... Tektronix QuickGustomin ASICs

# Two state-of-the-art FIFOs from Sharp to solve your toughest data flow challenges. 

They're both synchronous, which greatly simplifies your board circuit and design requirements. Their proprietary look-abead access architecture delivers speedier access and cycle times while reducing power consumption.

Introducing: The LH5492 4K x 9 Clocked FIFO.
Sharp's new LH5492 is a dual-port clocked FIFO, with a $4 \mathrm{~K} x 9$ configuration. The clocked interface is a significant enhancement in FIFO design over previous asynchronous parts. The clocked enables on the LH5492 eliminate the requirement to shape waveforms, resulting in simpler design tasks, and lower parts count.

Its high-speed clocked interface can be used directly with the typical $40 \% / 60 \%$ duty cycle system clock. And a separate $\overline{\mathrm{OE}}$ control signal provides independent control over output buffers.

The second enable pin on each part can be directly tied to the flags to simplify external logic requirements.

The LH5492 4K x 9 clocked FIFO comes in a 32 -pin PLCC. It is available with access times of $20 \mathrm{~ns}, 25 \mathrm{~ns}$ and 35 ns , and cycle times of $25 \mathrm{~ns}, 35 \mathrm{~ns}$ and 50 ns , respectively.

Introducing: The LH5420 $256 \times 36 \times 2$ Bidirectional FIFO.
Sharp's new LH5420 is actually two $256 \times 36$-bit FIFOs in one. Operating in parallel but opposite directions to provide bidirectional data buffering that would normally require multiple independent devices.
Its 36 -bit word width is an industry first. And ideal for interfacing with new generation higher-speed $32 / 36$-bit and $64 / 72$-bit microprocessors and buses. Moreover, a choice of 9,18 , or 36 -bit word widths on Port B means efficient word width matching.
Programmable Almost Empty and Almost Full status flags on each port-in addition to Full, Half Full and Empty flags-allow you to either leave the flags set at their initialized setting of 8 , or program them over the entire FIFO depth.
The LH5420 comes in a 132 -pin plastic QFP package. It is available with access times of $15 \mathrm{~ns}, 20 \mathrm{~ns}$ and 25 ns , and cycle times of $25 \mathrm{~ns}, 30 \mathrm{~ns}$ and 35 ns , respectively.
and resolution, all having distinct designs and built with very different processes. National's SHA takes 100 ns to acquire a $10-\mathrm{V}$ step to within $0.01 \%$ of final value. The chip from Analog Devices acquires a 5-V step in 250 ns to similar accuracy. Both samplers show nonlinearities of $0.003 \%$ (14 bits). Until now, such performance existed only in the hybrid-sampling-amplifier realm.
The National IC comes from a $\pm 15-\mathrm{V}$ (operational) complemen-tary-bipolar-JFET process that builds $400-\mathrm{MHz} \mathrm{f}_{\mathrm{t}} \mathrm{npn}$ transistors and $200-\mathrm{MHz}_{\mathrm{t}} \mathrm{pnps}$. The Analog De-
vices chip is built on a $2-\mu \mathrm{m}$ biCMOS process featuring $2-\mathrm{GHz} \mathrm{f}_{\mathrm{t}}$ npn transistors, n-well CMOS, and laser-trimmable resistors.
According to both companies, minimizing the hold-step (pedestal) error becomes the toughest job in getting such a mix of speed and accuracy. This is the offset error, introduced at the output, which is caused by charge injection when switching from acquisition to hold.
National's design takes advantage of the speed of open-loop SHAs while sampling, but cancels charge injection by duplicating it and feed-
ing it through a second amplifier when switching to hold (Fig. 2a). The circuit consists of two separate transconductance amplifiers, $\mathrm{g}_{\mathrm{m} 1}$ and $\mathrm{g}_{\mathrm{m} 2}$, which are alternately connected and disconnected from the common, gain, and output-buffer stages. A current-steering multiplexing scheme $\left(\mathrm{S}_{1}\right)$ within the common amplifier's feedback loop drives the Hold capacitor.

During sampling, $\mathrm{g}_{\mathrm{m} 1}$ connects the input signal to the common gain stages, charging the $10-\mathrm{pF}$ on-chip Hold capacitor. It is connected to ground through $\mathrm{S}_{3}$, which is closed

3. TW0 DELTA-SIGMA MODULATORS oversample $1-\mathrm{MHz}_{z}$ signals to 12 -bit accuracy (a) and 500 kHz signals to 14 -bit accuracy
(b). The former oversamples just 24 times but achieves 12 -bit performance with a third-order architecture employing 1 - and 3 -bit quantizers. The latter oversamples 64 times, keeping its fourth-order design stable by inserting clippers within the third and fourth integrator loops.

## THE NO COMPROMISE 22V10

Programmable logic always has been a give-and-take affair. If you wanted speed, the price was power - lots of it. And, if you tried to cut power, you lost the speed. It seems you could have either one or the other-but not both. NOW YOU CAN HAVE THE BEST OF BOTH WORLDS.


Announcing the AT22V10-15 - the no compromise 22 V 10 .

Talk about fast. A blazing 15 nanoseconds. That's fast enough for those advanced 32 -bit systems you're designing today for tomorrow's machines.

And it's cool. When you plug in the AT22V10 you won't even think it's on. It typically draws a stingy 55 milliamps
in standby and never asks for more than 90 milliamps.

So, if you're tired of having to compromise. Don't. Call Atmel, the home of the no compromise 22 V 10 . If you're not sure yet that we make the best CMOS 22V10 in the whole world drop us a note on your company's letterhead, and we'll send you one. Or in the U.S. call us at 1-800-292-8635.

4. SAMPLING AND QUANTIZATION at $2 \mathrm{GH}_{z}$ is achieved by interleaving, in time, the digital output of four of these circuits, each sampling at 500 MHz . The charge (or the voltage) on the Hold capacitor leaks off at a known rate through resistor R, eliminating the need for the buffer amplifier (which is built on a bipolar process) to have a high input impedance.
( $\mathrm{S}_{2}$ is also closed). The hold command quickly opens $S_{2}$ and $S_{3}$ (in about 1 ns ) and switches the common amplifier to the output of $\mathrm{g}_{\mathrm{m} 2}$. Each input of $\mathrm{g}_{\mathrm{m} 2}$ is the gate of a JFET follower. Opening $\mathrm{S}_{2}$ connects the $10-\mathrm{pF}$ dummy capacitor to $\mathrm{g}_{\mathrm{m} 2}$, duplicating the charge injected into the Hold capacitor during sampling. With virtually equal charge injected into each capacitor, approximately equal error voltages are developed on the plus and the minus inputs of $\mathrm{g}_{\mathrm{m} 2}$. Its com-mon-mode rejection then cancels the error.
The Analog Devices sampler not only corrects for charge injection, but amplifier gain and offset as well (Fig. 2b). Its output while sampling isn't an accurate representation of the input. However, when in the Hold state, the internal feedback loop is configured to produce an output identical to the input at the instant of sampling.

When sampling switches $S_{1}, S_{3}$, and $S_{5}$ are closed, $\mathrm{S}_{2}$ and $\mathrm{S}_{4}$ are open. In addition, n-MOS switch MSW $_{1}$ is on, closing the feedback loop around the transconductance stage $\mathrm{g}_{\mathrm{m} 1}$. Switch $\mathrm{MSW}_{2}$ is also on, grounding the minus input of $\mathrm{g}_{\mathrm{m} 1}$. The transconductance amplifier forces the voltage at the bottom of the two capaci-
tors, $\mathrm{CH}_{1}$ and $\mathrm{CH}_{2}$, to ground potential. The input signal, as well as the offset voltage of $\mathrm{g}_{\mathrm{ml}}$ and the input buffer, are sampled (acquired) on hold capacitor $\mathrm{CH}_{1}$. Charging the hold capacitor with the offset voltages autozeros the circuit.

When in Hold, $S_{1}, S_{3}$, and $S_{5}$ are open, $\mathrm{S}_{2}$ and $\mathrm{S}_{4}$ are closed. $\mathrm{S}_{1}, \mathrm{~S}_{2}$, and $\mathrm{S}_{3}$ form a " T " network that reduces signal feedthrough in Hold. Switch MSW $_{1}$ is off. The feedback path around $\mathrm{g}_{\mathrm{m} 1}$ now includes both capacitors and both buffers. As MSW turns off, error charge is injected onto $\mathrm{CH}_{1} . \mathrm{MSW}_{2}$ is turned off at the same time, introducing an equal error on $\mathrm{C}_{Q}$. Switches $\mathrm{MSW}_{1}$ and $\mathrm{MSW}_{2}$ and capacitors $\mathrm{CH}_{1}$ and $\mathrm{C}_{Q}$ are matched, providing a first-order cancellation of charge injection.
In addition, at the start of sample acquisition, $\mathrm{MSW}_{3}$ and $\mathrm{MSW}_{4}$ are turned on for about 50 ns to provide the large, initial charging current for $\mathrm{CH}_{1}$ and $\mathrm{CH}_{2}$, rather than requiring it from the output $\mathrm{g}_{\mathrm{m} 1}$. The technique reduces their charging time and minimizes the transient voltage swing at the amplifier's output. Overall, acquisition time is shortened by $30 \%$. During the remaining portion of the acquisition time, the n-MOS switches are open, making it possible for the
amplifier to settle to the voltage on the hold capacitor.
Just as sampling doesn't necessarily imply quantization, an oversampling circuit doesn't necessarily imply a delta-sigma design or a complete converter. Though all ten oversampling circuits described at this year's ISSCC employ a delta-sigma architecture, only seven describe complete converters. The other three are simply delta-sigma modulators without digital filters. In fact, all three had to be connected to digital filters for even basic testing.

## Seven Converters

Of the seven complete converters, one is a dual, two-chip ADC; two are DACs; and three contain an ADC and a DAC. Delta-sigma devices containing both converter types are being dubbed codecs because of their major application (at present). However, they lend themselves to a wide variety of "analog signal processing" applications with a digital signal processor between them. A power monitor IC represents the seventh paper of the group, covering complete del-ta-sigma converters.

Two of the three delta-sigma modulators raise effective delta-sigma sampling rates for a given accuracy
far beyond any device previously reported. When combined with filters, they can challenge the ubiquitous successive-approximation ADC , and even the advancing multipass devices, at sampling rates an order of magnitude greater than many thought possible. The third modulator improves significantly on the basic design at today's sampling rates. All are built on CMOS processes.
The fastest of the modulators was developed by a team from Stanford University, Calif. It achieves a resolution of 12 bits and an effective conversion rate of 2.1 MHz . The sampling clock runs at 50 MHz , representing an oversampling ratio of 24 , significantly less than today's typical ratios, which range between 64 and 512. The major goal of the project was to come up with an architecture that would provide 12 -bit performance at conversion rates beyond 1 MHz while avoiding stringent com-ponent-matching requirements and clock rates in the microwave region.
Low oversampling ratios significantly reduce the effectiveness of increasing the order of the modulator's noise-shaping. Alternatively, multibit quantization (where a multibit flash ADC replaces the more common 1-bit comparator) can reduce baseband quantization noise. However, the technique can impose stringent linearity requirements on the quantizer's DAC.
The Stanford team chose the multibit quantizer approach but reduced its dependency on DAC linearity by locating the quantizer in the final stage of a third-order cascaded modulator (Fig. 3a). The effects of multibit DAC nonlinearity are attenuated by second-order noise shaping. The more critical first-stage quantizer has only two analog output levels, so it's inherently linear.
The architecture is similar to a cascade of two stages with 1-bit quantization. The second integrator's output in the first stage is quantized by the second stage. The digital outputs of the two stages, $\mathrm{y}_{1}$ and $\mathrm{y}_{2}$, are combined with simple digital circuits to cancel the quantization noise of the first stage. Ideally, only the quantization noise of the second stage,
shaped by a third-order difference, remains in the Y -output. Because the quantization noise from the second stage originates from a multibit quantizer, the overall modulator benefits from reduced quantization noise. The reduced noise is the same as that offered by a single-stage multibit quantizer, but without a sensitivity to DAC linearity. For example, to achieve a 12 -bit dynamic range with this architecture, oversampling just 16 times requires a DAC linearity of only 6 bits. A single-stage, multibit modulator demands a 10 -bit linear DAC.
The second speedy modulator is from Mietec Alcatel, Brussels, Belgium, and the Catholic University of Leuven, Belgium. The authors describe a delta-sigma modulator with 14-bit resolution and a linearity of 93 dB ( 15 bits), while handling a $500-$ kHz signal. The modulator uses an oversampling ratio of 64 (a $32-\mathrm{MHz}$ sampling clock). The designers beat the speed-accuracy trade-off by increasing the order of the modulator to four. But increasing modulator order introduces stability problems. For some initial conditions, the loop is stable for the signals within the feedback loop, while for other conditions it oscillates.
The Alcatel designers decided on a fourth-order (four integrators) cir-
cuit. Analysis and simulation indicated that adding a clipping circuit at the output of the third and the fourth integrator would stabilize the loop, which it did (Fig. 3b). But it requires plus and minus clipping levels less than 3.125 times the 1 V reference, or less than $\pm 3.125 \mathrm{~V}$. Because the integrator outputs are clipped by the supply voltage, $\pm 2.5 \mathrm{~V}$, the condition is met and the loop is stable. These clippers only act just after initial power-up, or after an input overvoltage, but not during typical modulator operation.

## 4-GHz SAMPLING

When the frequency of data to be quantized gets higher, having a sampling amplifier ahead of it becomes ssential. But that SHA becomes harder to build. Few designers will deny that when pushing speed and/ or accuracy in data acquisition, the SHA is always the weak link. As a result, designers at Hewlett-Packard Co., Colorado Springs, Colo., decided a new sampling technique was needed to build a $2-\mathrm{GHz}, 8$-bit dataacquisition system-essentially a multichip ADC. Two of the ADCs running in tandem (sampling rate $=$ 4 GHz ) digitize a $1-\mathrm{GHz}$ sine wave to an accuracy of 5.9 effective bits.

The "system" contains four major blocks: the new sampler, low-pass fil-

5. BY STEERING CURRENT to transconductance amplifiers composed of differential transistor pairs in this circuit developed by Analog Devices, the control voltage $-V_{b 1}$ minus $\mathrm{V}_{\mathrm{b} 2}=$ turns the DAC-like ladder network into a variable attenuator with 40 dB of gain control from de to 50 MHz .

## The only16-bit,500 kSPS SADC with guaranteed dynamic performance.

## Forthe competition, that's not apretty picture.

If you're working in spectral imaging applications, our new AD1382 presents a very pretty picture indeed. Because it's the first 16 -bit, 500 kSPS singlepackage sampling A/D converter to offer guaranteed ac performance.


The use of the AD1382 is soaring in radar applications, thanks to its higher level of integration and guaranteed dynamic performance.


With its wide dynamic range and low noise, the AD1382 has a great image with people working in magnetic resonance imaging applications.

The AD1382 delivers guaranteed $100 \%$ production tested SNR,THD and peak distortion performance at three input frequencies and over two input ranges - testing that gives you the confidence to design for the best possible noise performance in your system.

You can also feel confident about the costeffectiveness of the AD1382. It offers a higher level of integration with on-board track/hold and reference.

And since it's a single package, it's easier to design in and uses less

AD1382


A 16-bit 500 kSPS SADC, the AD1382 provides excellent dynamic and static performance in a dual inline ceramic package.

Guaranteed (@25 ${ }^{\circ} \mathrm{C}, \pm \mathbf{5}$ V input range):

## SNR

- 5 kHz 90 dB min - 100 kHz 90 dB min - 200 kHz 88 dB min THD \& Peak Distortion - $5 \mathbf{k H z}-90 \mathrm{~dB}$ min - $100 \mathrm{kHz}-88 \mathrm{~dB}$ min - $200 \mathrm{kHz}-82 \mathrm{~dB}$ min

DC specifications include: $\mathbf{0 . 0 0 1 5} \%$ FSR INL, $\mathbf{0 . 0 0 0 6} \%$ FSR DNL and NMC guaranteed to 16-bits

## Other features include:

Zero offset autocalibration
$\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ Bipolar input range
An evaluation board for the AD1382 is available.
board space than more expensive modular or multipackage solutions.
For a better picture of what the AD1382 can do for you, contact Analog Devices at 1-800-262-5643. Or write to Analog Devices, P.O. Box 9106, Norwood, MA 02062-9106.

6. COMBINING DELTA-SIGMA ADCS with a digital signal processor results in a power-monitor IC that takes voltage and current inputs from three-phase ac power sources and puts out digital and analog PWM signals. The signals carry computed frequency and power information based on the inputs.
ters, flash ADCs, and fast-in, slowout (FISO) memories. The sampler, a bipolar chip, consists of four circuits using the new technique, each capable of analog sampling at 500 MHz . The samplings are interleaved in time resulting in an effective sampling rate of 2 GHz . Each of the sampler's four outputs drive a thick-film low-pass filter. They in turn feed a pair of dual, 7-bit (8-bit linear) bipo-lar-IC, flash ADCs. The outputs of the four ADCs are stored in four 4 k -by-16-bit CMOS FISOs.

The ADC needs a new sampling circuit because holding a charge on a tiny capacitor, even for a few nanoseconds while reading it accurately, demands a very-high impedance buffer. This isn't easily achieved from a bipolar process. Each of the four sampling circuits consists of two amplifiers separated by the sampling switch, the Hold capacitor, and a resistor R (Fig. 4). When the switch closes, the input amplifier charges the Hold capacitor. However, its charge can leak off at a rate con-
trolled by the parallel resistor. Therefore, the buffer amplifier doesn't need a high input resistance.

The response of the high-order LC filter, driven by the buffer, dominates the response of the post-sampling circuits. The system timing clock strobes the ADC just as the filter output reaches its peak-the point at which the waveform's slew rate is a minimum-resulting in maximum converter accuracy. However, the filter's peak output voltage must settle to zero in one sample period to eliminate interference with the next sample.

## Gilbert And Gilbert

"Who needs analog multipliers?" can still be heard among designers. To respond to those doubters, they make good analog modulators and demodulators. A paper from Ruhr University, Bochum, Germany, and Telefunken Electronic, Heilbronn, Germany, describes an analog multiplier with a frequency response from dc to 6 GHz through both input ports
to the output. That gives this sili-con-not GaAs-chip the ability to demodulate 8-Gbit/s differential phase-shift-keyed (DPSK) data in a coherent optical-fiber data link, its targeted application.

The basic (approximately 25-yearold) Gilbert-cell four-quadrant multiplier circuit was modified to achieve exact symmetry with respect to both inputs. Otherwise, multiplication errors can occur at the high frequencies involved. The circuit uses two multiplier cores (rather than one). Both inputs of each core are fed by the two input signals. The two outputs are summed to supply the demodulated output.

Barrie Gilbert himself, of Analog Devices' Northwest Labs, Beaverton, Ore., has taken a new tack to control gain. His paper describes an IC containing a pair of fixed-gain amplifiers each preceded by a passive resistor-ladder network. An external differential control voltage $\left(\mathrm{V}_{\mathrm{b} 1}-\right.$ $\mathrm{V}_{\mathrm{b} 2}$ ) interpolates the network continuously, creating up to 40 dB of con-
tinuous attenuation between input and output at a scale factor of $32 \mathrm{~dB} /$ V (Fig. 5). The circuit shows a flat response from dc to its $3-\mathrm{dB}$ frequency ( 50 MHz ) for a $1-\mathrm{V}$ rms input.

Increasing the gain-control voltage sequentially steers the current source $I_{e}$ through the eight transistors to which it's connected and into the differential transconductance stages connected to the resistor ladder. The effect is analogous to a DAC-type ladder network, in which the "switches" have a continuously variable on-resistance. Instead of stepped changes in gain, the gain is varied smoothly from one tap to another. The technique lends itself to many remote and automatic gaincontrol applications, particularly for fast or wideband signals.

## Systems 0n A Chip

The buck regulator comes from a joint power-IC design team from International Rectifier, El Segundo, Calif., and National Semiconductor. Built on a $5-\mu \mathrm{m}$, bipolar-CMOSDMOS process, its basic specifications represent several firsts. The regulator's 10 -A current rating is twice that of available devices and its ability to run with 60 V across the switch is one and a half times the voltage rating of $5-\mathrm{A}$ regulator chips. The $80-\mathrm{V}$ (maximum) power switch is a DMOS FET rather than a bipolar transistor, giving it switching speeds to 1 MHz , ten times that of present 5 -A regulator chips. Other MOSFET switching regulators top out at a few hundred milliamperes, albeit with off-line voltage ratings. This chip runs off voltages that can be as low as 9 V .

Users program the IC for operation in voltage or current mode by pin-strapping. The voltage mode is faster, yielding $100-\mathrm{ns}$ minimum controlled on-times, bringing minimum duty cycles as low as $10 \%$ while switching at 1 MHz . In the current mode, the minimum on time rises to 200 ns , and thus duty cycle at 1 MHz is $20 \%$. However, current-mode operation permits paralleling of regulators and removes one pole from the loop, simplifying stabilization. In a typical buck regulator circuit, gener-
ating 5 V at 3 A from 15 V , efficiencies run $92 \%, 82 \%$, and $73 \%$ at 200 $\mathrm{kHz}, 500 \mathrm{kHz}$, and 1 MHz , respectively. A circuit converting 60 V to 5 V at 10 A , and switching at 300 kHz , achieves an efficiency of $77 \%$.

Floating driver-latch circuits turn the $120 \mathrm{~m} \Omega$ switch on and off in under 30 ns . Small current pulses, generated by logic and level shifted by single-cell DMOSFETs, control the driver latches. The power switch is a sense or mirror FET. The current from seven of its cells is compared to a reference and the switch is turned off if its current exceeds 12 A . If the $200-\mathrm{ns}$ response time of the pulse-bypulse current-limit circuit isn't fast enough, a runaway-detection block drops the chip's oscillator to 33 kHz . The IC also incorporates ramp compensation, a function just appearing on regulator and controller ICs. It ensures loop stability while operating in current mode with duty cycles greater than $50 \%$. An internal voltage regulator generates the supply rail for the chip's low-voltage circuits, including those that handle thermal shutdown and undervoltage lockout.

A team from General Electric's Corporate R and D Center, Schenectady, N.Y., and the Yokogawa Electric Corp., Tokyo, Japan, describe a mixed analog-digital CMOS ASIC aimed at monitoring (measuring) three-phase ac power. It takes the analog signals from three voltage and three current transformers and supplies two bit-serial digital and two pulse-width-modulated (PWM) analog outputs. The output data represents rms voltages and currents; active, reactive, and apparent power; and power factor, phase-angle, and frequency, all calculated from the analog inputs by an on-chip DSP (Fig. 6). The PWM outputs drive analog meters, the digital outputs are fed to a host computer.

Each of the six $150-\mathrm{mV} \mathrm{rms}, 40$-to-$70-\mathrm{Hz}$ input signals feeds a first-order delta-sigma modulator. These fully differential switched-capacitor circuits oversample the inputs at 2.5 $\mathrm{MHz}(1 / 4$ the master-clock frequency) and apply their output bitstreams to digital low-pass and $\sin ^{2}$,
finite-impulse-response (FIR) decimation filters. The filter outputs feed a special-purpose digital signal processor that calculates the output data. Other analog circuitry generates an analog ground at 2.5 V (half the supply voltage) and the $1.25-\mathrm{V}$ reference for the modulators. Because they operate on the difference between the single-ended input signal and analog ground, the stability and precise value of analog ground are not critical. Gain error caused by the limited accuracy of the reference is corrected for in the digital signal processor. The PWM data is unaffected by power-supply drift because the modulator gain changes proportionally in a compensatory direction.

The output of the delta-sigma decimation filters is sent to a multiplyaccumulate (MAC) processor that executes calibration, cross-product, and low-pass filtering algorithms. The MAC performs the multiply-accumulate required by the "system's" signal-processing algorithms. It gets help from a (digital) zero-crossing detector circuit, a triangular coefficient generator for the $\operatorname{sinc}^{2}$ LPF coefficients, and a static RAM for intermediate variable storage. Using its bit-serial multiplier, the MAC performs a complete program for each set of sampled data from the ADCs. It performs a 16 -bit-by-32-bit multiply each $3.2-\mu \mathrm{s}$ instruction cycle. The MAC outputs are decimated to 5 Hz and passed to the Cordic processor for LPF gain normalization and computation of the output functions.

The chip is fabricated on a $5-\mathrm{V}, 1.5-$ $\mu \mathrm{m}$ double-polysilicon CMOS process. Metering accuracy for both power and frequency is better than $0.04 \%$ of the $150-\mathrm{mV}$ full-scale rated input voltage. The delta-sigma ADCs show a signal-to-(noise + distortion) ratio of 77 dB , or better than 12 bits. The device uses about 160 mW from a 5 -V rail.

| How Valuable? | Circle |
| :--- | ---: |
| Highly | 548 |
| Moderately | 549 |
| Slightly | 550 |

## Triple Port DRAMs

## I



## COMMUNICATIONS

The complex nature of signal-processing algorithms for communications applications has triggered the emergence of more and more devices that resemble digital signal processors. At this year's ISSCC, new communication-system building blocks that bring improvements in speed, precision, sensitivity, and circuit-integration levels illustrate this trend. These improvements promise smaller, less-costly, and more user-friendly products for all aspects of communications technology, including data transmission, imaging, and radio.

Previous single-chip receivers for paging applications were restricted to operation below 200 MHz . Operation at higher frequencies required using external channel-filtering components. However, researchers at Philips Radio Communica-

 identical IF channels, $90^{\circ}$ apart tin phase, to minimize die size. The technique is called "Zero IF." tions Systems Ltd., Cambridge, Great Britain, developed a single-chip radio receiver for VHF and UHF widearea paging transmissions up to 500 MHz with frequen-cy-shift keying (FSK) data rates up to 1200 baud.

The 4.6-by-3.8mm bipolar IC integrates low-pass filters to give immunity to both $70-\mathrm{dB}$
adjacent-channel crosstalk and $60-\mathrm{dB}$ intermodulation. Drawing 2.7 mA at 2 V , the device has a -126 dBm sensitivity. Off-chip passive components are only required for local-oscillator (LO) frequency determination and RF filtering.
The receiver employs a design technique called "Zero IF." It's a singlestage superheterodyne circuit with a nominal intermediate frequency (IF) of zero. The architecture makes possible channel filtering with integrated, minimum-power low-pass filters (Fig. 1). To separate the sidebands above and below the carrier, two identical IF channels (I and Q) carry signals mixed down in phase-quadrature from the radio frequency. That is, there's $90^{\circ}$ of phase-shift between the signals carried by the two IF channels.

Frequency mixers are critical building blocks for communications systems operating at microwave frequencies in the gigahertz range. Although a conventional passive mixer implemented with Schottky diodes and baluns is a simple solution, it has high conversion losses and requires a high LO drive. Moreover, isolation between ports is poor.

To overcome these limitations, Hughes Aircraft Co. engineers at the Advanced Circuit Technology Center, Manhattan Beach, Calif., and Research Laboratories, Malibu, Calif., designed an active mixer IC based on a new bipolar technology. Operating at frequencies up to 16 GHz , the device uses heterojunction bipolar transistors (HBTs) fabricated with AlInAs/GaInAs (aluminum-indium-arsenide/gallium-indium-arsenide). Compared with HBTs made with other compound semiconductors, the new material reportedly reduces base and collector transmit times to get higher power-gain cutoff frequencies. The chip uses a Gil-bert-cell multiplier, an LO driver, and an intermediate-frequency (IF)

2. THE DSP SECTION of NEC's 16 -bit oversampling codec
is located in the lower right-hand quandrant of the chip. Analog circuits are positioned vertically along the right edge to minimize interference from the digital section and powersupply rails.
output buffer. The $0.188-\mathrm{by}-1.135-$ mm chip operates on $+10-\mathrm{V}$ and -5.2 V power supplies and dissipates 1 W .
The frequency synthesizer is a key element in high-quality radio systems with high channel density for urban networks and satellite-mobile communications systems. Two conference papers disclose improved techniques for implementing this function. Researchers at the NTT LSI Laboratories, Kanagawa, Japan, developed a $15-\mathrm{GHz}$ two-modulus prescaler chip for phase-locked frequency synthesizers. This paper compares the performance of a conventional design using three-logiclevel NAND gates with the improved design, which uses two-input NOR gates. Both test circuits are based on AlGaAs/GaAs HBTs.

When operating at lower frequencies, a direct digital synthesizer (DDS) has finer resolution and is faster than conventional indirect phase-locked-loop (PLL) designs. However, wide bandwidth and high spectral purity have been difficult to achieve in DDSs. The University of California at Los Angeles reports an architectural breakthrough for implementing a $5-\mathrm{V}, 150-\mathrm{MHz}$ DDS chip. The DDS has a $-90.3-\mathrm{dBc}$ worstcase digital spurious output over the
ference papers introduce new digital modulation techniques that challenge analog approaches. Notable among these is a presentation by UCLA describing a $200-\mathrm{MHz}$ all-digital modulator intended for digital-radio applications.
The $1.2-\mu \mathrm{m}$ CMOS chip operates as the front-end signal-processing element in a high-speed quadrature modulator. The device accepts a pair of 8 -bit in-phase and quadrature data streams and generates a band-limited IF digital output. Incorporating 40-tap FIR square-root Nyquist filters, the chip clocks at 200 MHz and can accommodate symbol rates up to 50 Mbaud while dissipating just 800 mW . The paper focuses on circuit design techniques that reduced the chip's transistor count by $28 \%$.
Emerging digital modulation and demodulation techniques will soon be deployed in sophisticated radio systems for European cellular-telephone service. A key element in these radios will be devices that perform baseband coding and decoding. AT\&T Bell Laboratories, Murray Hill, N.J., describes a baseband codec for the pan-European digital cel-lular-telephone system.
Fabricated with a $0.9-\mu \mathrm{m}$ two-level poly, two-level metal CMOS process, the $21-\mathrm{mm}^{2}$ chip is a mixed-signal

# INCREASE YOUR oem sales at 

## SYSCOMP <br> THE OEM SYSTEMS COMPONENTS

 CONFERENCE \& EXPOSITION

JUNE 19-21, 1991

## Santa Clara Convention Center, Santa Clara, CA

## 8000+ Qualified Attendees

Electronic OEM Engineers, Engineering Managers \& Technology Managers
(Running concurrently with the Supercomputing Show)


## The fast way to run RISC.



## NEC cache SRAMs maximize RISC processor speed.

You've chosen a RISC processor to drive your speed-intensive system. Now you're looking for memories fast enough to match that highperformance engine.

NEC offers three cache SRAMs for high-speed applications. Two devices are tailored for $25 / 33 \mathrm{MHz}$ MIPS R3000 processors; the third is for any RISC application.

All feature an access time of 15 or 20 ns , and all have address latches on-chip to drastically reduce component count in cache memory subsystems. Samples of our 12 ns cache SRAM for 40 MHz

MIPS R3000 processors will be available soon.

If you're running RISC, run it full throttle. With the new cache SRAMs from NEC. For more information, contact NEC today.

| Part Number | Organization | Access time | Package |
| ---: | :---: | :---: | :---: |
| $\mu$ PD46741 | $8 \mathrm{~K} \times 20 \times 2$ | $15 / 20 \mathrm{~ns}$ | 68-pin PLCC |
| 46710 | $16 \mathrm{~K} \times 10 \times 2$ | $15 / 20 \mathrm{~ns}$ | 52-pin PLCC |
| 46730 | $16 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 18 \times 2$ | $15 / 20 \mathrm{~ns}$ | 52-pin PLCC |

subsystem. The analog portion has 8bit, 9 -bit, and 10 -bit digital-to-analog converters (DACs), 10 -bit sigma-delta analog-to-digital converters (ADCs), and programmable-gain amplifiers. The digital section includes decimators, equalizers, and dc off-set-correction logic, and it supplies control and timing functions.
The chip's receive and transmit sections each have two signal paths, one for the in-phase signal and the other for the quadrature-phase signal. AT\&T's paper also covers the built-in scan path and test modes for testing the digital portions of the chip. To conserve power, each section of the device can be powereddown independently. The codec operates from a 13 MHz clock and has a 250 mW peak power dissipation when all sections are running.

## The Power Of DSP

A presentation by NEC Corp., Kawasaki, Japan, illustrates the rising trend toward applying DSP circuits on codec chips to execute intensive arithmetic operations. Optimized for telecommunications and audio applications, NEC's $1.2-\mu \mathrm{m}$ CMOS codec combines DACs and ADCs with DSP circuits that perform precision decimation and interpolation filtering (Fig. 2). The chip also includes I/O RAM, data RAM, and instruction ROM. The accuracy for analog-todigital and digital-to-analog interfaces are 16 bits and 18 bits, respectively, at a $25-\mathrm{kHz}$ signal bandwidth. To obtain this level of accuracy, sec-ond-order, noise-shaping converters with a 256 oversampling ratio and DSP filtering are used. Measuring 6.27 by 7.02 mm , the $5-\mathrm{V}$ codec dissipates 200 mW .
Applying DSP techniques to magnetic storage-media technology is illustrated in a joint paper by IBM Corp.'s Research Div., San Jose, Calif., and the National Chiao Tung Univ., Hsinchu, Taiwan. The paper describes a $30-\mathrm{MHz}$ trellis codec chip

3. THE TRANSMISSION LINE in Toshiba's MUX/ DEMUX chip set consists of a high-speed signal line placed over a laddershaped grounded first metal. To reduce power-line noise and crosstalk, the decoupling capacitor, which has a metalinsulatormetal structure, is laid down at both ends of the transmission line.
designed to improve the reliability of partial-response, maximum-likelihood recording channels. Sized at 4.2 by 5.2 mm , the $1.2-\mu \mathrm{m}$ CMOS chip has a 12 -Mbit/s data rate and dissipates 0.55 mW .

DSP techniques are also appearing in devices for networking technology, which is a major driving force behind the development of complex communications chips. For example, many applications can still exploit the large installed base of twisted-pair data-transmission lines for implementing the integrated services digital network (ISDN). A presentation by Level One Communications Inc., Folsom, Calif., describes a
multiplier, registers, and control logic. These circuits are interconnected in an 8 -step pipelined architecture. The presentation shows how the processor performs such functions as decimation, interpolation, pulse-code modulation (PCM) filtering, and PCM encoding and decoding. Other on-chip functions include ring trip and adaptive line balance. Communication with a standard microprocessor is performed through a serial interface. Fabricated with a $1-\mu \mathrm{m}$ CMOS process, the $35-\mathrm{mm}^{2}$ chip typically dissipates 250 mW while running at 16.384 MHz .

Another critical ISDN requirement is a U-interface line-driver circuit that can drive low-impedance loads with low distortion. A joint paper by SGS-Thomson Microelectronic, Agrate Brianza, Italy, and the Univ. of Pavia, Italy, describes an amplifier/buffer that delivers 6 V pk-pk into a $100-\Omega$ impedance with $78-\mathrm{dB}$ linearity at 40 kHz . Key to this performance is creating an inband pole-zero doublet by applying positive feedback around the input stage to multiply the input transconductance. The circuit is fabricated with a $1.5-\mu \mathrm{m}$ process to reduce the area occupied by output devices to $25 \%$ of the $1200-\mathrm{mil}^{2}$ die area. The 5 -V chip's power
mixed-signal transceiver chip for full-duplex data transmission over 4wire twisted-pair telephone lines. Using alternate-mark-inversion (AMI) line coding, the transceiver has 14 user-selectable bit rates that range from 2.4 to $72 \mathrm{kbits} / \mathrm{s}$. The paper covers design details of the line driver, which differentially drives a 2.74-V peak pulse onto a $270-\Omega$ load.

DSP techniques in a silicon solution for data transmission over ana$\log$ subscriber lines is featured in a paper from Ericsson Telecom AB, Stockholm, Sweden. The all-digital processor integrates all of the circuitry required to serve eight communications channels, including memory, accumulators, an ALU, a
consumption is just 20 mW .

New devices are also surfacing for the future broadband ISDN (BISDN). This network will use asyn-chronous-transfer-mode (ATM) transmission to interconnect various terminals, such as telephones, telefaxes, pay TVs, and workstations. Transmitted data will be formatted as 53 -byte packets or cells. A key element for the B-ISDN is the ATM switch that directs data traffic between the various networked terminals. High-efficiency operation requires the switch to include FIFO buffers that are shared by all of the switch output ports and allotted to one specific port as demanded.

Researchers at Toshiba Corp., Ka-
wasaki, Japan, describe the development of an 8-input, 8-output ATM switch containing a 128 -kbit shared buffer memory. The design is based on a $0.8-\mu \mathrm{m}$ biCMOS, double-layer metal technology to reach a 400 Mbit/s throughput while operating at 100 MHz . This data rate exceeds the minimum requirement of $B$ ISDN, which at a $155.52-\mathrm{Mbit} / \mathrm{s}$ line bit rate demands a minimum memory throughput of 1.2 Gbits/s. Powered from a $5.2-\mathrm{V}$ supply, the 14.5 -by- $14.25-\mathrm{mm}$ die contains over 1 million transistors.

Switching between larger arrays of networked terminals requires larger ATM switches, which are vulnerable to contention problems. This condition occurs when two or more data cells are destined for the same output at the same time slot. In such cases, the ATM switch needs the support of a time-slot control processor. NEC Corp. has come up with a solution for a 32-by-32-port ATM switch. Based on an improved content-ad-dressable-memory architecture, the scheduling content-addressable memory (SCAM) adds interleaved sense-and-update and quick statusshift operations to a conventional CAM circuit. NEC's paper describes how the pipelined design improves switch throughput by a factor of 5.6 .

Two papers offer solutions to problems associated with the synchronous optical network (SONET). Available multibit (4 bits or more) multiplexer and demultiplexer chip sets with clock frequencies reaching

5 GHz are adequate for first-generation SONET applications. But nextgeneration STS-192 optical-fiber communication systems will need 8bit multiplexers and demultiplexers that operate with $10-\mathrm{GHz}$ clocks. For STS-192 applications, a report from Toshiba describes an 8-bit two-chip set made with a $0.5-\mu \mathrm{m}$, tungsten-ni-tride-gate GaAs MESFET process.

Both devices have a tree-type architecture and use a dynamic divider instead of the conventional shift register and static divider. Of particular interest is the novel $50-\Omega$ on-chip transmission line design, which has a decoupling capacitor for impedance matching to external devices and for crosstalk and power-line noise suppression (Fig. 3).

Because high-speed digital signals can be distorted by circuit impedances, a digital waveform must be regenerated to ensure data integrity. This is usually done by using a nonlinear function with a bandpass filter to extract the clock from the input data stream, and then using the clock to trigger a decision circuit that restores the original shape and timing of the waveform. But at the $622.08-\mathrm{Mbit} / \mathrm{s}$ data rate of SONET OC-12, the effects of variations in temperature, supply voltage, fabrication processes, and aging are magnified in conventional clock-extraction and data-retiming circuits.

Test results on a developmental circuit by Hewlett-Packard Co., Palo Alto, Calif., show a potential for overcoming these limitations. The

4. THE ALL-DIGITAL PLL CHIP from Fujitsu reeeives 8 -bit image data sampled every 70 ns and synchronizes it to the television horizontal sync signal.
Conventional designs use less-stable analog circuits for the phase detector, loop filter, and voltage-controlled oscillator.
circuit integrates the clock-recovery, data-regeneration, and clock-to-data alignment functions on one chip.

## Advances In Imaging

Conference papers on developments in video-signal processing describe various performance improvements. These advances result from design efforts on architecture, logic, and circuit design, rather than through technology innovation. Fresh approaches to video-processor design culminate in higher speed and lower noise, making it possible for smaller and more economical image sensors. For example, Fujitsu Ltd., Kawasaki, Japan, describes a fully digital PLL implemented in a $1.5-\mu \mathrm{m}$ CMOS gate array. Intended for use in television image-processing systems, the device receives 8-bit image data and synchronizes it to the horizontal sync signal (Fig. 4). Key to the design is a digital phase detector and a digital PPL architecture, creating an image quality superior to that of conventional analog PLL designs.

A digital signal processor for a CCD camera is the subject of a paper from Sony Corp., Tokyo, Japan. This development typifies the continued growth of DSP techniques into new application areas. Designed to reduce the size of CCD cameras while upgrading image quality, the $120 \mathrm{k}-$ transistor chip includes 8 multipliers, DRAM, ROM, and two DACs. The device generates NTSC (National Television Standard Committee) or PAL (phase-alternating line) outputs from CCD sensor inputs. Operating at 9.5 MHz and running on a 3.6 -V power supply, power dissipation for the 8.37 -by-8.72-mm CMOS die is 250 mW .

A second NTT presentation addresses a $300-$ MOPS video-signal processor that derives its performance from a macrocell-oriented building-block design. Architecturally resembling a classical DSP chip, the processor uses a $0.8-\mu \mathrm{m}$ biCMOS technology to integrate four pipelined data-processing units and three parallel I/O ports on a 15.2 -by-15.2mm die. Each pipelined data path operates at 25 MHz , and 16 - and 24 -bit fixed-point data formats contribute

# THE WORLD'S LARGEST SELECTION OF ELECTRONIC DESICN TOOLS. IF WE DON'T HAVE IT, WEJLL FIND IT FOR YOU! 

## Product Evaluation Engineers Are At Your Service To Help You Choose Products That Are Right For You



DOS and MAC Products

| PCB LAYOUT |  |  |
| :---: | :---: | :---: |
| Autotrax | Protel | \$1295 |
| Auto PCB-1 | Cadisys | 995 |
| Auto PCB-2 | Cadisys | 1995 |
| EDS-1 | Vamp | 1495 |
| EDS-2 | Vamp | 1895 |
| Easytrax 2 | Protel | 449 |
| HiWIRE II | Wintek | 995 |
| McCAD PCB-1 | Vamp | 395 |
| McCAD PCB-ST | Vamp | 995 |
| MacEasytrax 2 | Protel | 795 |
| PC-Check | AMS | 99 |
| PC-Pro | AMS | 249 |
| Schema Autoplace | Omation | 349 |
| Schema-PCB | Omation | 975 |
| smARTWORK | Wintek | 495 |
| Traxstar | Protel | 1495 |
| ROUTERS |  |  |
| EZ Route | AMS | \$ 499 |
| EZ Route Plus | AMS | 649 |

PCB LAYOUT

ROUTERS
$\begin{array}{lrr}\text { EZ Route } & \text { AMS } & \$ 499 \\ \text { EZ Route Plus } & \text { AMS } & 649\end{array}$

| HiWIRE II AR | Wintek | $\$ 1295$ |  | THERMAL ANALYSIS |  |
| :--- | ---: | ---: | :--- | :--- | :--- | :--- |
| McCAD Tracker | Vamp | 1095 |  | Tatum | $\$ 995$ |
| PC-Route | AMS | 249 | Sauna |  |  |
| Schema-Route | Omation | 749 |  |  |  |
| smARTWORK AR | Wintek | 895 |  | MATH PACKACES |  |


AutoSchema Cadisys \$ 195

## Cell

- AMS 99

Schema III Omation 495
Schematic
DIGITAL \& ANALOG SIMULATION
AutoCAE-1
Design Works
ECA-2
LCA-1
McCAD Classic Spice Susie Simulator 4.0 Susie Simulator 5.0

| THERMAL ANALYSIS |  |  |
| :---: | :---: | :---: |
| Sauna | Tatum | \$ 995 |
| MATH PACKAGES |  |  |
| Advanced Math Apps | Mathsoft | \$ 99 |
| Derive 2 S | Soft Warehouse | 249 |
| Electrical Eng. Apps | Mathsoft | 99 |
| MathCAD 2.0 | Mathsoft | 495 |
| MathCAD 2.5 | Mathsoft | 495 |
| GRAPHICS PROGRAMS |  |  |
| AutoSketch 3.0 | Gen. Software | \$ 249 |
| Autodesk Animator | Autodesk | 395 |
| AutoCAM | Cadisys | 495 |
| DesignCAD 3.13 D | Amer Small | 399 |
| DesignCAD 4.12 D | Amer. Small | 299 |
| DesignSYM Library | Amer. Small | 149 |
| Generic 3D 1.1 | Gen. S / W | 349 |
| Generic CADD 5.0 | Gen. S / W | 395 |
| Generic CADD for MAC | C Gen S/W | 595 |
| Plotview | AMS | 99 |


| Plot-D | Tatum | $\$ 75$ |
| :--- | ---: | ---: |
| Print-D | Tatum | 65 |
| TraxView | Protel | 695 |
| Vutrax II | Tatum | 495 |

## FLOW CHARTING

AllClear For Lotus Clear Software \$299 Clear for C Clear Software 199 Clear for Dbase Clear Software 199 Flowcharting 3 Patton \& Patton 249 MacFlow 3.5 Mainstay

## MANY OTHERS

## @RISK

Active 2.06 Antitoxin 1.3
Easy Plot
LineSim MacSchedule 2.5
Matrixx
Mouse

Palisade \$ 395
$\begin{array}{rr}\text { Tatum } & 745 \\ \text { Mainstay } & 99\end{array}$
Mainstay 99
$\begin{array}{rr}\text { Spiral } & 349 \\ \text { Hyperlynx } & 595\end{array}$
Mainstay 245
Integ. Syst. 595

Call Toll-Free 1-800-743-7074
To Order Or To Receive Our New free catalog Lowest profile $0.5^{\prime \prime}$ ht.,


- Input Voltage 90 to 130 VAC ( $47 / 440 \mathrm{~Hz}$ )
- Single, Dual, Triple Outputs
- 1200 V Rms Isolation
- Low Isolation Capacity Available
- Continuous Short Circuit Protection
- High Efficiency
- Fully Regulated Voltage Outputs
- Operating Temperature $-25^{\circ} \mathrm{C}$. to $+70^{\circ} \mathrm{C}$. with No Heat Sink or Electrical Derating Required
- Expanded Operating Temperature Available $\left(-55^{\circ} \mathrm{C}\right.$. to $+85^{\circ} \mathrm{C}$. ambient)
- Optional Environmental Screening Available

PICO manufactures complete lines of Transformers, Inductors, DC-DC Converters and AC-DC Power Supplies


Electronics, Inc.
453 N. MacQuesten Pkwy. Mt. Vernon, N.Y. 10552

5. T0 MINIMIZE CHIP AREA, the 775stage CCD delay line in MIT's
programmable image processor has a U -shaped configuration. Floating-gate taps along the line nondestructively sense image-pixel intensity and couple the signals to the analog ports of corresponding multiplying DACs.
to the $125-\mathrm{Mbit} / \mathrm{s} \mathrm{I} / \mathrm{O}$ data speed. Using two power supplies-3 V and 5 V -limits power consumption of this sizable chip to 1.0 W per $25-\mathrm{MHz}$ instruction cycle.

Under the sponsorship of DARPA, the Massachusetts Institute of Technology, Lexington, Mass., developed a programmable image processor that can enhance or skeletonize an image, remove signal noise, or extract feature information. Based on CCD technology, the processor performs 1 billion arithmetic operations/s while dissipating under 1 W at 10 MHz . The $27-\mathrm{mm}^{2}$ chip integrates a unique CCD tapped delay line to shift and hold gray-level image data, 49 multipliers, and 49 twenty-stage, 8 -bit parallel CCD digital shift registers (Fig. 5).

MIT's paper discusses device design considerations and test results for a $500-\mathrm{kHz}$ clock rate. The results indicate a transfer efficiency better than $99.999 \%$. The processor also exhibits a dynamic range exceeding 45 dB when programmed to detect line segments with 20 different spatial orientations.

Keeping pace with advances in vid-eo-signal-processing technology, CCD image sensors are being developed with smaller pixel size, lower noise, higher sensitivity, and higher speed. One approach to getting higher sensor performance is reported by

Hitachi Ltd., Tokyo. The paper describes a 410,000 -pixel image sensor with an image area $4.9-\mathrm{mm}$-horizontal by $3.7-\mathrm{mm}$-vertical for a $1 / 3-\mathrm{in}$. lens format. To suppress video-camera background noise, Hitachi proposes using a new feedback fieldplate amplifier design with reduced input capacitance and increased sensitivity. Using on-chip microlenses, the sensor's sensitivity is $41 \mathrm{mV} / \mathrm{lx}$.
NEC describes another approach that uses a capacitance-coupled charge detector with a $94-\mathrm{dB}$ dynamic range. Based on a platinum-silicon Schottky-barrier technology, the infrared CCD sensor measures 7.1 by 5.1 mm , which is suitable for a $1 / 3$-in. lens format.
Finally, in one of the more exotic discussions at this year's conference, Russian scientists will describe a GaAs thin-film traveling-wave amplifier chip. Space-charge waves (SCWs) formed from hot electrons moving in the thin films can be used to amplify or filter microwave signals directly at the receiver input-a handy feature for such applications as phased-array radar in the 50 -to-80GHz range. $\square$

| How Valuable? | Circle |
| :--- | ---: |
| Highly | 551 |
| Moderately | 552 |
| SLightly | 553 |

## KILL THE NOISE WITH <br>  <br> MICRO/Q CAPACITORS

Reduce voltage noise spikes in ICs by as much as a factor of 10 . Without redesign. Without using additional space.
With Micro/ $Q^{\circledR}$ decoupling capacitors from Rogers.
Micro/Q capacitors mount under the IC. Share mounting holes. To improve noise suppression where it's most effective-at the source.

Best of all, Micro/Q capacitors kill the noise without killing a lot of valuable time.

Micro/ $Q^{\circledR}$ is a registered trademark of Rogers Corporation. Another MEKTRON ${ }^{\text {® }}$ Interconnection Product.

For all the facts, including the Micro/Q capacitor track record for noise-reduction in dynamic RAMs, EPROMs, static RAMs and boards that need EMI/RFI fix, call a Rogers' Product Specialist today at (602) 967-0624 (Fax 602-967-9385). And ask for a free sample.
Technology for tomorrow built on TQC today.

## กा $\cap$ ED Rogers Corporation Circuit Components Division 2400 S. Roosevelt Street Tempe, AZ 85282

DISTRIBUTION: Europe, Japan, Taiwan, Singapore, Hong Kong, Korea, Brazil, Australia

## MICRO/Q 1000 STANDARD CAPACITORS

Improve board performance without redesign. Noise problems are solved by retrofitting on existing boards.


CIRCLE 136

## MICRO/Q 2000 CAPACITORS

Capacitance levels from $0.01 \mu \mathrm{~F}$ to $0.3 \mu \mathrm{~F}$ in $\mathrm{Z5V}$ and X7R temperature stable dielectrics. The unique molded construction provides for maximum environmental protection. Suitable for use in both commercial and military applications.


## MICRO/Q 1000 CUSTOM CAPACITORS

Special pinouts are available to address the wide variety of specialty DIPs such as analog devices, op-amps, and the center pinout advanced CMOS devices. Applications include: decoupling, EMI/RFI filtering, and compensation.


CIRCLE 137

## MICRO/Q 3000 CAPACITORS

Reduces noise associated with the use of PGA and PLCC devices. Several part sizes are available to address a variety of package sizes, Micro/Q 3000 is designed to be used with all 16/32-bit MPUs, DSPs, GSPs, FPPs, gate arrays, standard cells, and fully custom ASICs.

SMT VERSION


## 100kHz DATA ACQUISITION PRICED FOR THE OEM

"Our DT2812 data acquisition board for the PC is the most cost effective board of its kind on the market."
-Fred Molinari, President

Complete feature set

- 12-bit A/D, D/A
- 16 single-ended or 8 differential analog inputs
-Two analog outputs
- 16 digital I/O lines
- Counter/Timers

High performance

- DMA data transfer to 100 kHz
- Interrupt-driven acquisition frees PC bus
- User-selectable gain
- Analog input range up to $\pm 10 \mathrm{~V}$
- Pacer clock automates multiple A/D and D/A conversions


## High reliability

- Shielded interconnect
- Excellent DC stability
->70dB common mode rejection


## FREE software

- Device driver and subroutine library

> DT2812 (60kHz) . . . . . . . . . . . . . \$629*

DT2812-A (100kHz) . . . . . . . . . . . . . \$695*
*Discounted U.S. price for qualified OEMs
Call today to become qualified as an OEM.
Fast 5 day delivery

Call for FREE Catalog
(508) 481-3700

In Canada, call (800) 268-0427


Results derived by GLOBAL LAB ${ }^{\text {TM }}$ Data Acquisition

## DATA TRANSLATION

World Headquarters: Data Translation, Inc., 100 Locke Drive, Marlboro, MA 01752-1192 USA, (508) 481-3700, Fax (508) 481-8620, T|x 951646
United Kingdom Headquarters: Data Translation Ltd., The Mulberry Business Park, Wokingham, Berkshire RG11 2QJ, U.K., (734) 793838, Fax (734) 776670, Tlx 94011914
Germany Headquarters: Data Iranslation GmbH, Im Weileren 10,7120 Bietigheim-Bissingen, Germany $7142-54025$, Fax $7142-64042$
International Sales Offices: Australia (2) 699-8300; Belgium (2) 466-8199; Brazil $11240-0598$; Canada (416) 625-1907; China (1) $513-7766 \times 1222$; Denmark 2274511; Finland (0) 3511800; France (1) 69077802;
Greece (1) 361-4300; Hong Kong (5) 448963; India (22) 23-1040; Israel $52-545685$; Italy (2) 82470.1; Japan (3) $502 \cdot-5550$, (3) $5379-1971$; Korea (2) $718 \cdot 9521$; Netherlands ( 70 ) $399-6360$; New Zealand ( 9 ) $415-8362$;
Norway (2) 531250 ; Poland (22) 580701 ; Portugal 1-7934834; Singapore $338 \cdot 1300$; South Africa (12) $803-7680$; Spain (1) $555-8112$; Sweden (8) 76178 20; Switzerland (1) $723 \cdot 1410$; Taiwan (2) 3039836
GLOBAL LAB is a trademark and Data Translation is a registered trademark of Data Translation, Inc. All other trademarks and registered trademarks are the property of their respective holders.

## Characterize digital CONTROL L00PS

## A Software Summing Junction And A Dynamic Signal Analyzer Make Easy Work Of Open-Loop Measurements.

## H0ANG NHU

Hewlett-Packard Co., Lake Stevens Instrument Div., 8600
Soper Hill Rd., Everett, WA 98205-1298; (206) 335-2565.

Adistinct pattern is being forged in the cir-cuit-design process: system circuit blocks traditionally built in analog form are going digital. Many control systems, for example, now have a mixed analogdigital loop that includes digital compensator and/or digital feedback circuitry. Measuring such parameters as gain and phase margin in these mixedsignal loops is a challenge.

At first glance, designers might want to adapt the well-known technique for measuring analog control systems. That method involves stimulating the loop with an external signal via an analog summing junction, then adding a DAC to convert the signal of interest to analog form. A DAC, however, would introduce major errors and also require additional complex circuitry. A better solution would be to use a software summing junction into which a digital stimulus signal is injected. The following example shows how this method can be used to characterize a pulse-width-modulated (PWM) digital control loop in a drafting plotter.

In the standard model of a single-loop control system, the $\mathrm{G}_{\mathrm{c}}$ block represents compensation added to optimize the closed-loop performance and ensure adequate loop stability. To characterize the loop performance, designers must introduce a stimulus signal into the loop and either measure the open-loop (OL) transfer function directly or calculate the OL gain from the measured closedloop (CL) curve. The simplest measurement setup uses a two-channel dynamic signal analyzer (DSA) with source capability (Fig. 1a). The source excites the loop with a

(b)

1. IN THIS STANDARD M0DEL of a feedback closedloop control system, the dashed lines show the connections to the digital signal analyzer (DSA). If $R=0$, open-loop measurements can be made directly (a). If not, a summing junction is needed (b).
sine wave or broadband flatspectrum signal while the DSA operates in the sweptsine or fast-Fourier-transform (FFT) mode, respectively. ${ }^{1}$ The simplest measurement setup uses a 2 channel DSA with sourc capabilities, such as the HP3563A.
By inspection, the loop gain, as a function of frequency, is $B / E=G_{C} G_{P} H$, which is the product of all the blocks around the loop. A direct OL measurement, therefore, can be obtained by stimulating the loop at the input reference node and taking the ratio of the feedback and error signals, $B(\mathrm{j} \omega) / \mathrm{E}(\mathrm{j} \omega)$.
This measurement assumes that reference input $R$ is zero or not connected, allowing the stimulus to be applied at the input summing junction. But this assumption may not be possible in many real-world control systems, such as disk-drive head positioning systems. Disk-drive control loops must be operating during a measurement.
If $R \neq 0$, the designer must create a summing node to inject the excitation signal. The loop model represents this node as a summing junction added to the forward path. For all-analog control loops, the two most common injection schemes are the transformer technique and the op-amp technique. The added summing node can be in either the forward or feedback path, but the designer must exercise great care to ensure that the inserted circuit doesn't alter the control loop's frequency response (see Electronic design, Nov. 22, 1990, p. 80).
With the new summing junction in place, the designer can characterize the open loop directly by measuring Y and Z (Fig. 1b). From the model,

$$
\begin{equation*}
\mathrm{Y}=\mathrm{RG}_{\mathrm{C}}-\mathrm{G}_{\mathrm{C}} \mathrm{HG}_{\mathrm{P}} \mathrm{Z} \tag{1}
\end{equation*}
$$

In general, R is uncorrelated to the stimulus signal. Consequently, it can be

2. IN A MIXED ANALOG/DIGITAL system, the DSA's digital excitation source ( S ) is clocked into the loop and summed at the rate of T , which is the update rate of the control system.
treated as noise and, using averaging, its effect on Y and Z measurements can be greatly reduced.Then, with $R=0$, the ratio of $Y / Z$ supplies the negative of the loop gain. The problem with this direct measurement is that even after a large number of averages, the resulting OL curve has a non-zero noise bias.
OL response can also be determined by calculating it from a measured CL curve (Y/S). This technique suffers much less from the noisebias problem. This curve is derived by replacing Z in Equation 1 with YS and solving for the CL transfer function Y/S:

$$
\begin{equation*}
\frac{Y}{S}=\frac{G_{C} G_{P} H}{1+G_{C} G_{P} H} \tag{2}
\end{equation*}
$$

In this calculation, R and S are again assumed to be statistically independent.

Using Equation 2, the designer

3. THE Y-AXIS (PEN) servo loop for a typical drafting plotter includes a microcontroller that reads the feedback signal (YPOS), compares it to the reference input, and creates the error signal (YPWM).

## TELECOM DC/DC CONVERTERS

 VICOR PROVIDES THE POWER FOR TELECOM APPLICATIONS

From remote sites in Alaska and desert sites in Egypt to central offices in Oklahoma, agency approved Vicor converters have consistently demonstrated the ability to meet rigorous demands (Bellcore or British telecom) at competitive prices.
For immediate delivery of converters or for additional information call VICDR ExCPREF today at 1-800-735-6200

# DESIGN APPLICATIONS <br> DIGITAL OPEN-LOOP MEASUREMENTS 

digital mode.
More insight into this mixed-signal system can be gained by deriving its theoretical OL expression. Because this is a sampled system, its transfer function is in the z domain. So to analyze the system, all blocks must be converted to functions of the continuous frequency variable s in the starred transform. First, $\mathrm{G}_{\mathrm{C}}^{*}(\mathrm{~s})$, the starred transform of $\mathrm{G}_{\mathrm{C}}(\mathrm{z})$ is found:
$\mathrm{G}_{\mathrm{C}}^{*}(\mathrm{~s})=\left.\mathrm{G}_{\mathrm{C}}(\mathrm{z})\right|_{\mathrm{z}=\mathrm{e}^{\mathrm{sT}}}$
The DAC is assumed to be a zeroorder hold type with the transfer function ( $1-\mathrm{e}^{-s \mathrm{~T}}$ )/ s.

By again using averaging to reduce $\mathrm{R}(\mathrm{s})$ to zero, C becomes
$\mathrm{C}=\mathrm{S}^{*}\left(\mathrm{HG}_{\mathrm{P}}\right)-\mathrm{Y}^{*}\left(\mathrm{HG}_{\mathrm{P}}\right)$
where $\mathrm{H}(\mathrm{s})$ is $\mathrm{H}=\left[\left(1-\mathrm{e}^{-\mathrm{s} T}\right) /\right.$ $\mathrm{s}] \mathrm{G}_{\mathrm{C}}^{*}$
Taking the starred transform of both sides of Equation 5 -that is, sampling $\mathrm{C}(\mathrm{s})$ to get $\mathrm{C}^{*}(\mathrm{~s})$-gives:

$$
\underset{\substack{\mathrm{C}^{*} \\ \mathrm{Y}^{*}\left(\mathrm{HG}_{\mathrm{P}}\right)^{*} \\ \mathrm{~S}^{*}\left(\mathrm{HG}_{\mathrm{P}}{ }^{*}-\\ \hline\right.}}{-}
$$

Because $\mathrm{C}^{*}=\mathrm{Y}^{*}$, the closed-loop response $\mathrm{Y}^{*} / \mathrm{S}^{*}$ can be solved:
$\frac{\mathrm{Y}^{*}}{\mathrm{~S}^{*}}=\frac{\left(\mathrm{HG}_{\mathrm{p}}\right)^{*}}{1+\left(\mathrm{HG}_{\mathrm{P}}\right)^{*}}$

> 4. SEVERAL COMPLEX circuits must be added to the digital loop to accommodate the analog summing junction. Besides the PWM-to-analog filter and analog-to-PWM converter, a DAC and counter are needed.

By using the DSA's T/(1-T) math key, $\mathrm{HG}_{\mathrm{P}}^{*}$ for the open-loop curve can be found from Equation 7 .

In many systems, the plant transfer function $G_{P}(s)$ is low-pass in nature and the sampling frequency $\mathrm{F}_{\mathrm{S}}$ can exceed the loop bandwidth by at least tenfold. In these cases, $\left(\mathrm{HG}_{\mathrm{p}}\right)^{*}(\mathrm{~s})$, the sampled version of $\mathrm{H}(\mathrm{s}) \mathrm{G}_{\mathrm{P}}(\mathrm{s})$ doesn't contain alias components and

$$
\begin{align*}
\left(\mathrm{HG}_{\mathrm{P}}\right)^{*} & =\mathrm{HG}_{\mathrm{P}} \\
& =\left[\left(1-\mathrm{e}^{-\mathrm{sT}}\right) / \mathrm{s}\right] \mathrm{G}_{\mathrm{C}}^{*} \mathrm{G}_{\mathrm{P}} \tag{8}
\end{align*}
$$

over the frequency span from 0 to $\mathrm{F}_{\mathrm{S}} / 2$.

Equation 7 then simplifies to
$\frac{Y^{*}}{S^{*}}=\frac{H G_{P}}{1+H G_{P}}$
from which the OL gain $\mathrm{H}(\mathrm{s}) \mathrm{G}_{\mathrm{P}}(\mathrm{s})$ can be calculated.

For systems with a high sampling rate, Equation 8 indicates that the effect of the DAC is to add a linear phase shift to the product $\mathrm{G}_{\mathrm{C}}^{*}(\mathrm{~s}) \mathrm{G}_{\mathrm{P}}(\mathrm{s})$ corresponding to a small constant delay of $\mathrm{T} / 2$.
The example high-speed drafting plotter employs two identical digital servo loops to control the movement and position of the pen carriage and the paper. The servo systems use re-
versible dc motors for drive and optical incremental encoder circuits to generate position feedback signals. The encoders optically detect the motor position and direction and output two streams of digital pulses. The frequency of these pulses and the phase of one stream with respect to the other convey information about the motor speed and direction.

The pulse stream is fed into an 8 bit up/down binary counter whose contents represent the motor's position (Fig. 3). An Intel 8051 microcontroller periodically reads this position feedback signal and compares it to the reference input to produce an appropriate error signal. To improve
closed-loop performance, the microcontroller also uses the feedback signal to perform the digital compensation and to estimate velocity.
The microcontroller's 8-bit output represents the error between the desired and current position of the appropriate axis (X for paper control and Y for pen control). This output word goes to a custom servo IC that creates PWM signals for each motor. The word's sign bit causes the appropriate output line (MOTA or MOTB) to pulsate, directing the motor to move in the right direction. The word's magnitude sets the width of the pulses on the servo IC's pulsating output. This width determines the on-time of the half-bridge drivers, thereby creating a path for current flow through the motor.
It turns out that the pen axis is tougher to control in high-speed plotters than the paper axis. This is due to the resonances in the pen car-riage-belt system, which can be modeled as a springmass system. These resonances are caused by an uncontrolled pen-axis vibration and exhibit themselves as small wiggles when the plotter draws a straight diagonal line at high speed. By using a DSA to measure the OL gain of the servo loop, designers can find these resonances and create a compensation algorithm to elim-
inate them. A typical solution is to add a simple third-order FIR notch filter with a center frequency at the resonance frequency.
The following examples describe the "hooks" needed to make OL measurements of the plotter's Y -axis servo loop. Both the analog injection and digital summing junction techniques are used. In order to show the resonance in the OL curve, the measurements were made without the "wiggle" notch filter.

In the first example, an analog injection setup obtains the Y/S closed loop curve. The OL gain is then calculated from the curve. Because the system has PWM control signals, the

# The Standard for Circuit Simulation 



I-V curves of a triode vacuum tube

Analog Behavioral Modeling

## The Analog Behavioral Modeling option for the PSpice Circuit

 Analysis package allows you to describe analog components, or entire circuit blocks, using a formula or look-up table. Linear blocks may be described using either a Laplace transform or a frequency response table. Once defined, you can use these blocks in all PSpice analyses, including DC, AC, and transient.Modeling entire blocks of circuitry is a powerful aid in designing a system from the top down. You can describe a functional block by its behavior without worrying about how that function will be implemented. Later on in the design process, you can replace the block with the actual circuitry.
Another application is the modeling of electronic components which are not built into PSpice. The photo shows an example of simulating the DC characteristics of a $3 / 2$-power-law device.
Since its introduction over six years ago, MicroSim's PSpice has sold more copies than all other SPICE-based programs combined. PSpice provides broad capabilities, accurate results, diverse options, and availability across a wide range of computer platforms. PSpice includes an extensive device library of $3,000+$ analog parts and $1,300+$ digital parts, at no extra charge.
Besides Analog Behavioral Modeling, PSpice provides the following options:
Digital Simulation: simulation of mixed analog/digital circuits with feedback between the analog and digital sections.
Monte Carlo Analysis: calculates the variations in a circuit's performance allowing for component tolerances. This option performs statistical analyses: Monte Carlo, Sensitivity, and Worst Case.
Probe: acts as a "software oscilloscope" to provide an interactive viewing and processing environment for simulation results (see photo).
Parts: is a parameter extraction program allowing the extraction of device model parameters from data sheet information.
PSpice is available on the PC (running DOS, Protected Mode DOS, or OS/2), Macintosh II, Sun 3, Sun 4, and SPARCstation, DECstation 2100, 3100, and 5000, and the VAX/VMS families.
In addition to the Circuit Analysis package, the PSpice family of products also contains the Circuit Synthesis package, which consists of our two filter synthesis products: Advanced Filter Designer and Standard Filter Designer. Filter Designer is an interactive design aid for synthesizing and analyzing active filters. Features include:

- Analysis of low pass, high pass, band pass, and band reject filter types.
- Synthesis of all available filter types using Butterworth, Chebyshev, Inverse Chebyshev, and Elliptic (Cauer) functions.
- Capability to synthesize arbitrary transfer functions and delay equalization filters (only available in Advanced Filter Designer).
Each copy of our Circuit Analysis and Circuit Synthesis programs comes with MicroSim's extensive product support. Our technical staff has over 150 years of combined experience in CAD/CAE, and our software is supported by the engineers who wrote it.
For further information about the PSpice family of products, call us at (714) 770-3022 or toll free at (800) 245-3022. Find out for yourself why PSpice has become the standard for circuit simulation.
20 Fairbanks • Irvine, CA 92718 USA • FAX (714) 455-0554


## DIGITAL OPEN-LOOP <br> MEASUREMENTS

measurement setup needs complex circuits in addition to the op-amp summer.

Analysis of the loop reveals that the output of the servo IC, where the control signal is in PWM form, is the only practical place to inject an analog stimulus. Consequently, an analog filter that converts PWM to ana$\log$ signals is needed in front of the op-amp summer (Fig.
4). Then the output of the op amp must be converted back to PWM to drive the half-bridge circuits. The bandwidth of these two nonlinear circuits must be large with respect to the loop bandwidth so as not to alter the loop's characteristics.

## Other Errors Introduced

Even with bandwidth considered, the analog injection scheme introduces other sources of errors into the Y/S measurement, such as phase distortion and gain error. The latter results from the difference in units of measurement between the DSA (volt) and the servo loop (pulse width in seconds). The designer must accurately determine the gains of these added circuits, which isn't a simple task. Then the nonlinear gains can be removed from the measurement using the DSA's waveform-math feature. Otherwise, the resulting CL and OL curves' absolute readings will be inaccurate.

However, the OL curve obtained from this analog technique does indicate the cause of the wiggle problem: small resonances at around 260 Hz (Fig. 5). In this case, the OL result was calculated from an averaged Y/S measurement with the DSA in the FFT mode. The result is quite noisy due to the operating mode of the DSA. In this setup, the preferred measurement mode is the swept-sine mode, which offers a better signal-to-noise ratio, although at the expense of longer measurement time.

The difficulties with the

5. THE OPEN-LOOP MAGNITUDE and phase curves calculated from the closed-loop Y/S measurement setup in Figure 4 indicate small resonances at about 260 Hz .
analog injection scheme stem from the fact that it uses the DSA to sample a sampled-data system. A better method is to excite the loop with a digital source. Then the setup can periodically latch two streams of digital words at the nodes of interest into the DSA's two channels. This technique, which is basically how the software summing junction works, is more straightforward and accurate.

A software summing junction typically consists of a few lines of 8051 assembly code. The code reads in a digital word from the DSA source (S), performs a subtraction $(\mathrm{Y}-\mathrm{S})$, and outputs the result to the loop. Even though the loop characteristics depend on T-the controller's computation rate-the new code segment is short enough that it won't noticeably affect the measurement.

Unlike the analog approach, this

6. SEVERAL LINES OF 8051 assembly language code create the digital summing junction for the pen control loop (a). The junction is inserted in front of the instruction line that updates the Y -axis PWM signal (YPWM).
94 E L E E C T R O

## Dont keep your processor in suspended animation.

## The industry's first 20 ns Military and Commercial 1 Megabit SRAMs.

History is filled with examples of good architecture gone bad. Elegant designs left hanging because they didn't have the right parts.

As a system designer, you've probably experienced the same thing. Now, Paradigm Technology offers a solution. The industry's first 20 nanosecond $128 \mathrm{~K} \times 8$ SRAMs.

Our 1 Mb SRAMs provide significantly enhanced functionality, throughput and performance. In addition to the $128 \mathrm{~K} \times 8$ we will soon introduce our $256 \mathrm{~K} \times 4$ and 1 Mbit x 1 architectures with similar speed grades. What's more, a very small cell size allows our chips to fit neatly into packages as small as 400 -mils-all

| 1 Megabit 128K $\times 8$ Packages |  |  |
| :---: | :---: | :---: |
| SIDEBRAZED | SOJ | CERPAK |
| .400 DIP | .400 | .400 |
| .600 DIP |  |  |

Available with $20-45 \mathrm{~ns}$ access times for all offered temperature ranges. made possible by a proprietary dual-well CMOS process.

Best of all, every SRAM is fabricated right here in our own facility in San Jose, California.

Don't keep your processor in a state of suspended animation. To place an order for any of our family of very fast 1 Mb and 256K SRAMs, call Paradigm's Express Chip hotline today.


Catch the Express ${ }^{\text {sm }}$ 1-800-767-4530

# Our quad high-side driver is the perfect switch for your intelligent environment. 

Offering four independent 1A switches.

The LMD18400, the industry's first and only quad high-side switch, truly has a mind of its own.

Our intelligent solution has four independent power switches, each with a separate ON/OFF control. They're capable of driving 1 A continuous and 3 A peak loads. Together, they have a rating of 6A peak.

Our quad design achieves a higher level of integration and saves you a valuable chunk of real estate.

What's more, it drives every possible load: resistive, capacitive, and inductive. Making it the ideal design for automotive and farreaching industrial applications.

## Communicating with 11 diagnostic checks.

With a built-in serial interface, the LMD18400 provides extensive diagnostic data to a $\mu \mathrm{C}$ or $\mu \mathrm{P}$, including switch status readback, output-load fault conditions, and thermal and overvoltage shutdown status.

Which results in bidirectional, real-time communications that can prevent blowouts, minimize downtime, and maximize your system performance.


Providing unparalleled protection.
By integrating CMOS, DMOS, and bipolar on the same chip, we're able to deliver an optimized, mixed analog + digital technology for power, control, and protection.


Parallel operation of LMD18400s
Fail-safe protection. Which means a two-stage thermal warning system that sends a distress flag to the host system at $145^{\circ}$, giving you ample time to take corrective
action. And should the temperature reach $170^{\circ}$, the device automatically shuts down. A critical feature that can make your design less susceptible to damage.

It also means voltage and current sensors, which prevent burnout with an instantaneous power limit of 15 W . And due to its high-side configuration, an accidental short wouldn't ground the battery.

## Make the intelligent switch.

For your LMD18400 design kit, call or write us today.

And get an inside look at the brains behind the brawn.

1-800-NAT-SEMI, Ext. 107
National Semiconductor Corp. P.O. Box 7643

Mt. Prospect, IL 60056-7643

## DIGITAL OPEN-LOOP MEASUREMENTS

when the microcontroller addresses the YPOS port.

With the DSA in the swept-sine mode, the Y-axis OL gain characteristics were measured using both the direct $(\mathrm{Y} / \mathrm{Z})$ and calculated (Y/S) methods. Both curves have small peaks around a phase crossover frequency of 260 Hz (Fig. 8). Markers at the gain and phase crossover frequencies display a phase and gain margin of about 34 degrees and -20 dB , respectively.

## Cleaner Measurements

The measurements in the sweptsine mode are significantly cleaner than those made in the FFT mode (Fig. 5, again). The reason is that the FFT mode's random noise stimulus distributes its energy over a wide bandwidth. On the other hand, the swept-sine stimulus concentrates its power at one discrete frequency, so a better signal-to-noise ratio is obtained without any signal processing. In noisy systems, this is a major advantage.

An important consideration in this digital measurement is supplying the DSA with a common clock, which requires a thorough understanding of the system's timing. For the plotter, the 8051 microcontroller reads the Y feedback position information

8. THE Y-AXIS open-loop characteristics obtained with the DSA's swept-sine mode are less noisy than those made with the analyzer's FFT mode. The direct measurement (a) and the calculated curves (b) both show small peaks around a phase crossover frequency at 260 Hz .
(YPOS) from the servo IC, processes it, then outputs the YPWM error signal back to the servo IC. The 8051 then repeats the process for the X axis before getting back to Y. This entire cycle results in a servo-loop sampling rate of 1.67 kHz , which is used as the common clock rate for the DSA. This is the rate at which the DSA source updates its output and the analyzer's two channels latch in their data.

It's important to note that although there's one common sampling clock for the DSA, the latching clocks for the

7. THE DIGITAL SUMMING junction is much simpler than the analog version, requiring only an address latch to hold the address information from the microcontroller's multiplexed address/data bus. source and the two in-
put channels occur at different times. For instance, in a Y/Z measurement using the example setup, the data latching clocks for channel 2 $(\mathrm{Y})$ and channel $1(\mathrm{Z})$ occur at lines I and III, respectively (during 8051 Write cycles) (Fig. 6, again). The DSA source is enabled to output the stimulus data onto the 8 -bit bus at line II (the 8051 Read cycle). Any one of these three events occurs at a rate of 1.67 kHz and can be used as the DSA's common sampling clock, $\mathrm{F}_{\mathrm{S}}$.

Because events I and III both occur during 8051 Write cycles, the DSA uses a "qualifier" input pod to decode the 8051 address signals. This ensures that the data streams (Y or Z) are routed to the correct channels.

Although designers can select any repetitive signal from the system to be the DSA's sampling clock, they must be wary of introducing processing delays into the measurement. For example, selecting the rising edge of the 8051 's Write Y pulse (event I in
the code listing) as the DSA's sampling clock adds a processing delay of $1 / \mathrm{F}_{\mathrm{S}}$ as seen by DSA channel 1 . Consequently, at each sampling point, the DSA associates the data latched in during the previous cycle as the data for that sample. The net effect is that the transfer function result has a positive phase offset. This offset can be removed by entering the known artificial delay into the DSA. Another solution is to select the rising edge of the Write Z or falling edge of the Write Y signal as the sample clock.

Hoang Nhu is an R\&D hardware engineer at Hewlett Packard's Lake Steven Instrument Div. Nhu received his BSEE from California Polytechnic University in Pomona and his MSEE from the University of Washington in Seattle.
Reference:

1. Control system development using dynamic signal analyzers. Hewlett-Packard Application Note 243-2.

| How Valuable? | Circle |
| :--- | ---: |
| Highly | 541 |
| MODERATELY | 542 |
| Slightly | 543 |

# Power Source Up-Date 

Single Board Construction Shrinks 750W Size and Cost: 58\% Smaller, 30\% Cost Savings



Designed for high-end computer products, TODD's MAX-750 combines a compact size, $13.5^{\prime \prime} \times 5^{\prime \prime} \times 2.6^{\prime \prime}$ compared to the typical $5^{\prime \prime} \times 8^{\prime \prime} \times 11^{\prime \prime}$ shoebox switcher (see photo insert), and very competitive pricing. OEM product designers can reduce product size with a MAX-750 or build in power supply
redundancy, replacing one "shoebox" switcher with two MAX-750's in the same space.
The small package size, high power density of 4 watts/in., high peak current for motor starting, and cooling options, make the MAX-750 the power supply of choice for VMEbus systems, workstations, file servers and mini-computer systems. The switcher provides 120 amps of +5 volts for logic and memory, and features up to three auxiliary outputs providing high efficiency, tightly regulated 12 volts or -5.2 volts at up to 20 amps . Designed for world wide use, the series offers AC power fail, AC autoline select, and meets International Safety standards and Class A RFI requirements of FCC and VDE 0871

Call 1-800-223-TODD, or Circle \#171

## High Efficiency DC Converters Fit AC To DC Footprint

TODD's DC to DC converters provide up to 350 watts from 48 volts DC input. Designed as companion units to TODD's standard line of AC input power supplies, they are fit, form, and function compatible with the MAX-350, MTC250, MTC-350, and certain single output

## SC series products

Available in a 250 watt "DC" single output series and a 350 watt multi output "DCX" series these power supplies have up to 50 amp main output of tightly regulated 5 V power, two fully regulated, high-efficiency, post-regulated magamp outputs and one low-power threeterminal regulated output
Call 1-800-223-TODD or Circle \# 172

## New Technology Shrinks 500 Watt Power Supply

TODD's MAX-500 switchers pack $25 \%$ more power into TODD's 400 watt package size ( $11.5^{\prime \prime} \times 5^{\prime \prime} \times 2.5^{\prime \prime}$ ). The series incorporates a new SMT circuit, newlyavailable components, improvements to TODD's VERI-DRIVE current-fed inverter topology, monocoque construction, and a high efficiency FLUX-GATE switching mag-amp auxiliary post regulation. Result: higher performance, higher reliability (approaching 100,000 hours MTBF) and lower cost.

Call 1-800-223-TODD or Circle \# 173

## New Products Featured In 1991 TODD Catalog

 TODD has just released its 1991 switching power supply catalog of over 100 standard switching power supplies ranging from 150 to 1000 watts, including several new products. Available in single and multiple outputs, ac to $d c$ and $d c$ to dc, these switchers meet a broad range of requirements for telecom, computers, industrial controls and medical electronics applications.

The catalog also provides details on TODD's approach to quality and innovative manufacturing, and capabilities for producing modified, repackaged and fully custom switching power supplies.

Call 1-800-223-TODD, or Circle \#174

More information on these and the full line of TODD Switching Power Supplies can be obtained in EEM File 4000, by circling the response card numbers, or by contacting:

## TODD <br> PRODUCTS CORP.

50 Emjay Boulevard
Brentwood, New York 11717
(516) 231-3366 or 1-800-223-TODD

FAX (516) 231-3473

# 5 BUILD ULTRA-L0W 

JIM WILLIAMS
Linear Technology Corp., 1630 McCarthy Blvd., Milpitas, CA 95035; (408) 954-8400.


Switching-regulator post regulators, battery-powered apparatuses, and other applications often require low-dropout linear regulators. Frequently, battery life is significantly affected by the regulator's dropout performance. This simple circuit offers a lower dropout voltage than any available monolithic regulator (Fig. 1). Dropout is below 50 mV at 1 A ,
increasing to only 450 mV at 5 A . Line and load regulation are within 5 mV and initial output accuracy is inside $1 \%$. In addition, the regulator is fully short-circuit protected and has a no-load quiescent current of 600 $\mu \mathrm{A}$.

The circuit's operation is straightforward. The three-pin LT1123 regulator servo (TO-92 package) controls $\mathrm{Q}_{1}$ 's base to keep its feedback pin $\left(\mathrm{F}_{\mathrm{b}}\right)$

2. THE LT1123/MJE1123 COMBINATION offers a much lower dropout than other regulators-only the LT1123/2N4276 combination is better. However, curren-limit characteristics can't be guaranted for that regulator pair.
at 5 V . The $10-\mu \mathrm{F}$ output capacitor supplies frequency compensation. If the circuit is located more than 6 in. from the input source, the optional $10-\mu \mathrm{F}$ capacitor should bypass the input.

Configurations of this type normally offer unpredictable short-circuit protection. In this circuit, the MJE1123 transistor is specifically designed for use with the LT1123. Because of this, beta-based current limiting is practical. Excessive output current causes the LT1123 to pull down harder on $Q_{1}$ until beta limiting occurs. Under these conditions, the controlled pull-down current combines with $Q_{1}$ 's beta and safe-operat-ing-area characteristics to supply reliable short-circuit limiting.

Even at 5 A, dropout is about 450 mV , decreasing to just 50 mV at 1 A (Fig. 2). Monolithic regulators can't approach these figures, primarily because monolithic power transistors don't offer $Q_{1}$ 's combination of high beta and excellent saturation. For comparison, this circuit's dropout is ten times better than 138 other regulators, and significantly better than the other types shown in the plot. Because of $Q_{1}$ 's high beta, basedrive loss is only 1 to $2 \%$ of output current, even at a full 5 -A output. This maintains high efficiency under the low $V_{\text {in }}-V_{\text {out }}$ conditions the circuit will usually encounter. As an exercise, the MJE1123 was replaced with a 2N4276 Germanium device. This combination supplied even lower dropout performance, although cur-rent-limit characteristics couldn't be guaranteed. $\square$

## IFD Winner

IFD Winner for October 11, 1990
Lin Jun, University of Leicester, Dept. of Engineering, Leicester LE1 7RH, U.K. His idea: "Connect ADC to PC's I/O Port."

IFD Winner for October 25, 1990
Karl Tipple, P.O. box 181208, Dallas, TX 75218. His idea: "Amp Stabilizes Wein Bridge Oscillator."


## dc to 3 GHz _\$1745 lowpass, highpass, bandpass, narrowband IF

- less than 1dB insertion loss - greater than 40 dB stopband rejection
- 5-section, 30dB/octave rolloff • VSWR less than 1.7 (typ) • meets MIL-STD-202 tests
- rugged hermetically-sealed pin models - BNC, Type N; SMA available
- surface-mount - over 100 off-the-shelf models • immediate delivery
low pass dc to 1200 MHz

| MODEL NO. | PASSBAND, MHz (loss <1dB) Min. | $\begin{gathered} \text { fco, MHz } \\ \text { (loss 3db) } \\ \text { Nom. } \end{gathered}$ | STOP BAND, MHz (loss $>20 \mathrm{~dB}$ ) $\quad$ (loss $>40 \mathrm{~dB}$ ) |  |  | VSWR <br> pass- stopband band typ. typ. |  | $\begin{gathered} \text { PRICE } \\ \$ \\ \text { Qty } \\ (1-9) \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Max. | Max. | Min. |  |  |  |
| PLP-10.7 | DC-11 | 14 | 19 | 24 | 200 | 1.7 | 18 | 11.45 |
| PLP-21.4 | DC-22 | 24.5 | 32 | 41 | 200 | 1.7 | 18 | 11.45 |
| PLP-30 | DC-32 | 35 | 47 | 61 | 200 | 1.7 | 18 | 11.45 |
| PLP-50 | DC-48 | 55 | 70 | 90 | 200 | 1.7 | 18 | 11.45 |
| PLP-70 | DC-60 | 67 | 90 | 117 | 300 | 1.7 | 18 | 11.45 |
| PLP-100 | DC-98 | 108 | 146 | 189 | 400 | 1.7 | 18 | 11.45 |
| PLP-150 | DC-140 | 155 | 210 | 300 | 600 | 1.7 | 18 | 11.45 |
| PLP-200 | DC-190 | 210 | 290 | 390 | 800 | 1.7 | 18 | 11.45 |
| PLP-250 | DC-225 | 250 | 320 | 400 | 1200 | 1.7 | 18 | 11.45 |
| PLP-300 | DC-270 | 297 | 410 | 550 | 1200 | 1.7 | 18 | 11.45 |
| PLP-450 | DC-400 | 440 | 580 | 750 | 1800 | 1.7 | 18 | 11.45 |
| PLP-550 | DC-520 | 570 | 750 | 920 | 2000 | 1.7 | 18 | 11.45 |
| PLP-600 | DC-580 | 640 | 840 | 1120 | 2000 | 1.7 | 18 | 11.45 |
| PLP-750 | DC-700 | 770 | 1000 | 1300 | 2000 | 1.7 | 18 | 11.45 |
| PLP-800 | DC-720 | 800 | 1080 | 1400 | 2000 | 1.7 | 18 | 11.45 |
| PLP-850 | DC-780 | 850 | 1100 | 1400 | 2000 | 1.7 | 18 | 11.45 |
| PLP-1000 | DC-900 | 990 | 1340 | 1750 | 2000 | 1.7 | 18 | 11.45 |
| PLP-1200 | DC-1000 | 1200 | 1620 | 2100 | 2500 | 1.7 | 18 | 11.45 |

high pass dc to 2500 MHz


# CIRGLE <br> 522 Control RF Signals digitally 

MICHAEL A. WYATT

SSO Honeywell Inc., Clearwater, FL 34624; (813) 539-5653.
high and the attenuation needed. This can be used in a lookup table or curve-fit to an equation. If a greater attenuation range is required, the attenuator sections should be cascaded and a dual DAC, such as the AD7528, should be used.

By combining a balanced mixer, voltage-controlled current source, and a digital-toanalog converter, a digitally controlled radio-frequency attenuator can be produced (see the figure). The mixer (ZMAS-3), specifically designed for attenuator operation, acts as a current-controlled transmission gate between the RF input and output ports. Current enters the control input and forward biases the quad diode array within the mixer. Because the diodes' conductance is proportional to forward current, the transmission of RF energy from the RF input to the output flows through the diode array and is thus controlled by the diode array's forward current. The mixer's control range is over 40 dB within a frequency range of 1 to 200 MHz . Other ranges are available from its manufacturer, Mini-Circuits, Brooklyn, N.Y.

Transistors $Q_{1-5}$, along with op $\operatorname{amp} \mathrm{U}_{2 \mathrm{~A}}$, form a voltage-controlled current source. These transistors can be any general-purpose devices, such as $2 \mathrm{~N} 3904 \mathrm{~s}, 2 \mathrm{~N} 3906 \mathrm{~s}$, or part of an array, such as the CA3096. Potentiometer $R_{5}$ sets the attenuator's scale factor by establishing the volt-age-to-current transfer ratio.

The AD7524 8-bit DAC from Analog Devices, Norwood, Mass., supplies the overall digital control by producing a digitally selected voltage that drives the voltage-controlled current source. The digital input is an 8-bit word that uses $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ to latch the data into the DAC.

To calibrate, $\mathrm{R}_{5}$ is adjusted with the DAC at its maximum value (all bits high) to establish the minimum attenuation. Then, the DAC is set to its minimum value (all bits low) to establish the maximum attenuation. The difference between the maximum and minimum attenuation is the attenuator's control range. Each DAC bit can now be sequentially set


THIS RADIO-FREQUENCY ATTENUATOR, which is digitally controlled, combines a balanced mixer, a voltage-controlled current source, and a digitalto-analog converter. The DAC produces a digitally selected voltage that drives the current source. $\mathrm{R}_{5}$ sets the attenuator's scale factor.

## ค) ADD SENSING T0 LM317 REGULAT0R

M. S. NAGARAJ

ISRO Satellite Centre, Digital Systems Div., Airport Rd., Vimanapura P.O., Bangalore 560017 India.

Though they're convenient to use, three-terminal regulators can't sense and correct for a voltage drop across the conductors carrying the load current. An optocoupler helps perform
the sense function (see the figure). Setting $R_{1}$ to $240 \Omega$ causes a $5-\mathrm{mA}$ constant current to flow through the optocoupler's transistor. $\mathrm{R}_{3}$ is adjusted to achieve the desired 12 V across the load. A voltage drop

## 53 n s FRT: FROM NMBT - THE HIGH SPFFD DRAM SPFCIALIST



FAX TO: NMBT
FROM: DESIGN ENGINEER

Now you don't have to compromise the performance of your 16 MHz and 20 MHz systems. Now you can create true zero waitstate 16 MHz and 20 MHz systems. Not close to zero; but true zero wait-state designs. Eliminate "patchwork" solutions requiring complex, expensive interleaving, page mode designs, or costly cache schemes.

Upgrade your systems to direct memory access - and get the benefits of higher performance and lower cost. The perfect midlife "kicker" for your current designs; stake out a strong competitive position for new designs.

See for yourself . . . We'll send you Free samples (up to 1MB) to evaluate in your designs. Just fax us your rough block diagrams for review - we'll be in touch ASAP! Only one qualification: It must be a company funded/scheduled project.

Don't put it off. Your free samples are available now from NMB - the high-speed DRAM specialists. Fax us your design sketches today. Or give us a call at (800) 662-8321 for further information.

## NOW!

| 1'7/1才 | NMB TECHNOLOGIES INCORPORATED |
| :---: | :---: |

NMB TECHNOLOGIES INCORPORATED
9730 Independence Avenue, Chatsworth, CA 91311
Phone: (818) 341-3355 Fax: (818) 341-8207


## IDEAS FOR DESIGN

across the load caused by a larger drop in the conducting path lowers the current through the optocoupler's light-emitting diode. This action drives the transistor toward its "off" state and increases its $V_{\text {CE }}$. Hence, the regulator's Adjust and output voltages increase until the load voltage reaches the nominal value of 12 V .
The process is reversed when the voltage drop across the conductor decreases. Note that the nonlinearity in the optocoupler response is accounted for by the negative feedback built into the circuit. $\square$

## Send in Your Ideas for Design

Address your Ideas-for-Design submissions to Richard Nass, Ideas-for-Design Editor, Electronic Design, 611 Route 46 West, Hasbrouck Heights, NJ 07604.


BY USING AN OPTOCOUPLER with a three-terminal regulator, this circuit corrects for voltage drops across the conductors carrying the load current. When the load voltage falls due to an increased $I_{R}$ drop through the conductors, the current through the optocoupler's light-emitting diode is reduced, driving the transistor toward cutoff and increasing its $\mathrm{V}_{\mathrm{CE}}$ voltage. This raises the LM317's Adjust voltage, which keeps the load voltage steady at 12 V . Should the $\mathrm{I}_{\mathrm{R}}$ drop across the conductors decrease, the opposite action takes place.

## 

## How To Choose A Digital Storage Oscilloscope

Many of the questions most often asked about DSOs are answered in this 26 -minute video. The video serves as a valuable DS0 performance tutorial, while introducing the company's line of medium and high-frequency DSOs. You'll learn how DSOs use digital sampling to capture a wide variety of signalsboth single-shot and repetitive, and also how the combination of signal acquistion power and measurement/analysis facilities extract out hidden details. The presentation is divided into two parts. The first covers signal acquisition and digital sampling techniques, while the second illustrates the powerful signal analysis capabilities of DSOs. Free Video

> John Fluke Mfg. Co., Inc. Everett, WA

## PENTON'S VIDEO LIBRARY (PVL) . . .

carefully reviews videos from sponsor organizations to assure you of their significant content and professional production.

- Experts in your field prepare unbiased reviews.
- PVL offerings, from time to time, may be:
LENDING LIBRARY VIDEOS:
Return in 15 days (no penalty if not returned)
FREE VIDEO:
No return expected
VIDEO FOR SALE:
The organization offering the video will contact you for purchase order.
- PVL prefers to distribute videos via United Parcel Service, so please include a street address.
- PVL may be unable to fulfill every request for Lending Library and Free Videos.

CIRCLE 154


# Our new T75 relay really shines in all kinds of 

requirement is as low as 212 mW for the T75's sensitive coil. All this is

Ideal for applications worldwide
From residential lighting control applications to energy management systems in commercial buildings, our new T75 PC board relay really shines. The T75's medium power switching capability makes it well-suited for use in appliances, security systems, door openers, HVAC systems and industrial controls, as well. And it will meet the stringent spacing and isolation requirements of approval agencies around the globe.

## 14A contacts and a sensitive coil

Contacts rated 14 amps are available in SPSTNO and SPDT arrangements. Nominal power

Call toll-free 1-800-255-2550 for the P\&B authorized distributor, sales representative or regional sales office serving your area. delivered in a compact, sealed package which stands just .591" (15mm) above the PC board.

## Experience the P\&B advantage

Contact us today to find out more about how our T75 can help solve a tough switching problem in your application.

Potter \& Brumfield Inc.
200 S. Richland Creek Dr.
Princeton, IN 47671-0001
Fax (812) 386-2335.


# Here's one reason thatover half of all SCSI devices sold are NCR. 

We created the market... and we still lead the way.



## Here's another.

## The NCR 53C700 SCSI I/O Processor... So good, Electronic Design named it the product of the year.

"You cant tell a good SCSI chip just by looking at it..." and according to Electronic Design, NCR's 53C700 is the best there is.


The only third generation SCSI device on the market today, it concentrates all the functions of an intelligent SCSI adapter board on a single, smart and extremely fast, chip ... for about $15 \%$ of the cost.

As the first SCSI I/O processor on a chip, the 53C700 allows your CPU to work at maximum speed while initiating I/O operations up to thousands of times faster than any non-intelligent host adapter. DMA controllers can burst data at speeds of up to $50 \mathrm{Mbytes} / \mathrm{s}$. This new chip cuts down system time hookup to a fraction of what it has been.

Those are just a few of the reasons Electronic Design's "Best of the
Digital IC's" award went to NCR's 53 C700 last year.

## And now the NCR 53C710!

For the complete story on the NCR SCSI product line featuring the new 53C710, as well as the upcoming SCSI seminars with the NCR SCSI Development Team, please call:

1-800-334-5454


## Greater Range and Total Ability 100 kHz to 2 GHz



Anritsu's new MT2605A Radio Communication Analyzer is all you need for comprehensive radio testing. This single instrument can perform 14 separate tests in just 2 minutes. Plus, it covers the wide range from HF and VHF to UHF, and up to quasi-microwave spectra.

In fact, it's like 10 pieces of equipment in one.
The MT2605A is a signal generator, AF generator, frequency counter, power meter, modulation meter, AF
level meter, distortion meter, oscilloscope, DC voltmeter and DC ammeter, all in one easy-to-use instrument.

Digital test capabilities include burst measurement.
In addition, the Personal Test Automation (PTA) software option even allows users to create custom test programs and store them on convenient Plug-in Memory Cards (PMC).

## Features

- Frequency range: 100 kHz to 2 GHz
- Digital system testing:

Burst measurement
Bit error measurement (option)
Digital modulation measurement (separate unit)

- Accurate, high-stability signal generator

Setting resolution: 10 Hz (available for narrow band systems)
Signal stability: $\leq 2 \times 10^{-8}$ per day


## markiet facts

With electronics at the heart of more and more equipment and vehicles, the market for manufacturing pc boards is burgeoning. The U. S. market is expected to grow from $\$ 5.9$ billion last year to $\$ 7.4$ billion in 1992 . The compound annual growth rate is expected to be about $6.3 \%$. The growth picture has several clouds on the horizon, though.

For one thing, in economic downturns demand for electronic systems slackens and sales of pc boards decline. For another, the fragmented pcboard industry is undergoing consolidation. There were 200 pc-board outfits in the U. S. in 1989 , compared with 2000 five years ago.

The biggest market segment is that for advanced boards of 6 to 22 layers and 3 to 8 -mil lines. These boards go into computers and peripherals, telecommunication products, along with military and aerospace equipment. The next biggest sector is that for simple boards, a segment that amounted to $\$ 2$ billion in revenues last year. Mostly for consumer products, these boards have two to six layers and 8- to 12-mil lines. Last year, flexible boards made up the smallest slice of the board market, with sales of $\$ 400$ million.

Manufacturers of pc boards are divided into captives (operated by original equipment manufacturers) and independents, which supply OEMs that lack in-house manufacturing.

As pc-board designs call for lines/spaces of under 5 mils, manufacturers are turning to new ways to make the inner board layers. Also pressing pc board makers are the demands of surface mounting. SMT, delayed in the U. S. by lack of standards and lack of components, seems finally to be catching on. SMT is expected to snare two-thirds of the IC packaging market by 1994, according to Electronic Trend Publications, a Saratoga, Calif., market research company. Designers working with SMT boards have to deal with blind or buried vias, smaller line widths, and components on both sides of the board.

## 1-WINUTE OPINIONS

## What do you think about the education that young engineers are getting these days?

Ifind it truly amazing that many people these days want more humanities courses included in the curriculum of engineering programs. Young prospective engineers need more technical, mathematical, and specialization courses so that they can compete in the highly competitive and technical job market. Employers are not interested in your extensive knowledge of history and art and your ethics, which have been molded from day one by your upbringing.

The idea of well-rounded is more suited to the pocketbooks of college administrators, who set fees of $\$ 500$ to $\$ 1,000$ per three-credit course, than to students. Richard Sellars, Middletown, Conn.

The education of any individual must be well-rounded. All people who attend institutions of higher learning should be exposed to not only the humanities but also to the technologies. I have respect for
graduates in all fields because I took classes in the various branches of knowledge available. I see that the stream does not flow in both directions. People who study in other branches of knowledge seldom understand even the most elemental scientific or technological fundamentals. Yet there is a large body of them that tells us that we must understand what they are doing and why.

The education of every person must also include science and engineering. Five years is too long to expect someone to stay in school who will emerge in an ill-respected profession where you can be thrown out of work on the whim of Congress or a market glitch. David Lieby, Boulder Creek, Calif.

[^1]
## Memoiy lane.

## Introducing the complete line of non-volatile memories

 from Fujitsu.Talk about fond memories. With Fujitsu's full line of CMOS and bipolar
 non-volatile memories, you've got a choice that includes ROMs, EPROMs, EEPROMs and PROMs. Plus all the packaging options you can think of. Now that's worth remembering.

Take our low-power CMOS ROMs, for example. You get densities up to 16Mbits. Plus we're also developing a very high-density 32Mbit device.

But density alone isn't enough. Which is why our ROMs also come in both standard and high-speed versions as fast as 150 ns. With blazingly fast 100 ns devices just around the corner.

When it comes to EPROMs, we've got the broadest selection in the industry. With densities ranging from 64 K to 4 Mbits . And speeds up to 150 ns.

But the future is always faster. Which is why our 1Mbit device will soon operate at speeds of 55 ns and 100 ns .

What's more, our 1Mbit and 4Mbit devices are available in x 8 and x 16 configurations for your most advanced applications. reliability. Which makes Fujitsu the one supplier to always keep in mind.

We've utilized thin-oxide and CMOS technologies in our entire EEPROM product line to provide you with the highest quality and reliability.

Just take a look at the numbers. A failure rate of less than $.0004 \%$ per 1000 hours. And erase/write cycles of 10,000 minimum and over 100,000 typical. That's reliability.

As for PROMs, it's no secret that Fujitsu devices range from 256 bits to 128 K . But now our PROMs are even better. Because our unique new BiCMOS technology increases speed and densities and lowers power consumption.

Both the 128 K device, which clocks in at 35 ns , and our soon-to-be-announced 256 K device, which will run at 25 ns, are the fastest PROMs on the market in these densities.

All in all, when it comes to non-volatile memories, only Fuiitsu gives you the choice.

If you'd like to know more, call 1-800-642-7616. And take a stroll down memory lane.

# QuckLook 

## S E L L E R S <br> Which technical books are the most popular in Silicon Valley?

## ELEGTRONICS:

1. Noise Reduction Techniques in Electronic Systems, 2nd ed. by Henry W. Ott. Wiley, 1988. \$47.95.
2. SPICE: A Guide to Circuit

Simulation and Analysis Using PSPICE by Paul Tuinega. Prentice-Hall, 1988. \$20.60Art of Electronics, 2nd ed. by Paul Horowitz and Winfield Hill. Cambridge University Press, 1989. \$49.50.
4. Microchip Fabrication, 2nd ed. by Peter Van Zant. McGraw-Hill, 1990. \$49.50. 5. Radargrammetric Image Processing by Franz W. Leberl, Artech House, 1990. $\$ 88$.
GOMPUTER SGIENGE:

1. Object-oriented Design with Applications by Grady Booch. Addison Wesley, 1990. \$37.25.
2. Postscript Language Reference Manual, 2nd ed. Adobe Systems Inc. Addison-Wesley, 1990. \$28.95.
3. Object-oriented Analysis, 2nd ed., Peter Coad and Edward Yourdon. Prentice-Hall, 1990. \$31.

Computer Architecture: A Quantitative Approach by John Hennessy and David Patterson. Morgan Kaufman, 1990. \$54.95.

The Age of Intelligent Machines by Raymond Kurzweil. MIT Press, 1990. $\$ 29.95$.

This list is compiled for Electronic Design by Stacey's Bookstore, 219 University Ave., Palo Alto, CA 94301; phone (415) 326-0681; fax (415) 326-0693.


an interactive command shell for Apple's Macintosh gives users the ease of windowing as well as the directness of DOS and Unix command lines. Envyre, from Appropriate $\mathrm{So}^{-}$ lutions, enables users to manage directories, view source code, and view hexadeciminal listings of object files.

Envyre allows users to move among DOS, Unix, and Macintosh environments. It also supports any printer that connects to the Mac. The program lists for \$99.95. Contact Appropriate Solutions, P.0. Box 458, Peterborough, NH 03458; (603) 924-6079.

## OFFERS YOU GANT REFUSE

 ata-acquisition, image-processing, and chromatography products are among the devices discussed for PCs in a new handbook. Data Translation's New Product Handbook for 1991 describes the Marlboro, Mass., company's 300 products with data sheets, tables, and tutorials.Shipped with the 275 -page product volume, The Source Handbook lists hardware and software services compatible with the company's data-acquisition and image-processing products. The handbooks can be ordered from the company at 100 Locke Dr., Marlboro, MA 017521192; (508) 481-3700; fax (508) 481-8620.

A free seminar is being offered on designing with Echelon Corp.'s LON control technology [Electronic Design, Dec. 13, 1990, p. 139]. Topics include intelligent distributed control, the LONworks-chips, development tools, and hardware aids-and application examples. Seminars will be held in 27 states, Canada, Europe, and Japan. Call (800) 258-4LON.

## ...Perspectives on Time-to-Warket

## BY RON KMETOVICZ

President, Time to Market Associates Inc.
Cupertino, Calif:; (408) 446-4458

while doing too little planning is somewhat of a problem, doing too much is often the offsetting error made by
 many new-product-development teams and their managers. It turns into planning and replanning and planning and... The cycle never lets the planning phase end and the execution phase begin. It can be an indication that the planning process needs to be improved. Or it can forecast serious problems with the stability of the definition that is driving the plan.

In either case, an understanding of the problem must be reached and the cause eliminated. It's usually easy to determine if a changing definition is at the heart of the problem by asking those involved in the continuous planning process for their feedback. Besides this action, reviewing the external reference specification (ERS) revision $\log$ will help develop added insight. The mere fact that the planning phase can expose such a serious fundamental problem is reason enough to take the planning activity very seriously. Clearly, the only right action to take is one that will stabilize the definition to allow for the planning phase to be completed successfully.
Problems with the planning process itself are the other major contributing factors to this problem. Most of the time the problems can be grouped into technique and tools categories. From the technique perspective, the most frequently made error is that of trying to accomplish all planning activities through a "super planner." This individual tries to do it all. No shared and distributed planning techniques to worry about here. All plans are done by one person. Do you think that those who have their work planned for them really care about what's in the computer system?

A second pitfall to avoid is placing too much detail into the project's master plan. It is necessary to have individuals manage their own work affairs while providing summary task information at the project level. Where possible, individuals should be encouraged to generate task information that is two to four weeks in duration for tracking at the project level. It is assumed that individuals will maintain detail with greater resolution at the local level.

Third, individuals need to understand fundamental planning concepts. If your work group knows how to produce a hierarchical decomposition of a project, a milestone sequence, a task list, task-duration estimates, task resource assignments, and task networks, then you have the basic planning skills in place. If not, you should give consideration to developing these skills in a timely fashion. Problems with tools are usually associated with software, hardware, and utilization techniques that cannot move at the speed of the project. We'll look at this topic in the next column.

## QUICKL00K

TIPS O N I N VES TING

If you choose to roll over your CDs, you may wish to shop around, comparing CD rates at local banks and savings and loans. Another way to obtain CD rates is through financial services firms. These firms search the country for the highest rates available from banks and savings and loans and, in turn, "broker" them to their clients. The interest rates to investors are usually higher than those the local banks are offering and, best of all, some firms offer these fully insured, higher yield bank CDs without charging you a commission.

You may also consider other fixed-income investments that offer higher rates of return than CDs. The diverse fixed-income markets offer a potentially confusing array of investment alternatives. However, although interest rates have declined in recent months, income, safety and liquidity remain paramount. You must understand the difference between each of the products. For example, CDs are federally guaranteed and offer a fixed rate of return whereas with other fixedincome products both principal and yield may fluctuate with changes in market conditions.

If you are an income-oriented investor, consider the following alternatives:

- Government securities. United States Treasury issues-bills, notes, and bonds - are the safest securities available: They are backed by the full faith and credit of the U.S. government. They range in maturities from three months to 30 years and have a large secondary market (exchanges and over-the-counter markets where securities are bought and sold subsequent to original issuance) which offers engineers a high degree of liquidity. Income from Treasuries is also exempt from state and local taxes.

If you are a traditional Treasury security buyer, you should also consider investing in government agency bonds. They offer higher yields than Treasuries without sacrificing quality. Issued by various agencies of the U. S. government, they are not direct obligations of the government. But they are considered "moral obligations" and their quality is considered second only to that of direct U.S. Treasury instruments. Treasuries are subject to market fluctuations.
-Collateralized mortgage obligations. CMOs offer superior quality as well as yields that surpass those of Treasury and agency
securities. CMOs are backed by pools of mortgages and principal and interest from these underlying mortgages are passed through from the homeowners to the CMO investor. Since CMOs are collateralized by mortgages, they are usually rated AAA by Standard and Poor's. (Moody's Investors Service and Standard and Poor's are investment services that classify securities according to risk.)

- Corporate bonds. The corporate bond market offers an unparalleled diversity of ratings, quality, maturities, and coupons (income). Besides investment- grade bonds (rated Baa or better by Moody's and BBB by Standard and Poor's), high-yield securities are available for investors willing to take on the additional risk commensurate with a higher yield.
-Tax-free municipal bonds. My most often recommended investment for engineers looking for higher after-tax income is municipal bonds. Income from municipal bonds is exempt from federal taxes, and if you are a resident of the state of the issuer, income is also exempt from state and local taxes. Municipal bonds may be subject to state or local taxes or alternate minimum tax, however. An abundance of new tax-free issues has managed to keep yields in the municipal bond marketplace at relatively high levels. As a result, municipal bonds offer the individual investor an attractive opportunity.

You can also participate in the fixed-income markets in ways other than through direct investment. Consider mutual funds and unit investment trusts. By investing in a mutual fund, you can choose from a portfolio of government securities, corporate bonds or tax-advantaged municipal bonds, among others. You benefit from the expertise of professional portfolio managers who select and monitor a variety of securities, diversified by coupon rate and maturity.

A unit investment trust (UIT) is a fixed portfolio of securities. Fixed-income UITs provide monthly income and are one of the most convenient ways to own bonds.

Henry Wiesel is financial consultant with Shearson Lehman Brothers, 1040 Broad St., Shrewsbury, NJ 07702; (800) 6312221 (U. S.) or (800) 221-0073 (N. J.) He is also a qualified pension coordinator. Wiesel invites questions and comments, which should be addressed to him clo the news editor.

When agencies and issues overlap: A chart from the U. S. Commerce Department's International Trade Administration shows the many issues facing the electronics industry and the various federal agencies responsible. Areas that once were distinct now are intertwined. More coordination of policies is needed, says the ITA. The chart appears in the ITA's report The Competitive Status of the U. S. Electronics Sector. (IPR: intellectual property rights.)

Competitiveness Issues
and U.S. Government Agencies Responsible


## More OP Amp Options

## Solve your toughest noise, DC, and dynamic error problems.

Need ultra-low noise or bias current? High speed? Exceptional precision? Low Power? Best performance /price?


Advanced wafer-level laser trimming assures maximum precision and stability for Bur- Brown op amps.

Choose the perfect part for your application from our selection of versatile OD amps. No other supplier offers such a variety of performance options. With over 35+ years of op amp design, manufacturing, and quality assurance experience, no other supplier makes parts as good as these.

## Performance Choices

## Low Power, Dual <br> OPA1013

- $150 \mu \mathrm{~V}$ max offset
- $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max drift
- +5 V to $\pm 15 \mathrm{~V}$ single or dual power supply
- from \$2.30*


High Speed
Current-feedback
OPA603

- $1000 \mathrm{~V} / \mu$ s slew rate
- 100 MHz ( $\mathrm{G}=1$ to 10$)$ bandwidth
- $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ supplies
- from \$4.95*


## Low Noise, High Speed

 OPA627/637- 450 ns ( $0.01 \%$ ) settling
- $4.5 \mathrm{nV} \sqrt{\mathrm{Hz}}$ at 10 kHz noise
- $0.8 \mu \mathrm{~V} / \mathrm{C}^{\circ}$ max driff
- from $\$ 7.50^{*}$

Low Noise, Ulitra-Precision OPA177/77

- industry-standard replacement
- $0.1 \mu \mathrm{~V} / \mathrm{C}^{\circ}$ max drift
- 1.5 mA typ quiescent current
- from 95\%*


## High Performance, RF/Video <br> OPA620/621 <br> - 500 MHz gain-bandwidth <br> - $\pm 100 \mu \mathrm{~V}$ offset <br> - $500 \mathrm{~V} / \mu \mathrm{s}$ slew rate <br> - from \$9.95* <br> Even more OP Amps

Our new Operational Amplifiers guide contains key product specs, applications information and more . . . including info on our newest amps. This free selection guide, data sheets, and evaluation samples are available now from your Burr-Brown sales rep or call 1-800-548-6132
for immediate assistance.
Burr-Brown Corp.
P.O. Box 11400

Tucson, AZ 85734
*U.S. OEM prices, in 100 s

## PEASE PORRIDGE

## What' Aul This Tefion STUFF, ANYHOW?

0nce upon a time, a long time ago, a friend of mine, Arnie Liberman, designed a really good operational amplifier with a very low bias current-less than 0.1 pA . Now, when you want to measure and test a current as small as that, you don't just measure the I $\times \mathrm{R}$ drop across a resistor, because even with a $100,000-\mathrm{M} \Omega$ resistor, it's hard to get resolution or accuracy. ( 0.1 picoamperes $\times 100 \mathrm{kM} \Omega=$ just 10 mV ). So Arnie set up a test with an integrator. If this amplifier had an output drift rate (or ramp rate) of 5 $\mathrm{mV} / \mathrm{s}$ with a feedback capacitor of 10 pF , that would prove that the amplifier's input current was 5 milli $\times 10$ pico, or 50 femtoamperes.

But you can't just run an integra-


BOB PEASE
OBTAINED A BSEE FROM MIT IN 1961 AND IS STAFF SCIENTIST AT NATIONAL SEMICONDUCTOR CORP., SANTA CLARA, CALIF. tor without resetting it occasionally. And Arnie knew you could not easily find a relay that would short out the feedback capacitor without introducing lots of leakage and a bad jump when you turned off the drive to the relay's coil. So he made up a "relay" by applying a lever to a long pushrod which reached into the sealed box where the test was going on. The push-rod would close the contacts and short out the capacitor. Then when you backed off on the push-rod, the integrator would integrate the current, and all you have to do is measure the output's $\mathrm{dV} / \mathrm{dt}$ to tell if the input current was within spec. And this worked fine, even at the level of
small femtoamperes.
It worked fine in 1971...it worked okay in 1972...it worked in 1973. But after you started the test, you had to wait many seconds for the output $\mathrm{dV} / \mathrm{dt}$ to stabilize to the point where you could get the right answer. Later, in 1973, you had to wait almost a minute to get the right answer.

In 1974, when you had to wait 3 or 4 minutes to get any valid reading, somebody in Production Test finally complained to Arnie that you couldn't get very many units tested in a day. So Arnie went to troubleshoot the test fixture. And he was puzzled for a while. What could cause such an erroneous reading? Soon, he realized that the push-rod was the culprit. If you pushed it back and forth, just a tiny bit, the integrator went berserk. But how could that be? The push-rod was made of Teflon. And it slid in Teflon bushings. How could there be a big error caused by the push-rod?

But as it turned out, that was indeed exactly the problem. When the push-rod slid in its bushing, it generated thousands and thousands of volts of static electricity. Now, on most ordinary insulators, those charges would drain off shortly. But because Teflon is such a good insulator, the charges would bleed off over a long, long time (through the air). Some of this charge would go into the summing point of the amplifierfor many seconds.

As the Teflon got drier with time, the time constant got longer and longer until he had to fix it. Arnie replaced the Teflon push-rod and Teflon bushing with a grounded metal push-rod, in a grounded bushing, with just a tiny sliver of Teflon insulator on the end that pushed against the switch contacts. The problem was banished. It just goes to show that if you have the best materials,
and the finest concept, and you misapply things just a little, you can get some terrible results.

Recently, I was testing some of my operational amplifiers, LPC662's, with MOSFET inputs. The bias current was consistently down in the 2 - or $3-\mathrm{fA}$ area. It was so small that it really was hard to measure. I had a $10-\mathrm{pF}$ integrator running, similar to Arnie's, but I was trying to get 20 times greater resolution. The resolution was marginal, as there were some jumps in the signal. The signal had long tails and additional errors if you tested a good amplifier after a bad one had pegged. And the switches didn't always give zero error on a damp day. So I wrote down a list of the fixes I needed, and I set my new technician Paul to work on them.

Paul made some imaginative and bold improvements. I had suggested that he should plot the ramp on a strip-chart recorder. Paul set up a digitizing scope and programmed it to spit out the answer scaled directly in femtoamperes.

I asked Paul to set up a simple circuit to drive a 6 -V reed relay so there wouldn't be much charge coupled into the circuit from the voltage that drives the coil. Paul set up a clever adaptive circuit to take advantage of the small difference between the relay's pull-in and drop-out current, so that he fed the coil 2.6 V all of the time. You only had to hit the coil with a small pulse of voltage, positive or negative, to close or open the contacts, respectively.

I cautioned him that if the wires wiggle, they can couple a lot of charge and noise into the input. Paul strung the whole circuit up on rubber bands, as a shock mount, so that people walking on the floor nearby would not ruin the measurement.

Also, I cautioned him that we would soon need a good, low-leakage socket, guarded with Teflon insulation. Again, Paul gave me better than I asked for, with a big slab of Teflon for all of the components to be mounted on or above.

I explained to Paul that the slow recovery from overload was caused by the silver-mica feedback capaci-
N 115


# How To Avoid Losing Face On Your Color LCD Display. 

Face it. The first thing everybody notices about your newest laptop is the display quality. Is it bright? Are the images clear and well modeled? Are the colors vivid?

With Cirrus Logic LCD VGA controllers, your answer is yes. Which is why we're the leading supplier of display controller chips in the laptop and notebook market.

For life-like 3-dimensional imaging, Cirrus Logic color LCD controllers offer technology leadership for your color products. With direct support for the latest active-matrix color LCD panels. Our controller chips do more than support your panel's color capabilities - they enhance it with full VGA color support and a fuller color palette. To give you color so good it competes with CRT quality.

Our monochrome solutions give you displays that PC Magazine called "the stars of our VGA color-mapping tests"* with up to 64 shades of gray. And with a lower dot clock rate, your power consumption
is lower than other solutions for longer battery operation.

Cirrus Logic LCD controllers are fully compatible with the popular PC video standards and will work with LCD, plasma, or electroluminescent displays.

Simplify your design job. A higher level of integration gives you all this in the smallest form factor available. We also supply software and hardware design notes and full design support. You get the results you want quickly and easily.

Design a more competitive product. One that looks better - and makes you look better. That lasts longer on a battery. Use the display solutions from a proven technology leader in laptop and motherboard VGA: LCD controller chips from Cirrus Logic.
$\Gamma$ Get the picture. Get more infor mation on LCD controllers.
Call 1-800-952-6300, ask for dept. LL34


Cirrus Logic monochrome LCD controllers will also make everything from realistic scanned images to business charts look tastier.

©1991 Cirrus Logic, Inc., 3100 West Warren Avenue, Fremont, CA 94538 (415) 623--830; Japan: 462-76-0601; Singapore: 65-3532122; Taiwan: 2-718-4533; West Germany: 81-52-2030/6203 Cirrus Logic and the Cirrus Logic logo are trademarks of Cirrus Logic, Inc. All other trademarks are registered to their respective companies. *PC Magazine. March13,1990, p. 204.

## PEASE PORRIDGE

tor which had poor dielectric absorption. I gave him a capacitor that I had made-filled with air-about $0.5-\mathrm{in}$.-by- 2 in.-by- $4-\mathrm{in}$. of air, to make a $5-\mathrm{pF}$ capacitor. It had copper plates and guarded copper side-frames.

Now, first of all, why am I telling you all of these details? If I design a tester with greatly improved performance to help me test a really highperformance product, why should I tell all our competitors so that anybody in the world can test their products using the improved tester? Why should I give away all of these hardearned secrets?

Here's a preliminary answer: It's probably true that some competitors might learn how to test better and faster if I give them my techniques. But my customers will also learn faster . There are more of them, and it's more important to teach them, because they're still trying to come up the learning curve. There's not much point in keeping secrets about testing if our customers are kept in the dark. It's just not fair to make your customers guess what is a good way to test your products.

Note that that is not the same as telling the customer exactly how we test it (we have testers, big expensive Teradyne setups, with monstrous interface boxes and complex software, and it would be much too complicated to tell everybody exactly how we run each test). But we do feel obligated to give any customer a good, valid test circuit that gives the same data as our production tests.

Okay. Paul set up this fixture. But there were a few little problems. For one, the output ramp would occasionally give a jump at random times. This jumping seemed worse than previously. Also, I asked Paul to test a whole group of parts, and he said, well, it would take longer than one day to test those parts.

OH ?? I knew Paul could test those parts in less than a day-unless there was something wrong. I asked, well, why can't you test a part in a

minute or two? He replied, "The output is off-scale and doesn't even come on-scale for 2 minutes." That didn't seem right. It wasn't until 3 days later that I slapped myself on the forehead at 6 A.M.-it was the Teflon factor. Paul had added lots of Teflon around the circuit, and the charge stored on its surface was the major cause of the long tails. When I got to work, I asked Paul to cover up as much of the Teflon as he could with aluminum foil-and ground it. He said the settling got a lot better. So he then removed all of the Teflon, and the slow settling went away. Just like Arnie's problem and Arnie's solution, 16 years earlier!

Keithley data sheets-and some notes in Jiri Dostal's book* about cosmic rays and charge.

Dostal observed that when a cosmic ray or alpha particle or other energetic subatomic particle passes through matter, it often causes a discharge of electrons. If there's a sensitive detector nearby, some charge may come through the air and cause several thousand electrons to arrive at the detector.

Not just one electron, but several thousand-hey, that was the size of the jumps we were seeing- $5 \mathrm{pf} \times 10$ mV is about 50 femtocoulombs, equal to 300,000 electrons. So we researched a little more and realized that if we made a smaller volume of air adjacent to the delicate summing point of the amplifier under test, we should be able to cut down on the rep rate of these little jumps. So we're now preparing two feedback capacitors. We're not sure which one we will use, but they should both work quite well.

One has an air dielectric, but it's only 1 in . by 1.2 in . with $0.080-\mathrm{in}$. spacing between the plates. It will have less than $1 / 10$ th of the volume of the old air capacitor. The other feedback capacitor will use about 5 inches of twisted pair, using one

The next problem was with those darn jumps. Now, we could program the tester, not just to test the ramp for 60 seconds, but to test for six 10 second segments. If the answer was the same for 3 or 4 of the segments, then that is probably valid data and we should just ignore segments where the data had a big JUMP. Yes, we could do that. But, where did these jump errors come in?

The jumps were only 10 mV or so, always in the same direction, and at random times. Older fixtures did not have as many jumps. Why? The answer seemed to be related to that nice big feedback capacitor I had made. The circuit did have fast set-tling-not such a long tail as the older silver-mica feedback caps. But Paul spotted some literature-some
piece of bare bus wire, and another wire with sleeving made of...Teflon. If you put it in the right place, Teflon is really good stuff. Some time I will tell more about which capacitor we used, and the other details we need to test for femtoamperes. Sockets?? Relays?? Ha!!
All for now. / Comments invited! / RAP / Robert A. Pease / Engineer
ADDRESS:
Mail Stop C2500A
National Semiconductor
P.O. Box 58090

Santa Clara, CA 95052-8090
*Jiri Dostal, Operational Amplifiers, Elsevier Scientific, 655 Avenue of the Americas, New York, NY 10010; (212) 989-5800. About $\$ 113$.

# MEGA MEMORY. 

| SONY HIGH-DENSITY SRAMS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MODEL | CONFIG. | SPEED (ns) | PACKAGING | DATA RETENTION |
| CXK581000Р* | $128 \mathrm{~K} \times 8$ | 100/120 | DIP 600 mil | L, LL |
| CXK581000M* | $128 \mathrm{~K} \times 8$ | 100/120 | SOP 525 mil | L, LL |
| CXK581100TM* | $128 \mathrm{~K} \times 8$ | 100/120 | TSOP | L, LL |
| CXK581100YM* | $128 \mathrm{~K} \times 8$ | 100/120 | TSOP (reverse) | L, LL |
| CXK581001P CXK581001M | $\begin{aligned} & 128 \mathrm{~K} \times 8 \\ & 128 \mathrm{~K} \times 8 \end{aligned}$ | $\begin{array}{\|l\|} \hline 70 / 85 \\ 70 / 85 \end{array}$ | DIP 600 mil SOP 525 mil | $\begin{gathered} \mathrm{L} \\ \mathrm{~L} \end{gathered}$ |
| CXK581020SP | $128 \mathrm{~K} \times 8$ | 35/45/55 | SDIP 400 mil |  |
| CXK581020」 | $128 \mathrm{~K} \times 8$ | 35/45/55 | SOJ 400 mil |  |
| $*$ Extended temperature range available. $\begin{array}{l}\mathrm{L}=\text { Low power } \\ \mathrm{LL}=\text { Low, low power. }\end{array}$ |  |  |  |  |

## MEGA COMMITMENT.



As you can see, Sony's more committed than ever to meeting your high-density SRAM needs.
Just consider the enhancements we've made in a few short months: TSOP and TSOP-reverse packaging.Low data retention current. And extended temperature range.

All based on our unique 0.8 -micron
CMOS technology, and available in 32-pin DIP and surface-mount plastic packages.
Then consider our ever-increasing production capabilities. We've just added yet another SRAM facility in Japan. And acquired a large AMD facility in San Antonio, Texas.

So you can really count on us in a crunch.
Need more proof we're serious about your each and every SRAM need?

Call us. We've got more breakthroughs on the way. Well over 100 SRAM products spanning the performance spectrum. And the desire to meet-or exceed - your toughest performance spec.

Sony high-density SRAMS are shipping now, complete with competitive pricing. So call (714) 229-4190 today. Or write Sony Corporation Of America, Component Products Company, 10833 Valley View St., Cypress, CA 90630, Attention: Semiconductor
sales. FAX (714) 229-4285.

## PRocess And Design Bring

 FAST, Low.Cost 0p AMPS> Op Amps From 18-V, Standard Bipolar Process Challenge Speed/Bandwidth Of ComplementaryProcess Devices.

0

## Frank Goodenolgh

ver the past few years, devices built on complex and expensive complementary-bipolar processes have dominated the highspeed/wideband IC op-amp arena (ELECtronic design, April 12, 1990, p. 45). The one exception to that, of course, is fast-settling devices with JFET input stages. But even several FET-input op amps are now built on these complementary processes. Nonetheless, process and circuit designers at Linear Technology Corp. (LTC) felt there was lots of life left in the fast lane for op amps from non-complementary processes. Their goal: Challenge the performance of today's fastest IC op amps, but beat them on cost. To achieve it, build them on processes that do not own the fast vertical pnp transistors of a complementary process.

The development process at LTC took two tacks. One produced the LT1190 family containing three videobandwidth op amps and 2 video-bandwidth gain blocks with high-impedance differential inputs. The second approach produced the LT1122, one of the fastest-settling IC op amps with a JFET input. The 1190 family is built on a conventional (non-complementary) $18-\mathrm{V}$ bipolar process. The LT1120 FET op amp is constructed on LTC's conventional $40-\mathrm{V}$ bipolar process, which builds unique, polysilicon, FET gates (JFETs can be added to virtually any bipolar process). These are maximum voltage ratings. Unless noted, all other specifications for the LT1190 family are typical, but maximum and minimum ratings will be available by March. Specifications for the LT1122 are maximums or minimums for the lowestgrade units.

Aimed at a wide range of video-signal applications, the


A SINGLE-ENDED SECOND STAGE in members of the LT1190 IC amplifier family put feedforward circuitry around a slow pnp level shifter located inside a Miller-compensation loop. The circuit cuts the settling time of older designs yet slews and settles symmetrically. The LT1193/94 video gain blocks add a second differential stage on the front-end to provide $100 \mathrm{k} \Omega$ of resistance at both inputs.

## FAST-SETTLING IC OP AMPS

five members of the LT1190 family have much in common, plus a few important differences. The three op amps-the LT1190, LT1191, and LT1192-offer minimum stable closed-loop gains of $+1,+1$, and $\pm 10$; gain-bandwidth products of 50 , 90 , and 400 MHz ; and open-loop gains of 85,90 , and 100 dB , respectively. Driving $1000 \Omega$, all five slew at 450 $\mathrm{V} / \mu \mathrm{s}$, which translates into a fullpower bandwidth of 24 MHz for a $6-\mathrm{V}$ pk-pk output swing from a $\pm 5$-V supply.

## Speedy Settlers

The LT1190/91/92, which are true op amps, fill applications from conditioning and processing wideband signals to driving flash analog-to-digital converters (ADCs). In addition, because the LT1190 and LT1191 are stable at a gain of one, they lend themselves to fast integrators and active filters. Though their primary use isn't handling fast pulses with precision, their settling time to within $0.1 \%$ ( 10 bits) for a $3-\mathrm{V}$ step is still a mere 100 ns . Settling is symmetrical (both positive- and negative-going signals settle in similar times and with relatively similar waveforms) without a thermal tail, and the high open-loop gain ensures accuracy.

The speed and bandwidth of all five chips is a function of their process and of their architecture, for which two patents are pending (see the figure). A new circuit replaces the typical IC op amp's differential second stage with a single-ended lev-el-shift circuit using a slow, lateral pnp transistor followed by a singleended npn gain stage. The signal's high-frequency components are carried around the level shifter by a feed-forward capacitor. Locating the feed-forward path within the gain stage's Miller-compensation loop eliminates the unsymmetrical settling caused by feed-forward techniques that were used in previous fast op amps, such as the 118. In more "back-to-the-future" technology, the chip continues the single-ended signal path, swapping the almost universal complementary output stage for a class-A emitter-follower circuit.

A major feature of each family member involves providing the necessary current-up to 50 mA -to drive highly capacitive loads and $50-$ to- $100-\Omega$ matched transmission lines. Operating from $\pm 5-\mathrm{V}$ supplies, the op amps can put $\pm 3.8 \mathrm{~V}$ across 1000 $\Omega$. From $\pm 8$-V rails, the output rises to $\pm 7 \mathrm{~V}$, dropping to only $\pm 6.5 \mathrm{~V}$ for a $100-\Omega$ load. All five can also operate from a single $5-\mathrm{V}$ supply, producing an output swing of 3.75 V , albeit with somewhat reduced speed and narrower bandwidth.

The LT1193 and LT1194 differential video gain blocks have the same basic core circuitry as the op amps. However, an additional differential stage has been added on the frontend. The inputs for both deliver an input resistance of $100 \mathrm{k} \Omega$. The input voltage generates a differential current in the input npn transistors, a current that's matched by the second, and identical, stage connected to the feedback resistors. These internal thin-film devices set the LT1194's gain at 10. They're added externally by users of the LT1193 to create gains between two and several hundred. Bringing the LT1194's balance pins high, which can be done in a few nanoseconds, cuts the gain to as low as unity to limit gain under over-signal conditions, or within an automatic-gain-control loop.

With a $50-\mathrm{mA}$ output capability, driving cables represents a major application of the LT1193 and LT1194. Their differential inputs simplify handling signals from balanced lines. Each amplifer's high commonmode rejection ratio of over 80 dB is unique among high-speed video gain blocks. The LT1193 and LT1194 easily reject the common-mode noise often picked up on long runs of shielded cable or twisted-pair wiring. And running the LT1193 at a gain of 2 makes up for the losses in a doubly terminated line.

Like all high-speed/wideband circuits, you pay for the performance. Quiescent current runs 32 mA in the op amps and 35 mA in the gain blocks. Ten of those milliamperes flows in the class-A output stage. However, bringing the ICs' shutdown pin to the minus supply rail
drops the current to just 1.2 mA .
Aside from the fact that it's a fast/ wideband op amp, the FET-input LT1122 has little in common with the LT1190 family. Its venue is handling fast pulses accurately. All grades not only settle plus and minus $10-\mathrm{V}$ output steps to within $0.01 \%$ of final value in under 540 ns , but that specification is guaranteed. Moreover, every A- and C-grade device coming off the line is tested for it. In the past, measuring this parameter (to 12-bit/ $0.01 \%$ accuracy) on a production basis has been time-consuming and thus "expensive." Even when this parameter was guaranteed, testing was usually performed on a sampling basis.

## New Test Circuit

To cut costs, test engineers at LTC developed a new test circuit using two poles of the LTC201A, their high-speed quad analog switch, as a flat-topped, $\pm 10-\mathrm{V}$ signal generator. Slew rate runs $50 \mathrm{~V} / \mu \mathrm{s}$, which translates into a typical full-power bandwidth of over 1 MHz . Unity-gain bandwidth typically runs 13 MHz (all LT1022 specifications are for the lowest-grade devices).

Many high-speed applications don't need the low bias current of a FET-input op amp. However, those that do, such as integrators, sampling amplifiers, and photodiode cur-rent-to-voltage (I-to-V) converters, will relish the LT1122's 100-pA bias current. Moreover, because the LT1122 is stable at noise gains to unity (unlike some fast, FET-input IC op amps), it's truly at home as an I-to-V converter. As a result, it can service 12-bit, current-output digital-to-analog converters (DACs). Though such DACs don't usually need picoampere bias currents, they do require fastsettling I-to-V converters. Buffering the output of high-speed analog multiplexers (which are continually getting faster) with 12-bit accuracy represents an additional LT1122 application, usually demanding the FET's inherent high input impedance.

As with the LT1190-family op amps, the LT1122 also combines high open-loop gain ( 103 dB driving $1 \mathrm{k} \Omega$, which is very high for a FET-input IC

## FAST-SETTLING IC OP AMPS

op amp) with symmetrical slewing and settling. The result is total typical harmonic distortion of $0.001 \%$ (for a $7-\mathrm{V}$ rms output and a $5-\mathrm{k} \Omega$ load, over 20 Hz to 20 kHz . With such low distortion and a $1-\mathrm{MHz}$ power bandwidth, the LT1122 should find wide acceptance in the audio community. Even when driving $600-\Omega$, open-loop gain is still above 100 dB .

Offset voltage, while not in the OP-07 class, is under a millivolt (900 $\mu \mathrm{V}$ ) and common-mode rejection ratio is 80 dB -numbers that are superior to those of most FETs. Driving $600 \Omega$ and operating from $\pm 15-\mathrm{V}$ rails, the LT1022's output swings $\pm 11.5 \mathrm{~V}$ and its supply current is 11 mA . It should be noted that like most FETs, the FET-input op amp needs split supplies. It can operate, however, from $\pm 5$-V supplies even though performance is reduced.

Only marginal differences separate the premium A and B grade devices from the lower C and D grades. For example, the offset voltage, slew rate, settling time, and openloop gain of the premium units run $600 \mu \mathrm{~V}, 60 \mathrm{~V} / \mu \mathrm{s}, 540 \mathrm{~ns}$, and 105 dB , respectively. Under similar conditions, these specifications for the lower-grade units run $900 \mu \mathrm{~V}$, $50 \mathrm{~V} /$ $\mu \mathrm{S}, 590 \mathrm{~ns}$, and 103 dB , respectively. Both grades are available tested (and untested) for the settling-time specification.

## Price And Availabilty

Members of the LT1190 family come in plastic (commercial) and ceramic (military) 8-pin DIPs and SOICs (commercial). In quantities of 100 , the plastic DIP versions cost $\$ 2.25$ each for the LT1190, $\$ 2.40$ each for the LT1191 and LT1192, and \$2.95 each for the LT1193 and LT1194. The LT1122 comes in similar packages and temperature ranges. In quantities of 100 , the LT1122DCN (low grade, plastic DIP with settling time not $100 \%$-tested) goes for $\$ 2.50$ each. The LT122CCN, the same op amp that's $100 \%$-tested for settling time, goes for $\$ 2.95$ each in 100s. Small quantities of all devices are in stock.

Linear Technology Corp., 1630 McCarthy Blvd., Milpitas, CA 95035; Bob Scott, (800) 637-5545.

CIRCLE 512

| How Valuable? | Circle |
| :--- | ---: |
| HIGHLY | 555 |
| Moderately | 556 |
| SLIGHTLY | 557 |

## LOGIMER 3 POD EPROM EMULATOR

If you've ever needed to emulate any of the following EPROMS (2764, 27128, 27256 \& 27512) simultaneously, then our LOGIMER 3 POD

EPROM EMULATOR is a must.

## FEATURES:

- Expandable to 6 Pods
- Split and Merge for Even/Odd Files
- Reduction of Programming Problems in Eproms User Development
- Data Transfer Check
- Calculation and File Checksum
- Easily connected to Centronics Port and Test System
ORDER YOUR EMULATOR NOW
Major Credit Cards Accepted

418 Bridge Street, Lowell, MA 01850
Fax: (508) 453-7395
Call Now To Qualify For Your Free Demonstration Diskette
1-800-TPI-TI11 (874-8411)
CIRCLE 106

## The best way to a man's stomach...NordicTrack



World's best aerobic exerciser.
NordicTrack duplicates the motion of cross-country skiing, what most experts agree is the most efficient and effective aerobic exercise.

It burns more calories in less time than any other kind of exercise machine. Up to 1,100 calories per hour according to tests at a major university.

Besides burning calories it strengthens the heart, tones the muscles and improves stamina. And it's much less stressful on the body than running and high-impact sports. Working out on NordicTrack also boosts creativity and productivity and lowers stress, making you feel as good as you look.

## It's time to change <br> the spare tire.

Unlike most inhome exercisers, NordicTrack works all the major muscle groups of the body including the arms, legs, buttocks, shoulders and yes, even stomach.

So what are you waiting for? Call NordicTrack today.

## Nordicrack



## Free Brochure $\overline{\&}$ Video

Call Toll Free in U.S. and Canada 1-800-328-5888
Please send me a free brochure.
$\square$ Also a free video tape $\square$ VHS $\square$ BETA
Name
| Street
| City
$\qquad$
_State
Zip $\qquad$
Phone
141C Jonathan Blvd. N. Chaska, MN 55318
2780

## Embedded Controller Board 0ffers In-System Reconfigurability dav burasy

Acompact circuit-card assembly, which is about the size of a large stick of chewing gum, can give designers a reprogrammable, embedded CPU to tackle demanding control tasks. The assembly combines a high-integration processor and up to 256 kbytes of battery-backed static RAM. The first version of the Flip-Stik module from Dallas Semiconductor-the DS2340-employs the NEC V40 processor, an 8086 software-compatible CPU with many on-chip features, including a serial port, interrupt controller, timer-counter, and DMA controller. Also included on the mini circuit card are up to 256 kbytes of CMOS SRAM, a lithium battery, and the recently released DS5340 Micro Softener chip, which ensures crashfree recovery due to unstable power.
The DS5340 replaces more than half-a-dozen other circuits to implement a power monitor, a watchdog timer, an address decoder, a dualport register file, and parallel I/O ports. To aid in systems startup, there's a clock oscillator, a bootstrap ROM, a bootstrap loader, and the ability to turn blocks of RAM into nonvolatile memory by powering the RAM in the low-voltage backup mode from the 3 -V lithium cell.
An option-can be included on the module-is Dallas' DS1283 real-time clock; with the option, the module's part number becomes DS2340T. The 1283 is a permanently powered clock and calendar circuit that keeps track of hundredths of seconds, seconds, minutes, hours, days, date of month, months, and years.
The Flip-Stik module has the same physical size as the 72 -contact highcapacity single-in-line memory modules typically used in computer systems. However, rather than one row of contacts, the card has two rows of 72 contacts each-one row on each of the long sides of the small pe card. Side A is intended for single-board systems and provides three bytewide bidirectional I/O ports. One of

those ports can alternatively serve as eight interrupt inputs. The two other ports can be configured as a high-speed interface to allow the DS2340 to act as a peripheral controller to a host microprocessor system.
On the B-side of the SIMM are all of the address lines from the V40 as well as the DMA handshake and bus control lines for system expansion. A system could thus be converted from non-expandable to expandable just by flipping the module over and inserting side B rather than side A. Signals common to both edges of the card include the nonmultiplexed address lines A15-A8 as well as the multiplexed address/data bus, AD7AD0, as well as the memory and I/O control lines. Also included are the V40's serial port and counter-timer I/O lines and all of the CPU's interrupt input lines except for lines 5 and 7, which are dedicated for the timekeeper chip and the softener chip, respectively. Both sides of the card also bring out three lines for the DS5340's Port A, as well as the crystal inputs, the Reload control pin, several Chip Enable signals for offcard memory, and a latched A16 Address line from the V40.
On-card Memory options for the DS2340 include 16, 64, 160, or 256
kbytes of nonvolatile static RAM, which can be controlled by the five operating modes of the Flip-Stik. The modes set up various control lines to serve as memory control signals and determine whether the signals are intended for a closed, non-expandable system or for an expandable, more flexible system.

Because the processor on the FlipStik is software compatible with the 8086, software can be developed directly on an IBM PC or compatible. That also gives users many development tools to choose from.

Furthermore, software designers for the Flip-Stik can take advantage of many software tools that already run on PCs for native-language code development. Because the V40 can run 8086 -based software, a PC-type BIOS for the V40 Flip-Stik will be developed; it's scheduled for release in the second quarter of this year. Once that's available, the Flip-Stik will be able to run many of the DOS-compatible application packages.

Prices for the DS2340 start at $\$ 53.40$ in 1000 -unit quantities. Delivery is from stock.

Dallas Semiconductor Corp., 4350 South Beltwood Pkwy., Dallas, TX 75244-3292; Don Folkes, (214) $450-0400$.

CIRCLE 301

## NEW PRODUCTS <br> dIGIIAL IGS

## PC PR0DUCTS SIMPLIFY LAPTOP DESIGNS

Ahost of PC products from VLSI Technology Inc. aims at designs ranging from low- to high-end PC/AT-compatible systems, including laptop and notebook PCs. The products include the VL82C325 and VL82C335 cache controllers, the VL82C107 combination chip, and the VL82C312 power-management unit (PMU). The latter two parts combine with the recently announced VL82C310 Scamp-LT PC/AT controller to form a three-chip notebook PC chip set. The cache controllers can operate with the company's Scamp or Topcat chip sets using either 80286 or 80386 microprocessors.
The VL82C325 SX cache controller contains all of the cache control that's needed to implement 80386SX cache subsystems with one or two external cache data RAMs for data memory. Memory configurations of up to 16 Mbytes can be supported. The VL82C335 DX chip uses two or four external cache data RAMs in 80386DX systems, supporting up to 64 Mbytes of memory. The two controllers feature a lookaside architecture that allows the cache and main memory to be accessed in parallel. Just one external AND gate is required and no other glue logic is needed in the system. Both parts can operate in pipelined and nonpipelined modes. Also, both contain a built-in test feature and cache data RAM testability. The parts are housed in 100 -lead plastic quad flat packs. The VL82C325 and VL82C335 cost $\$ 70$ and $\$ 85$, respectively. Samples are available now, with volume production expected to begin in the second quarter.

The VL82C107 combines a keyboard, mouse controller, and real-time clock

with address latches, buffers, DMA acknowledge decoders. This combination is required by the Scamp-LT controller. The part also contains the circuitry necessary to link PC memory cards to the system. It's available now in sample quantities in a 128 -lead plastic quad flat pack. Production will start in the second quarter. Single-unit prices are about $\$ 25$.
The PMU chip reduces overall system power consumption and adds a few features necessary for laptop and notebook PCs. The power reduction is done with activity monitors that detect system inactivity. Upon detection, the CPU clock frequency is slowed down and power is removed from peripheral devices. The chip also integrates some of the ordinary glue logic found in portable systems. This includes chip-select and interface logic for floppy-disk controllers, IDE hard-disk interfaces, serial and parallel ports, and display devices. It's available now in sample quantities. Production will start in the second quarter. Single-unit prices will run for around $\$ 40$.

VLSI Technology Inc., 8375 South River Pkwy., Tempe, AZ 85284; (602) 752-6200. GIGGIF 302

- RICHARD NASS


## IMAGING CHIP SCALES, ROTATES IMAGE DATA

The Bt710 scaling and rotation chip manipulates monochrome images many times faster than standard graphics and general-purpose processors. It has a unique scaling algorithm that scales bi-level images to produce a gray-scale result. Two on-chip DMA channels, which support autonomous operation, manage reads from source-image buffers and writes to destination buffers. The channels translate addresses for image rotations and transfer bit-
aligned blocks to window or framebuffer pixel boundaries. Scaling can be down to $6 \%$ or up to $750 \%$ of the original image. The PixelVue software package lets you manipulate images in a PC or workstation. The Bt710 comes in a 132lead PGA package and costs $\$ 132$ in 100 s. An evaluation kit that includes the Bt710 on an AT-compatible plug-in card costs $\$ 995$. PixelVue development kits start at $\$ 1990$ for the Windows 3.0 DOS environment.

Brooktree Corp., 9950 Barnes Canyon Rd., San Diego, CA 92121; Tom Kovanic, (619) 452-7580. GIRGIF 303
 Input voltages of $5 \mathrm{~V}, 12 \mathrm{~V}$,
24 V and Standard output voltages up to 300 V (special voltages can be supplied) - Can be used as selfsaturating or linear switching applications Operation over ambient temperature range from $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ All units meet MIL-T-27
$(T F 5 S 407 Z)$ secondary can be connected for full-wave or dual bridge All units are magnetically schematics and parts list provided with transformers Delivery-stock to one week SEE EEM
THOMAS REGIER
OR SEND DIRECT FOR
FREE PICO CATALOG

## PICO

 Electronics, Inc. Call Toll Free 800-431-1064 IN NEW YORK CALL 914-699-5514
## Send for PICO's new catalog featuring Ultra Miniature Transformers/Inductors/

 DC-DC Converterstween edges. In addition, users can perform trade-off analysis before schematic capture with the tool's "what-if" capability. An IBM PS/2, PC/AT, or compatible is required with $\mathrm{dV} / \mathrm{dt}$ Plus. There must be 640 kbytes of RAM plus a minimum of 1 Mbyte of extended memory. The product is shipping now for $\$ 795$. The original DOS version and the Macintosh version of $\mathrm{dV} / \mathrm{dt}$ cost $\$ 695$. Designers can obtain a free demo disk by calling the company.

Doctor Design Inc., 5415 Oberlin Dr.,
San Diego, CA 92121-1716; (619) 457-
4545. GIIGIF 305

## PCB TOOLS CONFORM TO MILITARY STANDARDS

Two new tools from Valid Logic Systems, a pc-board reliability analyzer and a documentation tool, comply with military and international standards that include MIL-HDBK-217E, CNET, and Computer-aided Acquisition and Logistics Support (CALS). Viable is a pre- and post-layout analysis tool that lets users predict reliability at the component, board, and system levels. Viable makes its predictions based on device operating voltage, current, power, temperature, duty cycle, and manufacturing processes. CALS-Out is a software package for generating release and process documentation that meets CALS requirements. Users can produce assembly drawings, fabrication drawings, and other documentation in standard formats. In addition, it delivers data files electronically in the International Graphics Exchange Specification (IGES) 4.0 format. Both tools will be available this month. Viable and CALS-Out run on DEC, IBM, and Sun workstations, and cost $\$ 12,000$ and $\$ 6000$, respectively.

Valid Logic Systems Inc., 2820 Or-
chard Pkwy., San Jose, CA 95134;
(408) 432-9400. CTBGIF 304

## TIMING-DIAGRAM T00L TACKLES LARGER DESIGNS

The newest version of the $d V / d t$ tim-ing-diagram software, called dV/dt Plus, uses extended memory to handle larger and more complex timing diagrams. The software automates the manual and tedious task of drawing timing diagrams and supporting documentation. As an analysis tool, it lets designers set propagation delays, verify requirements, and measure time be-

## MCM T00LSET MASTERS FRONT-T0-BACK DESIGN

A number of stand-out features support MCM Engineer, a multichip-module (MCM) design system. The features include component placement, timingdriven routing, high-speed layout analysis, thermal analysis, design verification, and manufacturing integrationall under one user interface. It's tied into schematic entry and logic simulation at the front end, a suite of layout simulation tools in the middle, and manufacturing interfaces on the back. MCM-L, MCM-0, and MCM-C technologies are supported. In addition, MCM Engineer can handle a resolution of $0.001 \mu \mathrm{~m}$ for small thin-film MCMs, and up to 120 layers for co-fired MCMs. Users can choose from three common chip-mount techniques: flip chip, tapeautomated bonding, and wire bond.

MCM Engineer runs on Intergraph workstations, and will be available sometime this quarter. Including all functions, it costs $\$ 85,000$ per seat.

Intergraph Corp., Electronics Div., Huntsville, AL 35894-0001; (800) 826 3515 or (205) 730-2700. GIBGIF 306

## PCB T00L CALCULATES TRACE IMPEDANCES

Support for two more board-trace ge-ometries-buried microstrip and asymmetric stripline-are the latest additions to the LineSim transmission-line simulator from HyperLynx Inc. With the additions, LineSim version 1.42 can calculate the impedance of almost any digital pc-board trace from basic parameters, such as width, thickness, distance from power planes, and board dielectric. Rather than surveying a print-ed-circuit board after layout, LineSim is intended for design of critical traces before layout begins. With LineSim, the circuit to be simulated is specified in a "push-button" schematic: circuit elements are clicked in and out with a mouse. The simulation itself is shown on the screen in an oscilloscope-like display, and is completely interactive. Compilation isn't necessary to resimulate the circuit when a parameter is changed. LineSim 1.42 is shipping now for $\$ 595$. It comes with both a hard-copy and on-line manual.

HyperLynx Inc., P.O. Box 3578, Redmond, WA 98073-3578; (206) 8692320. GIIGIF 307

# Dual PWM-Controller IC Fixes ac Power Factor, Regulates dc 0ut frang Goonsoogh 

Until now, if you wanted to build an off-line switching power supply sporting pow-er-factor correction (PFC), two separate pulse-width-modulation (PWM) controller ICs had to be employed. One ran the boost converter that corrects for power factor. The other ran the more conventional buck converter that followed it, changing the high voltage output of the PFC circuit to regulated, isolated, system supply rails. Micro Linear's ML4819, aimed at 100- to $400-\mathrm{W}$ supplies for PCs, instruments, and peripherals, does both jobs.
The IC contains two PWM controllers that share a common oscillator, voltage reference, and UVLO (undervoltage lockout) circuit. The common circuits eliminate external components, significantly saving both cost and pc-board space. In addition, because the oscillator is shared, there's no need for special circuits to prevent beat notes.

Why power-factor correction? The line current drawn by a typical ca-pacitor-input full-wave rectifiedpower supply is a spike of current that flows at the sine-wave peaks for about $1 / 5$ of each half cycle. Such a load on an ac line represents a power factor of no more than 0.65 . It not only limits the power drawn from a given ac line to about $65 \%$ that of a resistive load, but it's rich in harmonics that can cause dangerous heating in the neutral wires of power distribution systems. By the end of the decade, half of the load on the power grid is expected to be electronic: switching power supplies. As a result, by 1992, Europe is expected to have strict legal limits on power factor, with the U.S. probably on its heels. Moreover, while most $115-\mathrm{V}$ ac lines can provide no more than about $700-800 \mathrm{~W}$ to a load with a power factor of 0.65 , high-end workstations and even today's PC-based systems push a kilowatt.
A power-factor-correcting boost converter using the ML4819 pro-

duces 385 Vdc from ac lines between 90 and 260 V . As a result, it handles the low to high limits of both U.S. and international ac mains. Like most PFC controllers, it employs currentmode control and senses the sinusoidal ac-line voltage. This sinusoidal voltage is multiplied by the output of the error amplifier (the difference between the output voltage and the reference voltage). The multiplier's output becomes the reference for the PWM comparator, which senses the current in the external power-factorcorrecting power MOSFET. Thus, the on-time of the MOSFET is a function of both the 385 V output and the input sine wave, forcing the ac line current to a sinusoidal shape.
The output PWM controller is a conventional current-mode circuit with several added features: a maximum duty-cycle clamp, slope compensation, and cycle-by-cycle current limiting. The controller is recommended for use in the "twoswitch forward converter" topology (see the figure). This circuit offers the distinct advantage of clamping the voltages across the external MOSFETs to a value of 380 V (the output of the PFC converter). Conventional single-switch designs demand MOSFETs rated at twice that voltage, plus a safety factor to allow for the effects of leakage-inductance spikes. One higher-voltage power FET costs more than twice as much as two lower-voltage devices, and its
higher on-resistance yields a supply with lower efficiency-unless a costlier FET is used.
A $15-\mathrm{A}, 12-\mathrm{V} 88-\mathrm{kHz}$ supply running off rectified 120 V ac, built with the ML4819 in the two-switch topology, sports a full-load efficiency of $85 \%$. Power factor runs 0.996 at 15 A off a $120-\mathrm{V}$ line, 0.994 off a $220-\mathrm{V}$ line. Total harmonic distortion (THD) ranges from $2 \%$ with a $7.5-\mathrm{A}$ load off a $90-\mathrm{V}$ line to $33 \%$ with a similar load off a 240 -V line. Similar THDs at 15 A are $6 \%$ and $14 \%$, respectively.
The ML4819 comes in a 20 -pin DIP and goes for $\$ 3.95$ each in quantities of 100 . Small quantities are in stock.

Micro Linear Corp., 2092 Concourse Dr., San Jose, CA 95131; Jon Klein (408) 433-5200.

CIRCLE 323


## Put Reliability Into Your Design!

.. by using automated design verification tools such as SUSIE which automatically checks every pin of every IC during each clock cycle and reports any timing violations, bus conflicts, etc.

## Call for a FREE SUSIE Working Model (805) 499-6867 • FAX (805) 498-7945 Order Desk (800) 48-SUSIE

[^2] nearest you for information.

## Spectrum/Network analyzer Combines Functions

The dual-channel HP 35665A spectrum/network analyzer combines the functions of several instruments in one unit to offer a broad range of high-performance mea-
surement options. The analyzer makes spectrum measurements to 102.4 kHz and network measurements to 51.2 kHz . The $6.4-\mathrm{Mbyte}$ memory permits extended-time capture.
An internal 1.44-Mbyte disk drive

## Just for the Record...

## ...General Scanning builds

the smallest, most versatile OEM recorders on the market.


## NEW...AR-42 Miniature 2" Recorder

The smallest, lightest $2^{\prime \prime}$ recorder available - prints waveforms, background grids, alphanumeric text, graphics. Environmentally tight; 800 dpi resolution.

## AR-40/AR-41 Compact 2" Recorders

 Compact, versatile - broad range of output capabilities, including multi-line text, multi-channel analog data, dot-accessible graphics. Model AR-41 uses host power supply. Model AR-40 includes on- board power supply.


## AR-100 Versatile 4" Recorder

Versatile $4^{\prime \prime}$ unit outputs graphics text, waveforms, real-time annotation. 4 input trace channels with 10-bit dynamic range; up to 800 dpi resolution.

Send for details on General Scanning's broad line of OEM thermal array recorders, or call:

617-641-2702
C $\Rightarrow$ GENERAL SCANNING INC.
Recorder Products Division
37 Broadway, Arlington, Massachusetts 02174

compatible with HP 9000 Series 200 and 300 workstations and MS-DOS computers, stores traces, instrument states, limit tables, and HP Instrument Basic programs. The unit is protected against aliasing and offers 400 -line frequency resolution and digital-zoom capability.

Options that expand the instrument's basic analyzer capabilities include computed order-tracking, ANSIcompliant real-time octave measurements, swept-sine measurements, curve fitting and synthesis, arbitrary source capability, and the ability to run HP Instrument Basic programs.

With advances in signal-processing techniques, the HP 35665 A can make 10 measurements per second with the display on and up to 30 per second in the fast-average mode (a $12.8-\mathrm{kHz}$ realtime rate). Signals can be recorded to a waterfall display at more than 10 updates per second.

The HP 35665A analyzer starts at $\$ 12,500$. Delivery is estimated at 12 weeks after receipt of order.

Hewlett-Packard Co., Lake Stevens Instrument Div., 8600 Soper Hill Rd., Everett, WA 98205-1298; (800) 348-0033 or (800) 752-0900.
GIAGIF 319
JOHN NOVELLINO

## ASSEMBLY CONVERTS 28-PIN DIP PLUG T0 PLCC

Emulators designed for 28-pin DIP devices can be converted to work with PROMs in 28-pin PLCC packages using the SOCON 28DIP6/PLCC converter. The assembly consists of a pc-board with a female production-style DIP socket on top. The board is mounted on a PLCC plug with 50 -mil-space, goldplated round contact pins. The pins are wired one-to-one. The 28DIP6/PLCC costs $\$ 165$ in single-unit quantities; quantity discounts are available. Delivery is stock to 5 days after receipt of an order.

[^3]
## SMALL METAL-0XIDE VARISTORS SOAK UP BIG TRANSIENT CURRENTS

Peak transient currents of 9000 A are within the capabilities of the Sanken Super S series of metaloxide varistors from World Products. The disk-shaped components meet the increasing challenge of protecting sensitive circuitry from the destructive effects of transient voltage surges. Not only do the Super S varistors handle more current, but they do so in a small-er-than-standard package that measures 17 mm in diameter compared with the usual 20 mm .
In extensive testing, the Super S varistors outperformed others from competitors by handling up to 30 times the number of $6500-\mathrm{A}$ surges before the varistor voltage varied by more than $10 \%$. That's the generally accepted standard for device failure. In addition, the Super $S$ varistor was the only device that withstood pulses of 9000 A and remained within spec. Furthermore, the varistors display better temperature stability and a higher energy rating ( 120 joules) than competing devices.

The improved performance in a smaller package isn't a matter of improved materials, but rather of process advances. Sanken slightly changed the material mix in the varistor disks, and

changed their production process to yield more consistent grain barriers in the finished product. The result is higher thermal resistance, which aids in temperature stability.

The Super S series ranges from 130 to 680 V ac rms ratings. Devices are offered in all standard lead spacings and can be taped and reeled for automatic insertion. Epoxy length on the leads is tightly controlled to a maximum of 3 mm to guarantee excellent solderability. Pricing in quantities of 1000 is $\$ 0.25$. Delivery is from stock to eight weeks.

World Products Inc., Protection Products Group, P.O. Box 517, Sonoma, CA 95476; (707) 996-5201.

DAVID MALINIAK

## 4-MM Surface-Mounted Trimmer WITHSTANDS ALL PR0CESSING

Asurface-mounted trimmer is being claimed as the industry's smallest 4 -mm multiturn trimmer. The model 3224 from Bourns Inc. offers superior setting accuracy and long-term reliability. In addition, the device is sealed for compatibility with all surface-mounting placement, soldering, and cleaning processes.
The 11-turn device boasts a rotational life of 200 cycles, which is particularly important in applications where frequent and accurate adjustments are needed. Such capabilities in a $4-\mathrm{mm}$ package make the model 3224 trimmer useful in precision instruments, tele-communication-switching equipment, and industrial-automation controllers and sensing equipment.
Many manufacturing obstacles associated with using electromechanical devices in surface-mounted assemblies are leapfrogged by the trimmer. Some
features that aid in this respect are a smooth-top surface and a flush side-adjustment screw that permits high pick-and-place throughput and yields. Designers will appreciate its industrystandard footprint layout.

The trimmer comes in a broad range of resistance values ranging from $10 \Omega$ to $2 \mathrm{M} \Omega$. Other electrical-performance values include a contact-resistance variation of $1 \%$, temperature coefficient of $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, and resistance tolerance of $10 \%$.
Pricing begins at $\$ 1.98$ in quantities of 1000 to 4999. The trimmers are packaged on 12 -mm-wide tape reels that meet EIA standards. A 7-in. reel holds 500 pieces and a 13 -in. reel carries 3000 . Availability is in eight weeks after receipt of order.

Bourns Inc., 1200 Columbia Ave.,
Riverside, CA 92507; (714) 781 -
5071. Clicir 314

DAVID MALINIAK

## Slam chips And everything in between.

When you need a creative solution for a packaging, size or interconnect problem, talk to the people with the most on the ball. Pacific Hybrid Microelectronics. We're experts in all facets of hybrid and surface-mount technology, no matter how exotic. If your application calls for a swizzle stick, single layer metalized chip, green tape 2 mil spacing, combination or high-density pinhead solution, we can handle it.
Quickly, reliably, and economically.
So the next time a tough problem has you reaching for a drink, reach for the phone instead. And call PHM at 1-800-622-5574 10575 SW Cascade Blvd. Portland, OR 97223 (503) 684-5657 FAX (503) 620-8051



## Proven Reliability

... 100\% Burn-In Tested

- 22 Mfd. to 2,200 Mfd.
- 6.3 WVDC to 63 WVDC
- $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- $\pm 20 \%$ Std. ( $\pm 10 \%$ Opt.)
- High Ripple © 100KHz
- Solvent Tolerant Seal Std.
- Low ESR, Low ESL
- Tape \& Reel Available


## ITECH TIPS

ic type RZS is designed for a wide range of applications including high frequency filtering, high temperature ambients (up to $+105^{\circ} \mathrm{C}$ ), sinusoidal and nonsinusoidal waveforms, high ripple currents, and extremely low temperature $\left(-55^{\circ} \mathrm{C}\right)$ environmental applications. Type RZS offers the high reliability desired in automotive, telecommunications, industrial process control, medical instrumentation and power supply applications. Featuring excellent electrical characteristics across the entire temperature and frequency range including very low impedance, type RZS is designed for long life operation. The low ESL design provides high frequency performance beyond 100 KHz . The low ESR characteristics across the temperature and frequency range yield reliable cool operation at high ripple current levels. The solvent tolerant end seal design is perfect for use with many modern circuit board cleaning systems. Type RZS gives the designer a wide range of characteristics to choose from in a single series.

The Source for Quality, Performance and Delivery. IIINUNS GAPMOTIDR:LLCL

3757 West Touhy Avenve Lincolnwood, Illinois 60645 (708) 675-1760 Fax (708) 673-2850

## SUN-VISIBLE LEDS LIGHT HIGHWAY SIGNS

An LED, bright enough to be seen at 1500 ft . in all ambient-light conditions, is available from ROHM Corp. The SLA-580 Series LEDs feature a $12^{\circ}$ viewing angle that's well suited for use in various transportation-safety applications. The LT3F red model produces

1.75 to 2.5 cd (candlepower) at 20 mA . The MT3F green unit produces 0.4 to 0.6 cd at the same current. In millionpiece quantities, the red LEDs cost under $\$ 0.50$ and the green types under $\$ 0.10$. Delivery is in 10 weeks.

ROHM Corp., 8 Whatney, Irvine, CA 92718; (714) 855-2131. GITHIF 315
MONOLITHIC SENSOR IS FULLY CONDITIONED


Now there's a monolithic 0 -to- 15 -psi pressure sensor with a fully signal-conditioned output. The MPX5100D sensor integrates the sensing element, offset calibration, temperature-compensation circuitry, and signal amplification. Because its output scale is calibrated from 0.5 to 4.5 V , the device is well suited for microprocessor-based systems with analog to digital inputs. Temperature compensation is from zero to $+85^{\circ} \mathrm{C}$. The sensor costs $\$ 45$ in lots of 100. Samples are from stock, and production quantities have lead times of 6 to 8 weeks.

Motorola Inc., 5005 E. McDowell Rd.,
Phoenix, AZ 85008; (602) 2444556. GIVGIF 316

## MILSPEC EL LAMPS MEET NVIS NEEDS



Guaranteed compliance with MIL-L85762A for night-vision imaging-systems (NVIS) applications is offered by the $10 \mathrm{G} / \mathrm{NVIS}$ electroluminescent lamps from ELtech. The lamp is designed for military avionics applications, such as MIL-7788E Type IV cockpit panels, as well as LCDs and floodlights. The key to the lamp's compliance is its filter design, which is just $0.010-\mathrm{in}$. thick and is made from a polycarbonate material. Pricing depends on lamp configuration and quantity. Delivery is in from 10 to 12 weeks from receipt of order.

ELtech, 181 Gibraltar Rd., Horsham,
PA 19044; (215) 441-0404. GTBGF 317

## SEALED KEYB0ARDS WITHSTAND ABUSE

A series of sealed keyboards and keypads is designed to withstand hostile, high-moisture environments, meeting the requirements of ANSI/NEMA

standard 250 for Type 4X enclosures. The Weather Ready Series of Minikey devices hold up in many industrial applications. A broad range of designer colors, double-shot key legends, and standard or custom output codes is available. Call for pricing and delivery.
XCEL Corp., 4290 E. Brickell St., Ontario, CA 91761; (714) 391-4321.

## GIGGIF 318

## That Was Then...

## Quality

 Comes Through the company's first product line of stan${ }_{2}^{\mathrm{pru}} 2$ dard logic devices, and by tigh-sped first-in firstintroduction of hig
$\mathrm{a}^{2}$
ad

## ...This Is Now!



New 10ns, 16Kx 4 Cache SRAM

Remember last May when 33-MHz seemed incredibly fast? That's when Quality delivered 12ns 16Kx4 SRAMs for ultra-fast cache designs.

Today the real action starts at $40-\mathrm{MHz}$, and you'll be glad to know we're not just talking about 10ns devices-but shipping in production quantities right now!

Choose the QS8886 with output enable in 24 -pin PDIP, SOJ, or space-saving ZIP. Or the QS8888 with common I/O in 22-pin PDIP or 24 -pin SOJ. Both give you legitimate 10 ns specs for consistent 10 ns performance, cycle after cycle.

Our 1-micron QCMOS process means low power and high density, and our 6-T cell design eliminates static hold and adds reliability over 4-T and BiCMOS designs.

And because you need more than fast cache to complete your system, ask about our 15 ns FIFO memories and QSFCT" logic family in FCT/A/B/C speeds.

To order 10 or 12ns SRAMS, call 408-986-1700. Ask about our latest High-Performance CMOS data book with logic, cache and specialty memories designed to help you keep pace in the megahertz race. After all, that was then . . this is now!

QUALITY SEMICONDUCTOR

## analog Multiplier IC Handles Signals T0 1 GHz

T
he NE5209 from Signetics aims at applications ranging from automatic gain control (AGC) in cellular telephones or CATV systems to amplitude modulating UHF carriers with video. The NE5209 is basi-
cally an analog multiplier (variable gain amplifier). With its control voltage at 1 V , it supplies a minimum of 23 dB , $\pm 0.4 \mathrm{~dB}$ of gain, from de to 400 MHz . The $3-\mathrm{dB}$ bandwidth is a minimum of 600 MHz . Typically, 5 dB of gain is still


- The Latest Component Technology for Enhanced Performance
- Combined Component Design is Easy To Integrate reducing Circuit Design Costs
- Failsafe Protection for Sensing Over current, Over temperature, Under Voltage Lock and Short Circuit.


CIRCLE 105

available at 1 GHz . Dropping the control voltage linearly to 0 drops the gain linearly to about -40 dB , a gain change of 60 dB . The $3-\mathrm{dB}$ bandwidth of the chip's control voltage is 20 MHz . In an IF strip, three cascaded NE5209s can provide over 60 dB of fixed or variable positive gain. For fixed-gain operation, an on-chip bandgap reference (typically 1.3 V ) can set the control voltage and thus the gain.
Remotely, from a panel, manual gain control of one or more wideband video or RF signals represents another typical application. Alternatively, a host computer can provide the control signal via a low-cost DAC.

Unlike other RF amplifier ICs, the NE5209 is internally compensated, eliminating the need for external networks to tune the circuit for a particular operating frequency. Again, relative to other variable-gain amplifiers, noise increases slowly as gain drops. In most amplifiers, every dB drop in gain adds 1 to 2 dB of noise. However, the NE5209's noise only increases 0.6 dB for each 1-dB drop in gain.
Signal inputs and outputs are both differential, permitting use with baluns in RF applications for impedance matching. The differential output simplifies the job of driving balanced lines. Gain is peaked by matching a $50-\Omega$ source impedance to the chip's $1-\mathrm{k} \Omega$ resistance at each input (see the figure). Output resistance typically runs $50 \Omega$, so impedance matching isn't required. Operating from a 5 -V supply rail and driving $50 \Omega$, the output swings 400 mV pk-pk. The output swings 1.9 V pk-pk when driving $1 \mathrm{k} \Omega$.

In its 16 -pin plastic DIP, the commer-cial-grade NE5209 runs $\$ 14.24$ each in hundreds. The extended-industrial temperature range SE5209 goes for $\$ 17.08$ each in hundreds. The analog multiplier IC is available from stock.

Signetics Co., Div. of North American Philips Corp., 811 Arques Ave.,
P.O. Box 3409, Sunnyvale, CA 94088-3409; Michael Sera, (408) 991 -
4544. G1FHIF312

FRANK GOODENOUGH


## So you thought you had our number.



## ATET Microelectronics/Reading

But the old days have come and gone. Now, at AT\&T Microelectronics in Reading, PA, you'll find a whole new attitude. More aggressive, tenacious and competitive. Our people have the authority and flexibility to help us compete in new markets, and our IC technology is unmatched in the industry. If you can excel in this environment, then you've got our number.

## New Product Line Manager

Responsible for identifying new markets for high voltage IC products, you will need a BS and $5+$ years of experience with solid state relays, and business plan development; IC design and/or applications experience is desirable.

## Strategic Marketing Manager

To develop long range power IC market position, technology direction and product line implementation, you will need product definition skills (power IC, supply design or field applications engineering background), a BSEE and MBA or equivalent marketing/sales experience.

## Product Marketing Engineers

We have several positions available for Product Marketing Engineers with $5+$ years of experience and a BSEE.

One position involves developing new clients and product lines and requires background in ASIC and ECL. IC design and applications engineering experience preferred.

The second position is responsible for linear product marketing to major telecommunications accounts and requires program and project management experience.

You should be accomplished in major account development and be able to handle $\mathrm{P} \& \mathrm{~L}$ responsibility.

The third position will interface with design, applications, process and product engineering, and requires linear bipolar expertise. Experience with custom and semi-custom IC development, proposal development, demand forecasting and pricing are required.

## Applications Engineer

You will need a BSEE and 5+ years of experience in linear bipolar, custom and semi-custom IC design and layout. Knowledge of instrumentation and measurement, ATE, cellular telephone and mass storage is essential.

## Senior CAD Engineer

Responsible for supporting both internal and commercially available systems, your background should include $5+$ years of experience with analog/digital (ECL) bipolar CAD. Experience with the Cadence Analog Artist, Mentor Graphics or Valid Analog Workbench desirable.

Join us in Reading and experience the best of the American lifestyle. Good schools, affordable housing and friendly neighbors. Whether you enjoy camping, skiing, golf or boating, the nearby Pocono Mountains have it all. And when you're ready for the action of the big city, we're just a short trip to New York, Philadelphia or Washington. For confidential consideration, send your resume, indicating position of interest, to: P.E. Henderson, Dept. 1000/ED, AT\&T Microelectronics/Reading Works, P.O. Box 13396, 2525 North 12th Street, Reading, PA 19612-3396. An equal opportunity employer.

#  <br> DIRECT CONNECTION ADS 

New Products/Services Presented By The Manufacturer.
To Advertise, Call JEANIE GRIFFIN At 201/393-6080


THIN MLCs FOR SURFACE MOUNT DEVICES
Rogers' family of thin, surface mountable multilayer ceramic capacitors (MLCs), with a maximum thickness of $0.020^{\prime \prime}(0.5 \mathrm{~mm})$, can be mounted under PLCCs and SOJs used with SIMMs. Can also use on multi-chip modules. Four EIA sizes available: 0805, 1206, 1210, 1812. Choose Z5V or X7R dielectric. Capacitance values from 0.01-0.03 microfarads.
Rogers Corp.,
2400 S. Roosevelt St., Tempe, AZ 85282.
602/967-0624
ROGERS
CIRCLE 251

## Tango-Schematic Series II.' It simply works better.

We listened to sour suggestions and built the best in PC-based schematic capture. More sersatile than OrCAD ${ }^{\text {TM }}$ More features than schema ${ }^{\text {"" }}$ Easier to use than DASH' Thanks to our streamlined interface and integrated approach. Tango-Schematic makes creating complex schematics simple Compare for vourself

## Tango

Tango-Schematic features SEDCO ${ }^{\prime \prime}$
libraries, with ower 8.(00) parts guarant
or accuracy: integrated component creation: true
ISSI/IEEE support: forward- and back-annotation
Postscript and DXF output: free tech support: and much more
its all there for just $\$ 495$-guaranteed. ENHANCED
FEATURES

- FREE EVALUATION PACKAGE

ACCEL. ${ }^{\text {™ }}$ Technologies $\mathbf{w} \mathbf{6 8 2 5}$ Flanders Drive $\quad$ San Diego, CA 92121 USA mernational prices mav vary Contact us for the distributor nearest sou ACCEL TECHNOLOGIES

CIRCLE 253


Electronic Enclosures Catalog on Free

## PC Diskette

Modular electronic enclosures can be easily specified on any IBM compatible PC using a new, free program Selections include vertical racks and siope front consoles for standard or EMVRFI shielded requirements. Work stations and instrument cabinets are also included. Printout can be Faxed or mailed for quotation or order.
Equipto Electronics Corporation, 351 Woodlawn Ave., Aurora, IL 60506-9988, Phone: (708)897-4691, Fax: (708)897-5314
EQUIPTO ELECTRONICS
CIRCLE 254


Easy Emulator Pods\&Adapters - Plug your PLCC and LCC packages into your PC board in minutes, with these easy-to-use adapters

- Emulator/logic analyzer users: Adapt-a-Pod ${ }^{\text {Tw }}$ converts one package type to another (LCC, PLCC, PGA, and DIPS). - Emulator pods and adapters are available in all standard pin counts, with ribbon or ribbon cable headers.
- Custom engineering services and do-it-yourself emulator pod converters. Free catalog.

Emulation Technology, Inc.
2368-B Walsh Ave. Santa Clara, CA 95051 Phone: 408-982-0660 FAX: 408-982-0664 EMULATION TECHNOLOGY

## C for the 8051 Compare:

Benchmark Results-Sample program:
Eratosthenes Sieve Program from BYTE (1/83), expanded with I/O and interrupt handling.

|  | FRANKLIN <br> SOFTWARE <br> C-51 V2.1 |  | MCC51 <br> v1.2 |  | Archimedes <br> ICC51 <br> v2.20A |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Linkage time | 6 sec | 9 | 29 |  |  |
| Execution time | 0.88 sec | 9.00 | 11.45 |  |  |
| Total code size | 1726 bytes | 3798 | 5318 |  |  |
| Compilation time | 17 sec | 18 | 12 |  |  |
| Sieve module <br> size | 541 bytes | 1021 | 736 |  |  |

Call now for your free DEMO disk.

## - FRANKLIN <br> SOFTWARE, INC.

888 Saratoga Ave. \#2 - San Jose, CA 95129 (408) 296-8051 • FAX (408) 296-8061 FRANKLIN SOFTWARE

CIRCLE 260

## DIRECT CONNECTION

## FREE FOR ALL

Free for all who call Omationa PC board layout demo disk! Try SCHEMA PCB for FREE and optimize designs for boards as large as $32^{\prime \prime} \times 32^{\prime \prime}$, 30 layers, right on your PC. Call Omation for your FREE demo disk today!

1-800-553-9119
OMATION
CIRCLE 259

## DASP100



## 100 MHz

DATA ACQUISITION \& SIGNAL PROCESSING

* 100 MILLION SAMPLES PER SECOND
* 256k SIGNAL MEMORY (EXPAND TO 2 MB)
* 10 MIPS DSP (320C25)
* EXTENSIVE HARDWARE \& SOFTWARE SUPPORT
* 3 DATA ACQUISITION MODES
* MULTI-CHANNEL CAPABILITY

ALSO ASK ABOUT OUR NEW DASP25!


357 N. Sheridan St. \#119
CORONA, CA 91720
(714) 734-3001

FAX: (714) 734-4356
SIGNATEC
CIRCLE 265


- A 4 K frame trace buffer with advanced searching capabilities.
- Hypertinked On-line help guides you through the emulation process.

E Best Pertormance Analyzer in the industry.

- iceMASTER connects sasily to your PC, requires no disassembly, or expansion slots. Works on any PC (DOS or OS/2), MicroChannel or EISA. Even laplops! - Supports more than 50 different 8051 lamily derivatives. M68HC11 support wil be available eary in 1991.
- Try iceMASTER risk free! Salisfaction Guaranteed or return for a full refund|**
- RENTALS AVALLABLE! Ideal for consultants and researchers!
- Call today for free demo disk and ask about a free


ELECTRONIC TEST ACCESSORIES
Over 12,000 time-saving/problem-solving solutions to common testing, hookup and assembly applications. Just ask for it.

## EZZ-HOOK

P.O. Box 450, Arcadia, CA 91066
(818) 446-6175 • Fax: (818) 446-0972

## A D S

## PRECISION SHOULDER SCREWS



Globe's precision shoulder screws are available in three materials and can be finished to meet Mil 00 and other standards in forty-two protective and decorative finishes. Choose from steel, brass or stainless steel finished in silver plate, polished black nicke!, zinc plate and many more. Globe, the specialists in custom screw machine parts, will also fabricate a shoulder screw to your specifications Call, write or fax to receive Globe's 204page catalog on shoulder screws and our complete line of electronic hardware.


| FREE! |
| :---: |
| 120 |
| Page |
| Catalog |
| .---- |
| Optics |
| for |
| Industry" |

ROLYN OPTICS supplies all types of "Off-theShelf" optical components. Lenses, prisms, mirrors, irises, microscope objectives \& eyepieces plus hundreds of others. All from stock. Rolyn also supplies custom products \& coatings in pro totype or production quantities. Write or call for our free 120 page catalog describing products \& listing off-the-shelf prices. ROLYN OPTICS CO 706 Arrowgrand Circle, Covina, CA 91722 (818) 915-5707 \& (818) $915-5717$. TELEX: 67. 0380. FAX: (818) 915-1379.

ROLYN OPTICS
CIRCLE 267

## Telecom Solutions from Telfone <br> Call Progress Tone Detectors

Tone detector ICs for all
telecom products. 5 -volt, 3.58 MHz time base, tri-statable
outputs.

- M-980 band pass detector from 340 Hz to 620 Hz . Ideal for
detecting non-precise call progress tones
- M-981 provides precise detection of 350,400 440 , and 480 Hz . 22 -pin
- M-982 provides precise detection of 350,440 480 , and 620 Hz . 22 -pin.

1-800-426-3926
Or: 206-487-1515 Fax: 206-487-2288

## LELTDNE

7 INNOVATING SOLUTIONS
II Thleown frierface Components
Teltone Corporation, $22121-20 \mathrm{~h}$ Avenue SE, Bothell, WA 98021 TELTONE

CIRCLE 264

## Little Giant

C Programmable Controller
This shirt pocket sized computer interfaces directly to the outside world. Use it to control anything Instantly programmable using your PC with Dynamic
 C. ROM and battery backed RAM to 1024 k bytes. 8 Channel, $10 /$ 12 bit, A/D with conditioning. High voltage and current drivers. Battery backed time and date clock. Watchdog and power fail. 4 serial channels. 24 parallel//O lines. Timers. Integral power supply. Terminations for field wiring. Expansion connector. Plastic or metal field packaging available. OEM versions from $\$ 199.00$

## Z-World Engineering

 1340 Covell Blvd., Davis, CA 95616(916) 753-3722

Fax: (916) 753-5141

Z-WORLD ENGINEERING
CIRCLE 291


## YOUR AD HERE

Here's all you have to do:

- Send a B/W or 4C glossy photo.
- Include 13 lines of copy.
(37 characters per line)
- Write a headline of 32 characters or less.


## We do all the rest.

No production charges.
We also accept camera-ready art. Ad size $2^{3} / 16^{\prime \prime}$ wide $\times 3^{\prime \prime}$ deep.


PRINTERS WITH IMPACT
Citizen dot matrix impact printer mechanisms provide for the perfect low-cost solution for point-of-sale, data logging, etc. Avail. in 23,28 or 40 columns, serial or parallel, w/sprocket feed, auto-cutter \& journal winder options. Fast ( 120 cps ) \& reliable (over 50 million char. head life). Also avail. in stand-alone versions.
MELFESS FIVE, INC.
12304 Santa Monica Blvd., \#121, Los Angeles CA 90025, 800/533-2297

MELFESS FIVE
CIRCLE 262

## OEM Industrial Controller



Cubit Model 8650 CPU Board

16 MHz 80 C 186 CPU
8/16-bit STD Bus
256K Battery
Backed RAM - 256 K EPROM

Two Serial Ports
Four Parallel Ports Battery Backed Clock Battery Backed Clock
C-Engine Sottware

Cubit offers a full line of standard industrial control computer boards, as well as custom design and manufacturing capability for OEM's needing 200 or more boards per year. We are experienced with the reliability demands of industrial environments, and offer strong application support during your development phase. Please let us quote on your requirements

CuBIT Division, Proteus Industries Inc. 340 Pioneer Way
Mountain View, CA 94041
Phone: 415-962-8237 • Fax: 415-965-9355 PROTEUS INDUSTRIES

CIRCLE 256

'488 CONTROL FOR YOUR MACINTOSH II
Control any instrument in minutes.
Supports BASIC, Pascal, C and Hypertalk
HyperCard utilities included.
Software library. Risk free guarantee.


Capital Equipment Corp. Burlington, MA. 01803
Informative catalog 800-234-4232 Applications help (617) 273-1818
CAPITAL EQUIPMENT
CIRCLE 272

A D S

##  <br> LOW COST INTERFACE CARDS FOR PC/XT/AT

RS-485/422 Card [PC485] \$95/125 - Serial Async. Communication up to $4,000 \mathrm{ft;} ; 2$ or 4 wires; NSI6450 UART;

- COM1-4; Max. Baud Rate 56 KB . High speed version ( 256 KB ) - $\$ 165$,
 IEEE-488 Card [PC488A] \$145 - Includes DOS Device Driver and sample Communication program in BASIC
Additional sample programs in C, Pascal \& Assembly $\$ 50$. - Selectable IRQ (1-6), DMAA channel 1 or 2. Up to four boards per compute - Compatible with most IEEE-488 Software packages for IBM-PC TEEE-488 Card [PC488C] With Built-In Bus Analyzer $\$ 445$ - Additional libraries for C, Pascal, FORTRAN, Assembly available - $\$ 50$ (all
- Powerful menu-driven BUS ANALYZER runs in the background while 488
programs or commands are executed; Features Program Stepping Break programs or commands are executed, Features Program Stepping, Break
points, real time bus data capture ( 4 K buffer), instant screen togaling points, real time bus data capture (4K buffer), instant screen topling.
- Complete Controller /Talker/Listener capability. Based on NEC- -210. - Compatible with NI's GPIB-PCII card. (TMS-9914 based card- $\mathbf{5 3 4 5}$ ). Stepper Motor Card [PCL738] \$395 - Programmable speed from 33 PPS to 3411 PPPS; Built-in acceleration contro - Step Position Read-back; Opto-isolated outputs; Crystal based timing.
Pulse/Direction or CW/CCW pulse output. Includes 8 bit digital I/ $O$ port MC/VISA/AMEX Call today for datasheets!


## B $\begin{aligned} & \text { B\&C MICROSYSTEMS INC. } \\ & 750 \text { N. Pastoria Ave. Sunhyrale, CA } 90866 \text { USA }\end{aligned}$ <br> 750 N. Pastoria Ave. Sunnyvale, CA S4086 USA TEI: (408)730-5511

B\&C MICROSYSTEMS
CIRCLE 274


RS232 EE/EPROM, MICRO \&
MEMORY CARD PROGRAMMER \$345/495

- Programs EE/EPRoms, Flash Eproms, ZPRams, Intel Micros, Memory Cards.
- Stand-Alone Mode for EEJEProms and Memory Card Duplication $/$ Verify
- All 4242832 Pin EEEPProms to 8 MBits (upgradeable to 32 Megabits).
- Accepis dedicated modules: Memory Card Programming Module (Seiko, Fuitsu). S145, Eraser/Timer Module . 550 , Gang Module (4 sockets) - $\$ 145$.
Simultaneousiy duplicates up to 5 devices in stand-alone mode (with Gang) - Cimultaneously duplicates up to 5 devices in stand-alone mode (with Gang. - User friendly Menu-Driven Interface Program for IBM-PC or Macintosh. - Full 1 year warranty. Customer support via voice line, fax or dedicated BBS

INTELLIGENT ROM EMULATOR
$\$ 395$

- Emulates 2716 through 27512 EProms with a single unit. Access time 120 ns .
- Connects to the standard parallel printer port via a standard printer cable.
- User friendly software. Command set includes: Load (data), Write(data), Display(memory), Type(ti EProm), Edit(memory), Minememory), Calcuator
Reset(target system),Activate(debugging feature), Monitor(selected feature) - Address Compare with Halt outpout, Address S. Sapshot, Trigger input.
- Fast data loading via paralleel printer port (64k bytes in less than 10 sec).
- Cascadable up to 8 units. Includes target cable with Trigger/Reset/Halt clips. MC/VISA/AMEX Call today for datasheets!


B\&C MICROSYSTEMS
CIRCLE 275

Analog Circuit Simulation
Completely Integrated CAE from \$95
From Schematic
Entry through
SpICE

IsSpice/ 386 \$386, The fastest PC based Spice program available. Has virtually no circuit size limitations.

Spicener \$295, a schematic editor for any Spice simulator. Generates a complete Spice netlist.
IntuScope $\$ 250$, a graphics post processor that performs all the functions of a digital oscilloscope

PreSpice $\mathbf{\$ 2 0 0}$, extensive model libraries, Monte Carlo analysis, and parameter sweeping.

Please Write or Call
P.O. Box 6607 (213) $833-0710$

San Pedro, CA 30 Day Money 90734-6607 Back Guarantee

INTUSOFT
CIRCLE 261

## CLASSIFIEDS

## EMPLOYMENT OPPORTUNITIES

## BUSINESS SERVICES

HARDWARE AND SOFTWARE DEVELOPMENT SERVICES
We specialize in developing microprocessor/FPGA based
products/systems and embedded software development. Anoducts/systems and embedded sottware developme video, RF, and digital circuit design facilities. We can help with part of your project or handle the entire project Full Microprocessor Development Systems, I I ICE, CAD/CAM, and PCB layout system.

- Bus development for Multibus, VME, PC, MCA, LAN and STD.
${ }^{\boldsymbol{A}} \mathbf{C}_{\text {¢ }} \underset{\text { Tel ( } 407 \text { 851-2525 }}{\text { Applied Computer Techniques, Inc. }}$

HOW TO PLACE YOUR AD


CALL THE RECRUITMENT HOT LINE 216-696-7000 X 2520

| A |
| :---: |
| ACCEL Technologi |
| Advanced Micro Devices ..............................-11 |
| Advin Systems........................................ 134 |
| Aerospace Optics. |
| Aldec ................................................... 12 |
| AMP..................................................44-4 |
| Analog Devices.................................... 22-23,75 |
| Anritsu................................................... 108 |
| Apex Microtechnology ........................ |
| Applied Microsystems.................................81*****) |
| ASIC Tech News ....................................... 131 |
| Atmel ................................................... 72 |
|  |
|  |

Best Western International, Inc. ............................ 46 B\&C Microsystems ............................................ 135
Burr-Brown ........................................................ 8, 114

Capital Equipment Corp. ............................ 124, 135
Cirrus Logic................................................................... 116
Comlinear Corp. ................................................. 38-39
Cybernetic Micro Systems .................................... 14
Cypress Semiconductor ........................... Cover IV

| D |  |
| :---: | :---: |
| Data I/O | Cover II |
| Data Translation | . 88 |
| Diversified Technology | . $62-63$ |

E-Z Hook .................................................................. 134
Emulation Technology ............................................. 133
Equipto Electronics................................................. 133


| 0 | G |
| :---: | :---: |
| General Scanning | .... 126 |
| GigaBit Logic | ......... 50 |
| Globe Electronic Hardware | re ........................... 134 |



Maxim Integrated Products .

32

Melfess Five
135
Mentor Graphics................................................... 6-7
MetaLink ....................................................................... 134
MF Electronics
Miero Crystal Div./SMH
.18
MicroSimstal Div./SMH
Micron Technology
135

E L E C T R O N I C $\quad \mathbf{C}$ I
FEBRUARY 14, 1991


| Pacific Hybrid. | 127 |
| :---: | :---: |
| Paradigm | 95 |
| Philips Test \& Measurem | 52, 91 ** |
| Pico Electronics, Inc. | 86, 123 |
| Potter \& Brumfield. | 105 |
| Powerex. | 130 |
| Proteus Industries Inc. | 135 |
| 0 |  |
| Quality Semiconductor. | . 129 |
| R |  |
| Raytheon | .30-31 |
| Rogers Corp. | .87, 133 |
| Rolyn Optics ....... | ....... 134 |


| Samsung Semiconductor | 12-13* |
| :---: | :---: |
| Seagate Technology | 2-3 |
| Sharp Microelectronics | $70^{*}$ |
| Siemens AG. | $70^{* *}$ |
| Siemens Components | 40 |
| Signatec | 134 |
| Silicon Systems | 26-27 |
| Sony Semiconductor. | 118 |
| Stanford Research Sy | .. 47 |

Stanford Research Systems $\square$

Tech Express ....................................................... 85
Tektronix .............................................................. 8 - 89
Teltone.............................................................. 134
Todd Products ..................................................... 98
Total Power International............................................. 121


Z-World Engineering......................................... 135

* Domestic Advertiser Only
** International Advertiser Only

The advertisers index is prepared as an extra service. Electronic Design does not assume any liability for omissions or errors.

Truly incredible... a superfast 3nsec GaAs SPDT reflective switch with a built-in driver for only $\$ 19.95$. So why bother designing and building a driver interface to further complicate your subsystem and take added space when you can specify Mini-Circuits' YSW-2-50DR?

Check the outstanding performance specs of the rugged device, housed in a tiny plastic case, over a $-55^{\circ}$ to $+85^{\circ} \mathrm{C}$ span. Unit-to-unit repeatability for insertion loss is 3-sigma guaranteed, which means less than 15 of a 10,000-unit production run will come close to the spec limit. Available for immediate delivery in tape-and-reel format for automatic placement equipment.

SPECIFICATIONS YSW-2-50DR

Insertion loss, typ (dB)
Isolation, typ $(\mathrm{dB})^{\text {* }}$
1 dB compression, typ (dBm@in port)
RF input, max dBm (no damage)
VSWR (on), typ
Video breakthrough
to RF, typ (mV p-p)
Rise/Fall time, typ (nsec)

| dc- | $500-$ | $2000-$ |
| :--- | :--- | :--- |
| 500 MHz | 2000 MHz | 5000 MHz |
| 0.9 | 1.3 | 1.4 |
| 50 | 40 | 28 |
| 20 | 20 | 24 |
| 22 | 22 | 26 |
|  | 1.4 |  |
|  | 30 |  |
|  | 3.0 |  |

$\star$ typ isolation at 5 MHz is 80 dB and decreases



[^0]:    1. WITH SUPERPIPELINING APPLIED to a data-flow processor, computational rates can hit 50 MFLOPS for single-precision floating-point computations. Mitsubishi used a self-timed clocking scheme between functional blocks to eliminate problems due to high-speed clock skew and distribution.
[^1]:    What's your opinion on the education of today's young engineers? Mail your responses to Electronic Design, Reader Opinions, 611 Route 46 West, Hasbrouck Heights, NJ 07604 or fax them to (201) 393-0637.

[^2]:    SUSIE is resold by most
    CAE vendors, distributors and dealers. Call the dealer

[^3]:    EDI Corp., P.O. Box 366, Patterson,
    CA 95363; (209) 892-3270. CHIGIF 324

