

PRELIMINARY DATA July, 1986

The Weitek WTL 2264 Floating Point Multiplier and WTL 2265 Floating Point ALU provide high speed 32 and 64-bit numeric processing. Each chip can deliver up to 20 MFLOPs of single precision, and 12 MFLOPs of double precision performance. Single precision Divide occurs at a 500ns rate, with Double precision reaching 1µs speeds.



#### Contents

Features	1
Description	1
Specifications	2
Block Diagram	6
Signal Description	8
Method of Operation	8
Timing	19
IEEE Compatibility	27
Operations	31
I/O Characteristics	42
Pin Configuration	44
Physical Dimensions	46
Application Note	46
Ordering Information	47
Revision Summary	appendix
Documentation Request	Form 49
Sales Offices	back cover

C  $\bigcirc$ C

PRELIMINARY DATA July 1986

#### Features

#### HIGH SPEED

20 MFlops (50 ns) pipelined for 32-bit ALU operations and 64-bit accumulations

20 MFlops (50 ns) pipelined for 32-bit multiplications 12 MFlops (80 ns) pipelined for 64-bit multiplications

#### FULL FUNCTION

Addition Subtraction Multiplication Division Conversion to and from two's complement integer Compare Absolute value 32-bit integer ALU operations

# FULL INTERNAL 64-BIT ACCUMULATION PATH (WTL 2265)

CONFORMANCE TO IEEE STANDARD 754, VER-SION 10.0

Full 32-bit and 64-bit floating point formats and operations

THREE 32-BIT PORTS

Two data inputs and one result output every 50 ns

LOW POWER CMOS

One Watt power dissipation

STANDARD 144-PIN PIN GRID ARRAY

#### Description

The WTL 2264 floating point multiplier/divider and the WTL 2265 floating point ALU provide high speed 32-bit and 64-bit floating point processing.

By virtue of their high I/O bandwidth and flexible pipeline structure, the WTL 2264/2265 can optimize either single precision or double precision performance. If optimization of double precision throughput is desired, the WTL 2264/2265-80 should be used. With the WTL 2264/2265-80, either single or double precision additions and multiplications can proceed at a 12.5 MFLOP (80 ns) rate. The latency for single precision operations is 280 ns, while the latency for double precision operations is 320 ns.

To optimize single precision performance or double precision latency, the WTL 2264/2265-50, -60 or -75 should be used. With the WTL 2264/2265-50, all single precision operations can be performed at a 20 MFLOP (50 ns) rate with a latency of 200 ns. Double precision multiplications can be performed with the 2264-50 at a 10 MFLOP rate with a latency of 300 ns. Double precision addition can also be performed at a 10 MFLOP rate, but has a latency of 250 ns.

In the "compatibility" mode, the WTL 2264/2265 are form-, fit- and function-compatible with the WTL 1264 and WTL 1265. Consequently, by asserting the compatibility mode bit, code written for the WTL 1264/1265 will run on the WTL 2264/2265. New routines may be written or speed critical routines re-written to take advantage of the WTL 2264/2265's higher throughput and lower latency. The higher throughput may be used to upgrade a system's performance.

This flexible two-chip set performs operations on single (32-bit) and double (64-bit) precision operands corresponding to IEEE Standard 754, Version 10.0 and 32-bit two's complement integers. Conformance to the standard includes all rounding modes, infinity and reserved operand representations, and the treatment of exceptions, such as overflow, underflow, invalid and inexact. Exact conformance also ensures complete software portability between systems designed using these devices and other general purpose computer systems which may be used to prototype algorithms and applications software. A "FAST" mode, which removes the time penalty of underflow exception handling by substituting zero for denormalized numbers, is included. All other features of the specification are retained in "FAST" mode.

Since the function specification is also pipelined there is no time penalty for interleaving various functions. Internal timers on the chips permit the pipeline to advance automatically so explicit pipeline flushing by pushing in new data is not required.

#### **Description**, continued

The WTL 2265 has a 64-bit internal accumulation path that allows the summation of 32- and 64-bit numbers without an external feedback path. Thus one cycle of latency can be saved on all accumulate operations, simplifying programming.

The devices' flexible I/O structure allows them to be integrated into systems with one, two or three 32-bit buses or one 64-bit bus. This flexibility provides an easy interface to systems with a variety of memory configurations. Separate input and output controls are used to program the ports. All inputs and outputs are fully registered and are loaded on each positive-going transition of the clock.

The function control determines the arithmetic operation to be performed. A 4-bit status output flags arithmetic exceptions and conditions. Function inputs and status outputs propagate with the corresponding data for designing and programming ease. A mode register selects optional characteristics that are not often changed, such as the selection of the IEEE rounding mode, which reduces microcode requirements.

#### **Specifications**

ABSOLUTE MAXIMUM RATINGS (Above Which The Useful Life May Be Impaired)

Supply voltage	Storage temperature range65°C to 150°C Lead temperature (10 seconds) 300°C Junction temperature 175°C
Operating temperature range (TCASE)	•

**RECOMMENDED OPERATING CONDITIONS** 

	CC	LINUT		
PARAMETER		NOM	MAX	UNIT
Supply voltage, Vcc	4.75	5.0	5.25	V
Supply voltage, V <sub>DD</sub>	4.75	5.0	5.25	V
Operating temperature, T <sub>CASE</sub>	0		85	°C

# PRELIMINARY DATA

July 1986

# Specifications, continued

ſ

### DC ELECTRICAL CHARACTERISTICS, 1

		сомм	COMMERCIAL	
PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ин High-level input voltage	$V_{CC}/V_{DD} = MAX$	2.0		V
VL Low-level input voltage	$V_{CC}/V_{DD} = MIN$		0.8	V
Voн High-level output voltage	$V_{CC}/V_{DD} = MIN;$ IOH = -1 mA	2.4		V
VoL Low-level output voltage	$V_{CC}/V_{DD} = MIN;$ IoL = 4 mA		0.4	V
I IH Input high current	$V_{CC}/V_{DD} = MAX; V_{H} = 5V$		10	μA
I IL Input Iow current	$V_{CC}/V_{DD} = MAX; V_{IL} = 0V$		10	μA
IOZL 3 state leakage current low	$V_{CC}/V_{DD} = MAX; V_{IL} = 0V$		10	μΑ
lozн 3 state leakage current high	$V_{CC}/V_{DD} = MAX;  V_{H} = 5V$		10	μA
I SB Standby supply current	All $V_{IN} = 2.4$ (High Z)			
I SB Standby supply current	All $V_{IN} = V_{DD}$ (High Z)			

3

Note 1: Tc = 0° C to 85° C; Vcc /Vbb = +4.75V min. to +5.25V max.

# Specifications, continued

#### AC ELECTRICAL CHARACTERISTICS, 1

		2264/2265-75		2264/2265-60		2264/2265-50		
PARAMETER	TEST CONDITIONS (for all parameters)	MIN	МАХ	MIN	МАХ	MIN	MAX	UNIT
TCY Clock cycle time	Note 1	75	DC	60	DC	50	DC	ns
TCH Clock high time	Note 1	30						ns
TcL Clock low time	Note 1	30						ns
Ts Input setup time	Note 1	15						ns
TH Input hold time	Note 1	2						ns
TD Output delay time	Note 1		35					ns
Tvo Output valid time	Notes 1 and 3	3						ns
Toz Output disable time	Note 1 modified by Note 2, Note 3		35					ns
Tzo Output enable time	Note 1		35					ns
I <sub>CC</sub> Supply current 2264	V <sub>DD</sub> = MAX; TTL inputs T=0°C; Tcy= MIN		75					mA
I <sub>CC</sub> Supply current 2265	V <sub>DD</sub> = MAX; TTL inputs T=0°C; TcY= MIN		75					mA
I <sub>DD</sub> Supply current 2264	V <sub>DD</sub> = MAX; TTL inputs T=0°C; TcY= MIN		125					mA
I <sub>DD</sub> Supply current 2265	V <sub>DD</sub> = MAX; TTL inputs; T=0°C; TcY= MIN		125					mA
TLA Total Latency WTL 2265 32-bit operations WTL 2265 64-bit operations WTL 2264 32-bit operations WTL 2264 64-bit operations WTL 2264 32-bit divisions WTL 2264 64-bit divisions	& 64-bit accumulations (2 new 64-bit inputs)		300 375 300 450 975 1,725		240 300 240 360 780 1,380		200 250 200 300 650 1,150	ns ns ns ns ns ns
Top Pipelined Time Per WTL 2265 all operations WTL 2264 32-bit multiplicat WTL 2264 64-bit multiplicat WTL 2264 32-bit divisions WTL 2264 64-bit divisions	Stage lons lons		75 75 150 900 1,575		60 60 120 720 1,260		50 50 100 600 1,050	ns ns ns ns ns

Note 1: All switching characteristics are tested with inputs of 0.4 and 3.5V; output delay load shown in Figure 15. Tc = 0° C to 85° C; Vcc /Vbb = 4.75 min. to +5.25 max; timing transitions are are measured at 1.5V unless otherwise stated.
Note 2: Output load shown in Figure 16.
Note 3: Guaranteed but not tested.
Specifications subject to change without notice.

#### PRELIMINARY DATA July 1986

## Specifications, continued

#### AC ELECTRICAL CHARACTERISTICS, 1

		2264/2	2264/2265-80		2264/2265-100	
PARAMETER	(for all parameters)	MIN	МАХ	MIN	MAX	UNIT
TCY Clock cycle time	Note 1	40	DC	50	DC	ns
TCH Clock high time	Note 1			20	DC	ns
TcL Clock low time	Note 1			20	DC	ns
Ts Input setup time	Note 1			15		ns
TH Input hold time	Note 1			2		ns
T∨o Output valid time	Notes 1 and 3			3		ns
TD Output delay time	Note 1				35	ns
Toz Output disable time	Note 1 modified by Note 2; Note 3				35	ns
Tzo Output enable time	Note 1				35	ns
ICC Supply current 2264	V <sub>DD</sub> = MAX; TTL inputs; T=0°C; Tcy= MIN				75	mA
I <sub>CC</sub> Supply current 2265	V <sub>DD</sub> = MAX; TTL inputs; T=0°C; TcY= MIN				75	mA
IDD Supply current 2264	VDD= MAX; TTL inputs; T=0°C; Tcy= MIN				125	mA
IDD Supply current 2265	V <sub>DD</sub> = MAX; TTL inputs; T=0°C; Tcy= MIN				125	mA
TLA Total Latency WTL 2265 32-bit operations & 64-bit accumulations WTL 2265 64-bit operations (2 new 64-bit inputs) WTL 2264 32-bit operations WTL 2264 64-bit operations WTL 2264 32-bit divisions WTL 2264 64-bit divisions			280 320 280 320 640 1,000		350 400 350 400 850 1,300	ns ns ns ns ns ns
Top Pipelined Time Per WTL 2265 all operations WTL 2264 32-bit multiplicat WTL 2264 64-bit multiplicat WTL 2264 32-bit divisions WTL 2264 64-bit divisions	Stage lons lons		80 80 80 600 960		100 100 100 750 1,200	ns ns ns ns ns

Note 1: All switching characteristics are tested with inputs of 0.4 and 3.5V; output delay load shown in Figure 15. Tc = 0° C to 85° C; Vcc /Vbb = 4.75 min. to +5.25 max; timing transitions are are measured at 1.5V unless otherwise stated.
Note 2: Output load shown in Figure 16.
Note 3: Guaranteed but not tested.
Specifications subject to change without notice.

# **Block Diagram**



Figure 1. WTL 2264 Block Diagram

PRELIMINARY DATA July 1986

## Block Diagram, continued



Figure 2. WTL 2265 Block Diagram

#### Signal Description

X31-0

32-bit X Input Port

Y31-0

32-bit Y Input Port

L5-0

The 6-bit load control is used to implement the input configuration of the WTL 2264/2265 by specifying the destination (AM, AL, BM, BL or arithmetic array) of data on the X and Y inputs. The WTL 2264 uses only five bits of the load control; Ls should be tied to ground on the WTL 2264.

#### F6-0

7-bit function control on the WTL 2265; 8-bit function control for the WTL 2264. F7 is unused on the WTL 2265 and should be tied to ground.

CSL-

A logic "0" on the CSL- pin enables the Load Control Bus; a logic "1" forces a Nop on the Load Control Bus. The CSL- signal allows the WTL 2264/2265 to share Data Input and Control buses.

Z31-0

32-bit Z Output Port

S3-0

Four-bit status output - indicates any exceptions or conditions that result from operations performed by the floating point units.

### Method of Operation

Both the WTL 2264 and the WTL 2265 consist of a pipelined arithmetic array with two input ports and one output port. Arithmetic operations are selected by the

function control, while the input and output ports have 6-bit and 3-bit control fields. This section will discuss the hardware and controls of the WTL 2264/2265.

U2-0

The unload control is used to specify the output source.

OE

A logic "0" on the asynchronous output enable *disables* outputs, while a logic "1" *enables* outputs.

CSU-

This signal is a synchronous output enable that allows the microcode to control the tri-stating of the output bus. This signal is staged with the same latency as the  $U_{2-0}$  field.

#### READY

For division, READY goes high for one cycle, on the cycle that partial results are clocked into Pipe Stage 3 of the WTL 2264. See figures 9 through 12 for more detail.

Vdd

The 5V power to the internal circuitry.

Vcc

The 5V power to the devices' output drivers

GND

Ground

Clock

CLK

PRELIMINARY DATA July 1986

#### Method of Operation, continued

#### INPUT PORTS

The WTL 2264 and WTL 2265 have the same input structure and controls. Data presented on either of the 32-bit X or Y buses may be written into the on-chip registers (AL, AM, BL, BM) and/or may be passed directly into the arithmetic unit. Data input and output transfer may occur at twice the maximum double precision pipeline rate.

The large number of internal destinations for input data, combined with the high I/O bandwidth, permits the WTL 2264/2265 to be used in a variety of bus configurations for both 32- and 64-bit operations (one or two 32-bit input buses *or* one 64-bit input bus).

All inputs are fully registered, and, if CSL- is at logic "0", can be loaded on each positive-going transition of the clock. Transfers from the input ports to the internal registers, the ALU or the multiplier array are accomplished with the load controls L5-0 as specified below. Lo controls the initiation of an operation. If L0 is a logic "0", only a data transfer occurs. If L0 is a logic "1" the

specified data is transferred and an operation begun as follows: the AREG and BREG are loaded with data from the specified AL, AM, BL or BM registers and the X and Y ports; the FREG is loaded from the F Port; and the operation specified by the FREG begins with the data loaded in the AREG and BREG.

Whenever Ls is asserted on the WTL 2265, the contents of the DM/DL registers rather than the contents of the AM/AL registers are transferred to the AREG at the beginning of an operation. This allows on-chip accumulation.

Both X and Y ports can be used for unary operations. Unary operands (both integer and 32-bit floating point) must be loaded into the AREG. All 32-bit floating point operands must be loaded into the more significant half of the AREG or BREG. All 32-bit integer operands must be loaded into the less significant half of the AREG or BREG.

Load Controls	5
---------------	---

L5 L4 L3 L2 L1 L0	OPERATION
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	(nop) $AM,AL \rightarrow AREG; BM, BL \rightarrow BREG; F \rightarrow FREG$ Load mode Reserved $Y \rightarrow AL; X \rightarrow BL$ $Y \rightarrow AL; X \rightarrow BL, AM, Y \rightarrow AREG; BM, X \rightarrow BREG; F \rightarrow FREG$ $Y \rightarrow AM; X \rightarrow BM$ $Y \rightarrow AM; X \rightarrow BM, Y, AL \rightarrow AREG; X, BL \rightarrow BREG; F \rightarrow FREG$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rcl} X \rightarrow & BM; \ Y \rightarrow & BL \\ X \rightarrow & BM; \ Y \rightarrow & BL, \ AM, AL \rightarrow AREG; X, Y \rightarrow & BREG; \ F \rightarrow FREG \\ X \rightarrow & AM; \ Y \rightarrow & AL \\ X \rightarrow & AM; \ Y \rightarrow & AL, \ X, Y \rightarrow & AREG; BM, BL \rightarrow & BREG; \ F \rightarrow & FREG \\ X \rightarrow & AL; \ Y \rightarrow & BL \\ X \rightarrow & AL; \ Y \rightarrow & BL, \ AM, X \rightarrow & AREG; BM, Y \rightarrow & BREG; \ F \rightarrow & FREG \\ X \rightarrow & AL; \ Y \rightarrow & BL, \ AM, X \rightarrow & AREG; BM, Y \rightarrow & BREG; \ F \rightarrow & FREG \\ X \rightarrow & AM; \ Y \rightarrow & BM \\ X \rightarrow & AM; \ Y \rightarrow & BM, X, AL \rightarrow & AREG; Y, BL \rightarrow & BREG; \ F \rightarrow & FREG \end{array}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$Y \rightarrow BM$ $Y \rightarrow BM; AM, AL \rightarrow AREG, Y, BL \rightarrow BREG; F \rightarrow FREG$ $Y \rightarrow BL$ $Y \rightarrow BL; AM, AL \rightarrow AREG, BM, Y \rightarrow BREG; F \rightarrow FREG$ $Y \rightarrow AL$ $Y \rightarrow AL; AM, Y \rightarrow AREG, BM, BL \rightarrow BREG; F \rightarrow FREG$ $Y \rightarrow AM; Y, AL \rightarrow AREG, BM, BL \rightarrow BREG; F \rightarrow FREG$

# Method of Operation, continued

Load Controls, continued

L5 L4 L3 L2 L1 L0	OPERATION
0 1 1 0 0 0 0 1 1 0 0 1 0 1 1 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 0 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 1 1 X X X X X	$X \rightarrow BM$ $X \rightarrow BM; AM, AL \rightarrow AREG, X, BL \rightarrow BREG; F \rightarrow FREG$ $X \rightarrow BL$ $X \rightarrow BL; AM, AL \rightarrow AREG, BM, X \rightarrow BREG; F \rightarrow FREG$ $X \rightarrow AL$ $X \rightarrow AL; AM, X \rightarrow AREG, BM, BL \rightarrow BREG; F \rightarrow FREG$ $X \rightarrow AM; X, AL \rightarrow AREG, BM, BL \rightarrow BREG; F \rightarrow FREG$ $* DM, DL \rightarrow AREG rather than AM, AL (see next table)$
1	

\* WTL 2265 only; Ls should be grounded on the WTL 2264.

L5 L4 L3 L2 L1 L0		OPERATION	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	(NOP) DM,DL → AM,AL,AREG LOAD MODE RESERVED	$BM,BL \rightarrow BREG$	$F \rightarrow FREG$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rcl} DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \\ DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \end{array}$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$F \rightarrow FREG$ $F \rightarrow FREG$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rcl} DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \\ DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \\ DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \\ \end{array}$	$\begin{array}{rcl} X & \rightarrow & BM; \ Y & \rightarrow & BL \\ X & \rightarrow & BM; \ Y & \rightarrow & BL; \ X, Y & \rightarrow & BREG \\ \end{array}$ $\begin{array}{rcl} BM, BL & \rightarrow & BREG \\ Y & \rightarrow & BL \\ BM, Y & \rightarrow & BREG; \ Y & \rightarrow & BL \\ Y & \rightarrow & BM \\ Y & \rightarrow & BM; \ Y, BL & \rightarrow & BREG \end{array}$	$F \rightarrow FREG$ $F \rightarrow FREG$ $F \rightarrow FREG$ $F \rightarrow FREG$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rcl} DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \\ DM,DL & \rightarrow & AM,AL \\ DM,DL & \rightarrow & AM,AL,AREG \\ INVALID \\ DM,DL & \rightarrow & AM,AL,AREG \\ INVALID \\ DM,DL & \rightarrow & AM,AL,AREG \end{array}$	$\begin{array}{l} Y \rightarrow BM \\ Y \rightarrow BM; Y, BL \rightarrow BREG \\ Y \rightarrow BL \\ Y \rightarrow BL; BM, Y \rightarrow BREG \\ BM, BL \rightarrow BREG \\ BM, BL \rightarrow BREG \end{array}$	$F \rightarrow FREG$ $F \rightarrow FREG$ $F \rightarrow FREG$ $F \rightarrow FREG$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rcl} DM,DL \rightarrow AM,AL \\ DM,DL \rightarrow AM,AL,AREG \\ DM,DL \rightarrow AM,AL \\ DM,DL \rightarrow AM,AL,AREG \\ INVALID \\ DM,DL \rightarrow AM,AL,AREG \\ INVALID \\ DM,DL \rightarrow AM,AL,AREG \\ INVALID \\ DM,DL \rightarrow AM,AL,AREG \end{array}$	$X \rightarrow BM$ $X \rightarrow BM; X, BL \rightarrow BREG$ $X \rightarrow BL$ $X \rightarrow BL; BM, X \rightarrow BREG$ $BM, BL \rightarrow BREG$ $BM, BL \rightarrow BREG$	$F \rightarrow FREG$ $F \rightarrow FREG$ $F \rightarrow FREG$ $F \rightarrow FREG$
		10	

#### PRELIMINARY DATA July 1986

#### Method of Operation, continued

These tables can be condensed by noting the following regularities. The information on nodes NAM, NAL, NBM and NBL (as shown in Figure 2) is controlled by L1, L2, L3 and L4, respectively, as shown in the table below. Node NAM feeds into the AM Register, while NAL  $\rightarrow$  AL, NBM  $\rightarrow$  BM and NBL  $\rightarrow$  BL. If Lo is asserted

high, then the information on NAM and NAL is latched into the AREG, the information on NBM and NBL is latched into the BREG and the operation begins. If L5 is asserted high, the control of NAM and NAL by L1 through L4 is superseded and NAM and NAL receive the contents of the DM and DL registers, respectively.

L4 L3 L2 L1	OPERATION
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Nop Load Mode $Y \rightarrow NAL; X \rightarrow NBL$ $Y \rightarrow NAM; X \rightarrow NBM$ $Y \rightarrow NBL; X \rightarrow NBM$ $Y \rightarrow NAL; X \rightarrow NAM$ $Y \rightarrow NBL; X \rightarrow NAL$ $Y \rightarrow NBM; X \rightarrow NAM$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rcl} Y & \rightarrow & \text{NBM}; \\ Y & \rightarrow & \text{NBL}; \\ Y & \rightarrow & \text{NAL}; \\ Y & \rightarrow & \text{NAM}; \\ X & \rightarrow & \text{NBM}; \\ X & \rightarrow & \text{NBL}; \\ X & \rightarrow & \text{NAL}; \\ X & \rightarrow & \text{NAM}; \end{array}$

Load Sequences For Example Configurations

32-bit Operations With Two 32-bit Ports

Operation	L4	Lз	L2	· L1	Lo
Y,AL → AREG; X, BL → BREG; F → FREG; Y → AM; X → BM	0	0	1	1	1

64-bit Operations Using The X And Y Ports As A Single Port

Operation	L4	L3	L2	L1	Lo
$X \rightarrow AM; Y \rightarrow AL$ AM,AL $\rightarrow$ AREG; X,Y $\rightarrow$ BREG F $\rightarrow$ FREG; X $\rightarrow$ BM; Y $\rightarrow$ BL	0 0	1	0 0	1 0	0 1

#### Method of Operation, continued

#### UNLOAD CONTROLS

CSU-	U2 U1 U0	OPERATION
0	0 0 0	$DM_{31-0} \rightarrow ZPORT$ ; STREG $\rightarrow$ SPORT
0	0 0 1	DM_{15-0}, DM_{31-16} \rightarrow ZPORT; STREG $\rightarrow$ SPORT
0	0 1 0	$DM_{31-16}$ , $DL_{31-16} \rightarrow ZPORT$ ; STREG $\rightarrow$ SPORT
0	0 1 1	$DL_{31-16}$ , $DM_{31-16} \rightarrow ZPORT$ ; STREG $\rightarrow$ SPORT
0	1 0 0	DL $_{31-0} \rightarrow$ ZPORT; STREG $\rightarrow$ SPORT
0	1 0 1	DL $_{15-0}$ ,DL $_{31-16} \rightarrow$ ZPORT; STREG $\rightarrow$ SPORT
0	1 1 0	$DM_{15-0}$ , $DL_{15-0}$ , $\rightarrow$ ZPORT; STREG $\rightarrow$ SPORT
0	1 1 1	$DL_{15-0}$ , $DM_{15-0}$ $\rightarrow$ ZPORT; STREG $\rightarrow$ SPORT
1	x	SPORT and ZPORT tri-stated

The results of 32-bit floating point operations are stored in the DM Register. The more significant half of the result of a 64-bit operation is stored in the DM Register and the less significant 32 bits are stored in the DL Register. The results of integer operations are stored in the DL Register. One 32-bit result is transferred from the DM or DL Register to the Z Port every cycle. The unload control determines what portions of the DM or DL register are transferred to the Z Register.

#### MULTIPLIER/DIVIDER

The multiplier in the WTL 2264 has five basic elements: front end circuits to detect exceptions, a fixed point multiplier array, a circuit in parallel with the multiplier for adding exponents, a shifter to normalize the result of the fixed point multiplication and an IEEE rounding circuit. Exceptions (NaN and denormalized input) are detected at the input of the WTL 2264 by the exception circuitry. The timing for an exception is the same as that for a normal multiplication. For valid inputs, the exponents are added by the exponent adder.

A synchronous multiplier array performs the mantissa multiplication. One pass is required for a single precision IEEE multiply, while two passes are required for a double precision multiplication. The number of cycles required to pass through the array depends upon the system cycle time and the WTL 2264 speed grade. If the system has a 50 ns cycle time and a WTL 2264-50 is used, one cycle is required to pass through the array. If, on the other hand, the system cycle time is 40 ns and a WTL 2264-50 is used, two cycles would be required to pass through the array. A programmable timer, called the accumulate timer, is used to determine the time required to make a pass through the array and indirectly determines when results are latched into the WTL 2264's Pipe 2 Register.

Renormalization and IEEE rounding are performed between the pipeline register and the DM/DL registers. Mode control bits M3-2 are used to select the desired rounding mode.

The pipeline registers, the DM Register and the DL Register can be made transparent by mode bits M1, M5 and M4. At the beginning of every operation the AREG and BREG are clocked. This clock pulse will ripple down to the Pipe 1, Pipe 2 and DM/DL registers after delays that are specified by the Pipeline Advance Control, M9-8, and the Pipe 2 Advance Control, M7-6, and M13. The delay between the AREG, BREG and Pipe Register 1, as well as the delay between Pipe Register 2 and the DM/ DL registers, is specified by the Pipeline Advance Control. The delay between Pipe 1 and Pipe 2 is specified by the Pipe 2 Advance Control.

# PRELIMINARY DATA

July 1986

#### Method of Operation, continued

In order to achieve the highest possible performance, it was necessary to eliminate the direct multiplication and division of denormalized numbers in the WTL 2264. In "FAST" mode, denorms (DNRMs) at the input and unorms (UNRMs) at the output of both the WTL 2264 and WTL 2265 are treated as zero. In IEEE mode, the WTL 2264 flags denorms. They must then be sent to

the ALU to be wrapped. Wrapped numbers (WNRMs) can then be multiplied or divided using the WTL 2264. The section on "IEEE COMPATIBILITY" discusses this in detail.

The floating point multiplier controls are given below.

Function Controls For Floating Point Multiplier

$F_2 F_1 F_0$	OPERATION (BREG op AREG)	DESCRIPTION
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	F32 op F32 F64 op F64 F32 op W32 F64 op W64 W32 op F32 W64 op F64 W32 op W32 W64 op W64	Single operation Double operation Single operation, A wrapped Double operation, A wrapped Single operation, B wrapped Double operation, B wrapped Single operation, A & B wrapped Double operation, A & B wrapped
		·····
$F_5 F_4 F_3$	OPERATION (BREG op AREG)	DESCRIPTION
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	B op A B op  A   B  op A  B  op  A  -(B op A) B op (- A ) (- B ) op A -( B  op  A )	Operate B operate magnitude of A A operate magnitude of B Magnitude of A operate B Operate and negate B operate negative value of A A operate negative value of B Negative value of A operate B

If F6 is a logic "0", the operation is an IEEE multiply. If, on the other hand, F6 is a logic "1", the function performed is an IEEE division with all the options shown above. F7 is used to perform mixed-mode calculations. If F7 is asserted high, then  $(F32 \cdot F32 = F64)$ or  $(F32 \div F32 = F64)$  functions are performed. All combinations of sign specified by F5, F4 and F3 are supported. Wrapped formats are not supported for mixed mode operations.

When denormalized operands are encountered in mixed-mode operations, the single precision operand must be converted to double precision and the operation executed in double precision.

Division takes the form of  $B \div A$ .

#### ALU

The WTL 2265's ALU consists of five basic elements: front end circuitry to detect exceptions, a shifter to

denormalize the smaller of the two input operands, an adder, a shifter to renormalize results and circuits to perform the IEEE rounding. However, the user can consider it to be a simple ALU with two internal pipeline registers. Two additional pipeline registers are available to maintain compatibility with the WTL 1265. Any combination of the pipeline registers as well as the DM and DL registers can be made transparent by mode bits M7-4. At the beginning of every operation the AREG and BREG are clocked. This clock pulse will ripple down to the Pipe 1, Pipe 2 and DM/DL registers after delays specified by the Pipeline Advance Control, M9-8.

F7 has no effect in the WTL 2265 and should be grounded.

The WTL 2265's function controls are given below.

# Method of Operation, continued

Function Controls for ALU

$F_6 F_5 F_4 F_3 F_2 F_1 F_0$	Operation (AREG op BREG)	Description
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	F32 – F32 F64 – F64  F32 – F32  F64 – F64 Reserved	single subtract double subtract single magnitude of difference double magnitude of difference
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Reserved Reserved -F32 -F64 Reserved Reserved Reserved Reserved Reserved	single negate double negate
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Reserved Reserved F32 + F32 F64 + F64  F32 + F32  F64 + F64  F32  +  F32  F64  +  F64  Reserved	single add double add single magnitude of sum double magnitude of sum single add magnitude double add magnitude
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Reserved F32 F64 Reserved Beserved	single identity double identity
0 0 1 1 1 0 0 (28) 0 0 1 1 1 0 1 (29) 0 0 1 1 1 1 0 (30) 0 0 1 1 1 1 1 (31)	F32   F64  Reserved	single absolute value double absolute value
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Compare F32 – F32 Compare F64 – F64 Reserved	single compare double compare
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Compare  F32  -  F32  Compare  F64  -  F64  Reserved	single compare magnitude double compare magnitude
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Reserved Compare F32 – 0 Compare F64 – 0 Reserved Reserved Reserved Reserved Reserved	single compare with zero double compare with zero
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Reserved $U32 \rightarrow D32$ (Exact) $U64 \rightarrow D64$ (Exact) $D32 \rightarrow W32$ $D64 \rightarrow W64$ $U32 \rightarrow D32$ (Inexact) $U64 \rightarrow D64$ (Inexact) Reserved Reserved	single unwrap exact value double unwrap exact value single wrap denormalized value double wrap denormalized value single unwrap inexact value double unwrap inexact vlaue
	F32 → I32	single fix

#### PRELIMINARY DATA July 1986

#### Method of Operation, continued

Function Controls for ALU, continued

F <sub>6</sub> F <sub>5</sub> F <sub>4</sub> F <sub>3</sub> F <sub>2</sub> F <sub>1</sub> F <sub>0</sub>	Operation (AREG op BREG)	Description
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	F64 → $ 32 $ $ 32 → F32 $ $ 32 → F64 $ $F32 → F64 $ $F32 → F64 $ $F64 → F32 $ Reserved $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 +  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $ $ 32 -  32 $	double fix single float double float convert single to double convert double to single integer subtract (A–B) integer subtract (B–A) *integer subtract with borrow (A–B) *integer subtract with borrow (B–A) integer negate *negate plus carry integer add *integer add plus carry pass *pass plus carry and not A exclusive or or

\*For long word integer operations, the carry or borrow is only valid for one pipeline delay.

#### MODE CONTROLS

Mode controls are not directly loaded from dedicated pins. Instead, the LOAD MODE instruction uses the function control bits  $F_{5-4}$  to determine which one of four 4-bit subsets of the mode word is loaded through function bits  $F_{3-0}$ .

F <sub>6</sub> F <sub>5</sub> F <sub>4</sub>	EDGE #1
$\begin{array}{cccccc} 0 & 0 & 0 & (0) \\ 0 & 0 & 1 & (1) \\ 0 & 1 & 0 & (2) \\ 0 & 1 & 1 & (3) \end{array}$	$\begin{array}{c} F_{3-0} \rightarrow M_{3-0} \\ F_{3-0} \rightarrow M_{7-4} \\ F_{3-0} \rightarrow M_{11-8} \\ F_{3-0} \rightarrow M_{15-12} \end{array}$

#### "FAST"/IEEE Format Mode Control

Mode bit  $M_0$  controls the treatment of denormalized numbers.

Mo	DENORMALIZED NUMBER HANDLING	
0	IEEE single or double format; multiplier and ALU generate denormalized operand exceptions and produce UNRM values on underflow exceptions.	(IEEE mode)
1	IEEE single or double format; multiplier and ALU flush denormalized operands to zero and round underflow results to zero.	(FAST mode)

### Method of Operation, continued

Rounding Mode Control

Mode bits M<sub>3-2</sub> determine the IEEE rounding mode for all operations except SINGLE FIX and DOUBLE FIX.

Мз М2	SELECTED ROUNDING MODE
$\begin{array}{cccc} 0 & 0 & (0) \\ 0 & 1 & (1) \\ 1 & 0 & (2) \\ 1 & 1 & (3) \end{array}$	Round toward nearest value or even significand, if a tie Round toward zero Round toward positive infinity Round toward negative infinity

Rounding Mode Control For FIX Operations (WTL 2265 only)

Mode bit  $M_1$  controls the IEEE rounding mode for SIN-GLE FIX and DOUBLE FIX.

MODE 1	SELECTED ROUNDING MODE
0	Round according to default rounding mode (MODE <sub>3-2</sub> )
1	Round toward zero, regardless of the default rounding mode

Pipeline Configuration Control

Mode bits  $M_7$ ,  $M_6$  and  $M_4$  of the floating point ALU and mode bits  $M_1$ ,  $M_5$  and  $M_4$  of the floating point multiplier/divider determine which of the pipeline registers are latched and which are transparent. Pipeline Regis-

ters 3 and 4 on the ALU cannot be independently controlled. These registers are enabled to match the latency of the WTL 1265 in the compatibility mode. If a mode bit is set to logic "0", the corresponding register is transparent; if it is a logic "1", the register is latched by the rising edge of the clock.

	PIPE 1	PIPE 2	DM, DL
2264 MODE BIT	M 1	M 5	M 4
2265 MODE BIT	M 7	M 6	M 4

#### Compatibility Mode Control

The WTL 2264/2265 may be programmed for microcode compatibility with the WTL 1264 and WTL 1265. The most common WTL 1264/1265 configuration is selected by setting M12 to zero. In this mode

32-bit throughput and 64-bit throughput are equal and 64-bit throughput is maximized. For more information consult the application note at the end of this data sheet.

#### PRELIMINARY DATA July 1986

#### Method of Operation, continued

Pipe 2 Advance Control (WTL 2264 only)

Mode bits  $M_{7-6}$  (ACC) and  $M_{13}$  control the timing of the partial product accumulator in the WTL 2264.

A	cc		PIPE 2 ADVANCE		
M 7	Me	IVI 13	Single Precision	Double Precision	
0	0	0	clock	clock/2	
0	1	0	clock/2	clock/4	
1	0	0	clock/3	clock/6	
1	1	0	clock/4	clock/8	
0	0	1	clock/2	clock/2	
0	1	1	clock/4	clock/4	
1	0	1	clock/6	clock/6	
1	1	1	clock/8	clock/8	

If mode bit M13 is a logic "0", Pipe Register 2 is latched  $[1 \cdot (M7-6+1)]$  after Pipe Register 1 for single precision operations and  $[2 \cdot (M7-6+1)]$  for double precision operations. If M13 is a logic "1", then single precision

Pipeline Advance Control (PAC)

Mode bits M9-8 control when the pipeline registers are latched, following the beginning of an operation. The pipeline registers are clocked at the beginning of every operation and N+1 cycles after the beginning of every operation, where N is given by mode bits M9-8. In the WTL 2264, pipeline stages 1 and 3 are controlled by the Pipeline Advance Control, while Pipeline Stage 2 is controlled by the accumulator advance control. In the WTL 2265, pipeline stages 1, 2 and 3 are controlled by the Pipeline Advance Control. Division has unique timing and is described in a separate section beginning on page 23. operations have the same timing as double precision operations and double precision operations are latched  $[2 \cdot (M_{7-6} + 1)]$  cycles after Pipe 1.

РАС Мэ Мв	PIPELINE RATE
0 0	clock
0 1	clock/2
1 0	clock/3
1 1	clock/4

## Method of Operation, continued

#### SUMMARY OF MODE CONTROLS

MODE BIT	WTL 2265	WTL 2264
M 0 M 1 M 2,3 M 4 M 5 M 6 M 7 M 8 M 9 M 10	IEEE/"FAST" mode selection Round mode for "FIX" selection Round mode selection DM, DL pipe enable Pipe 3, Pipe 4 enable Pipe 2 enable Pipe 1 enable Pipeline advance Pipeline advance	IEEE/"FAST" mode Pipe 1 enable Round mode selection DM, DL pipe enable Pipe 2 enable ACC - bit 0 ACC - bit 1 PAC - bit 0 PAC - bit 1 -
M 11 M 12 M 13 M 14 M 15	— Compatibility — — —	Compatibility Combined with M7-6 = Pipe 2 Advance Control — —

#### **RESULTS STATUS**

The S Bus indicates any exceptions or conditions that result from operations performed by the WTL 2264 and WTL 2265. For floating point comparison operations, the S Bus indicates the condition resulting from the comparison. For all other floating point operations, the S Bus indicates exception status.

S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Comparison Condition	Exception Status
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Equal Less than Greater than	Result = +0 or -0, exact Result = +infinity or -infinity, exact Result finite and $\neq$ 0, exact Result finite and $\neq$ 0, inexact
0 1 0 0 (4) 0 1 0 1 (5) 0 1 1 0 (6) 0 1 1 1 (7)		- not used Overflow & inexact Underflow Underflow & inexact
$\begin{array}{ccccccc} 1 & 0 & 0 & 0 & (8) \\ 1 & 0 & 0 & 1 & (9) \\ 1 & 0 & 1 & 0 & (10) \\ 1 & 0 & 1 & 1 & (11) \end{array}$		Operand A is denormalized Operand B is denormalized Operands A & B are denormalized Divide by zero
1 1 0 0 (12) 1 1 0 1 (13) 1 1 1 0 (14) 1 1 1 1 (15)	Unordered	Operand A is NaN Operand B is NaN Operands A & B are NaN Invalid Operation

Under certain conditions, multiple exceptions can occur. These exceptions may be resolved with the following priority table, where higher priority will mask lower priority exceptions.

PRELIMINARY DATA July 1986

#### Method of Operation, continued

Priority	Exception
Highest	Operands A & B are NaN Operand A is NaN Operand B is NaN Invalid Operation Divide by zero Operands A & B are denormalized Operand A is denormalized Operand B is denormalized Underflow & inexact Underflow Overflow & Inexact Result is finite and ≠0, inexact

For fixed point operations (WTL 2265 functions 64-77), the status codes are as follows.

S 3	S 2	2 S 1	S <sub>0</sub>	Exception Status
sign	0	0	0	Zero
sign	0	1	0	Result is finite and ≠ 0
sign	1	0	1	Overflow

#### Timing

The WTL 2264 and WTL 2265 can be optimized for high performance for either single or double precision operations. For double precision operations, the binding constraints are the I/O time and the multiplier's array time.

Therefore, to achieve the highest throughput for double precision operations the WTL 2264/2265-80 or -100 should be used. These parts have the fastest I/O and array times (40 ns and 50 ns, respectively).

To achieve the highest performance for single precision operations the time spent in each pipeline stage must be minimized. Since the pipe times are shortest for the WTL 2264/2265-75, WTL 2264/2265-50 and WTL 2264/2265-60, these devices should be used when low latency and single precision throughput are to be maintained.

# 64-BIT MAXIMUM PIPELINED THROUGHPUT (WTL 2264-80 and -100)

To maximize throughput for 64-bit multiplications, set ACC to 00, M13 to "1" and PAC to 01, and put Pipe 1, Pipe 2 and the DM/DL registers in the latched mode. Figure 3 shows the timing. As soon as the inputs and function code are loaded, the operation begins. At the end of Cycle 4, as shown, the operands are at the output of Pipe 1, which is just before the multiplier array. One cycle after that, the Accumulate Register latches partial results from the first pass through the multiplier array. At the end of Cycle 6, the unrounded results of the multiplication are latched into the Pipe 2 Register. Two cycles are required between Pipe 2 and the DM/DL registers. At the end of Cycle 8, the results are at the input of the DM/DL registers.

#### Timing, continued



Figure 3. WTL 2264/2265-80 and -100 32- and 64-bit Pipelined Operation Timing

# 32-BIT MAXIMUM PIPELINED THROUGHPUT (WTL 2264-80 and -100)

Since the Pipeline Advance Control is set to 01, M<sub>13</sub> is set to "1" and PAC is set to 00, single precision multiplications proceed at the same rate as double precision multiplications for the WTL 2264-80 and -100. Therefore, the timing illustrated in Figure 3 applies. The 32-bit operands may be loaded during cycle two to reduce the latency by one cycle.

32- AND 64-BIT ALU OPERATIONS (WTL 2265-80 and -100)

ALU operations have the same timing as multiplications for the WTL 2264/2265-80 and -100. Therefore, the timing shown in Figure 3 applies.

# 64-BIT MAXIMUM PIPELINED THROUGHPUT (WTL 2264-50, -60 or -75)

To maximize throughput for 64-bit multiplications, set ACC to 00, M13 to "0" and PAC to 00, and put Pipe 1, Pipe 2 and the DM/DL registers in the latched mode. The timing is described in Figure 4. As soon as the inputs and function code are loaded, the operation begins. At the end of Cycle 3, as shown, the operands are at the output of Pipe 1, just before the multiplier array. One cycle after that, the Accumulate Register latches partial results from the first pass through the multiplier array. At the end of Cycle 5, the unrounded results of the multiplication are latched into the Pipe 2 Register. At the end of Cycle 6, the results are received at the input of the DM/DL registers.

#### PRELIMINARY DATA July 1986

#### Timing, continued



Figure 4. WTL 2264-50, -60 or -75 64-bit Pipelined Operation Timing

32-BIT MAXIMUM PIPELINED THROUGHPUT (WTL 2264-50, -60 or -75)

To obtain maximum throughput for 32-bit multiplications, set ACC to 00, M13 to "0" and PAC to 00, and put the pipeline registers and the DM/DL registers in the latched mode. The result will be located in the most significant half of the DM Register. The timing for 32-bit pipelined multiplications is shown in Figure 5. Note that the time spent in Pipe Stage 2 is one cycle for 32-bit operations and two cycles for 64-bit operations.



Figure 5. WTL 2264-50, -60 or -75 32-bit Pipelined Operation Timing

### Timing, continued

#### MAXIMUM THROUGHPUT WITH INTERNAL ACCUMULATION (WTL 2265-50, -60 or -75)

The ALU has the same throughput for both 32- and 64-bit accumulations. For all other 64-bit operations, the WTL 2265 is I/O limited. To obtain maximum

throughput, set PAC to 00 and activate all pipeline stages (except Pipe 3 and Pipe 4). The timing for pipelined throughput in the ALU is shown in Figure 6.



Figure 6. WTL 2265-50, -60 or -75 Accumulate Timing (when accumulating 32- or 64-bit numbers)

# PRELIMINARY DATA

July 1986

# Timing, continued

#### MAXIMUM THROUGHPUT WITH INTERNAL ACCUMULATION (WTL 2265-80 or -100)

The timing for accumulate operations using the WTL 2265-80 and -100 speed devices is described in Figure 7. Set PAC to 01.



Figure 7. WTL 2265-80 or -100 Accumulate Timing

#### Timing, continued

# MAXIMUM THROUGHPUT FOR ALU OPERATIONS WITH TWO NEW INPUTS (WTL 2265-50, -60 or -75)

For 32-bit ALU operations, the WTL 2265-50, -60 and -75 have the same throughput as 32-bit accumulations. For 64-bit ALU operations, on the other hand, two input cycles are required. Only one cycle per pipeline stage is required, however. To obtain maximum pipelined throughput, set PAC to 00 and activate all pipeline stages except Pipe 3 and Pipe 4. The timing is shown on the next page.



Figure 8. WTL 2265-50, -60 or -75 Pipelined ALU Operation Timing

#### DIVISION

Single precision division (F32  $\div$  F32) has an operation time of (1 • PAC) + (9 • ACC) + (2 • PAC). The total latency is one cycle longer than this. Double precision division (F64  $\div$  F64) has an operation time of (1 • PAC) + (18 • ACC) + (2 • PAC) and a latency that is two cycles longer than this. The values in parentheses designate the number of cycles that are spent, respectively, in pipe stages 1, 2 and 3 (WTL 2264). For division, M13 has no effect. The pipe 2 advance is always (9 • ACC) for single precision operations and (18 • ACC) for double precision operations.

A "normally low" READY signal is provided, which goes high for one cycle on the cycle in which partial results are clocked into pipe stage 3. For the WTL

2264-50, -60 and -75 another operation can begin two cycles later. For the WTL 2264-80 and -100 another operation can begin four cycles later. To ensure compatability with future upgrades to the WTL 2264/2265 the operation after a divide should be keyed by the READY signal.

If another function is loaded at any time during a division operation the second operation completes while the divide is corrupted.

Since the WTL 2264-80 and -100 require two cycles per pipeline stage, they have different timing, as is shown in the diagrams on the next two pages.

Division takes the form  $B \div A$ .

#### PRELIMINARY DATA July 1986

# Timing, continued



Figure 9. WTL 2264-50, -60 or -75 32-bit Divide Operation



Figure 10. WTL 2264-50, -60 or -75 64-bit Divide Operation

## Timing, continued









# PRELIMINARY DATA

July 1986

#### **IEEE Compatibility, continued**

IEEE Standard 754, Version 10.0 specifies floating point processor data formats, rounding modes and exception handling. The WTL 2264 and WTL 2265 conform to the specification. The discussion below re-

DATA FORMATS

The WTL 2264/2265 perform both 32-bit and 64-bit IEEE standard floating point operations. The 32-bit

IEEE Standard Single Precision

views IEEE 754 implementation on the WTL 2264/2265. A separate note describes how denormalized numbers (DNRMs) are handled.

format has a 24-bit sign-magnitude fraction field and an 8-bit exponent, in the following format:

 31
 30
 23
 22
 0

 S
 E
 F
 1
 8
 23

Exponent values for normalized single precision numbers range from one to 254, with exponents of zero and 255 reserved for special operands. To calculate the value of a number in this format, the exponent is decremented by 127 (the "exponent bias" is  $\pm$ 127), and the fraction has a one inserted before the binary point. (This is called the hidden bit.) The value of the number is then  $(-1)^{S} \cdot 2^{e-127} \cdot (1.f)$ 

The 64-bit format has a 53-bit signed-magnitude fraction field and an 11-bit exponent, in the following format:

**IEEE Standard Double Precision** 



Exponent values for normalized double precision numbers range from one to 2,046 with exponents of zero and 2,047 being reserved for special operands. To calculate the value of a number in this format, the exponent is decremented by 1,023 (the exponent bias is +1,023), and the fraction has a one inserted before the binary point. Thus the value of a double precision number is  $(-1)^{S} \cdot 2^{e-1023} \cdot (1.f)$ 

Several number types are required to implement in the standard. These are normalized numbers, denormalized numbers, wrapped numbers, infinity and ZERO.

Normalized Numbers (NRM)

Most caculations are performed on normalized numbers. For single precision, normalized numbers have an exponent that ranges from 00000001 to 11111110 (one to 254) and a normalized fraction field (the leftmost or hidden bit is a one). In decimal notation, this allows one to represent a range of both positive and negative numbers from roughly  $10^{38}$  to  $10^{-38}$  with accuracy to seven decimal places. Double precision numbers have an exponent ranging from one to 2,046 and a normalized fraction field.

#### **IEEE Compatibility, continued**

#### Infinity (INF)

Infinity has an exponent of all ones and a fraction field equal to zero. Both positive and negative infinity are allowed.

#### ZERO

ZERO has an exponent of zero, a hidden bit equal to zero and a value of zero in the fraction field. Both +0 and -0 are supported.

#### Wrapped Numbers (WNRM)

A wrapped number is created by normalizing a DNRMs fraction field and subtracting from the exponent the number of shift positions required. (Normalizing is accomplished by left shifting until the hidden bit contains a one.) The value of the exponent is equal to (1 - (the number of shifts)) and is represented in two's complement.

#### Unrounded Normalized Number (UNRM)

A UNRM is the result of an operation that has magnitude less than the minimum representable normalized number. A UNRM has a normalized fraction field, a wrapped exponent and a hidden bit equal to one. The minimum UNRM is attained by multiplying two DNRM.MINs. UNRMs are turned into DNRM values using the ALU's unwrap function.

#### Denormalized Numbers (DNRM)

Denormalized numbers have a zero exponent and a denormalized (hidden bit equal to zero) non-zero fraction field.

#### Not A Number (NaN)

NaN is a special data format usually used as a flag for data flow control, for uninitialized variables or to signify an invalid operations such as  $0 \cdot \infty$ . The format for a NaN is an exponent of all ones and a non-zero fraction. The NaN produced by the WTL 2264/2265 has a sign bit of zero and fraction and exponent fields of all ones.

#### IEEE SINGLE PRECISION FORMATS SUPPORTED BY THE WTL 2264 AND WTL 2265

OPERAND	EXPONENT	FRACTION	HIDDEN BIT	VALUE
NaN	255	ANY	N/A	NONE
INFINITY	255	ALL O's	1	(−1) <sup>s</sup> ∞
NORM.MAX	254	ALL 1's	1	$(-1)^{s} \times 2^{127} \times (2)$
NORM	1 to 254	ANY	1	$(-1)^{s} \times 2^{e^{-127}} \times (1.f)$
NORM.MIN	1	ALL O's	1	$(-1)^{s} \times 2^{-126} \times (1)_{c}$
DNRM.MAX	0	ALL 1's	0	$(-1)^{s} \times (\overline{2_{100}}^{126} - 2^{-149})$
DNRM	0	ANY	0	$(-1)^{s} \times 2^{-126} \times (0.f)$
DNRM.MIN	0	00001	0	$(-1)^{s} \times 2^{-126} \times 2^{-23}$
WNRM.MAX	0	ALL 1's	1	$(-1)^{s} \times 2^{-126}$
WNRM	0 to (-22)	ANY	1	$(-1)^{s} \times 2^{e^{-127}} \times (1.f)$
WNRM.MIN	-22	ALL O's	1 .	$(-1)^{s} \times 2^{-149}_{100}$
UNRM.MAX	0	ALL 1's	1	$(-1)^{s} \times 2^{-126}$
UNRM.MIN	-171	ALL 0's	1	$(-1) \stackrel{s}{_{-2}} \times 2^{-298}$
ZERO	0	ALL O'S	0	(-1) <sup>s</sup> 0

### PRELIMINARY DATA

July 1986

# IEEE Compatibility, continued

The same formats are supported in double precision. The range of the double precision numbers and their values are obtained by substituting the double precision mantissa and exponent in the pattern shown above. A partial table of values is given below.

E	F	VALUE	NAME	MNEMONIC
2047	Not all zeros	None	Not a number	NaN
2047	All zeros	(-1) <sup>S</sup> * Infinity	Infinity	INF
1-2046	Any	(-1) <sup>S</sup> * 2 <sup>E-1023</sup> (1.F)	Normalized number	NOR
0	Not all zeros	(-1) <sup>\$</sup> * 2 <sup>-1022</sup> * (0.F)	Denormalized number	DNRM
0	Zero	(-1) <sup>S</sup> * 0	Zero	ZERO

#### ROUNDING OPTIONS

The WTL 2264/2265 support all four rounding modes of the IEEE standard — round to nearest, round toward zero, round toward plus infinity and round toward minus infinity. Rounding may be biased or unbiased. Biased rounding introduces a small offset in the direction of the bias. Positive bias, negative bias or a bias toward zero are specified in the IEEE format. Unbiased rounding rounds the result to the nearest representable number. In the case of a number exactly halfway between two representable numbers, the number is rounded toward the closest even number, resulting in half the numbers rounding up and half rounding down, on average.

#### Round To Nearest

Rounds the result to the nearest representable value. If two numbers are equally near the result, the even number is chosen.

#### Round Toward Zero

Rounds the result to the value closest to but not greater than the magnitude of the result.

#### Round Toward Plus Infinity

Rounds the result to the value closest to but not less than the result.

#### Round Toward Minus Infinity

Rounds the result to the value closest to but no greater than the result.

#### EXCEPTION HANDLING

The WTL 2264/2265 generate the exceptions specified in the IEEE standard for floating point operations. The status word corresponding to an operation is propagated through the array and pipeline registers in synchrony with the operands and partial results. The status outputs are registered when the output data is clocked into the output register and is valid until the next rising edge of the clock. The status outputs also indicate the result of a COMPARE operation. Thus a COMPARE precludes the indication of other exceptions.

#### Inexact (NXT)

NXT is generated on the WTL 2264/2265 whenever there is a loss of accuracy. The chips compute results to higher precision than the number of mantissa bits that appear in the result. If any of the fraction bits less than the LSB was equal to one prior to rounding, the inexact bit will be high. NXT will be signaled in the WTL 2265 if there is a partial or complete loss of significance in a float-to-fixed operation.

#### Divide By Zero (DVZ)

The WTL 2265 will assert a DVZ exception when performing division on a normalized dividend and a zero divisor. The result is a properly signed infinity.

#### **IEEE Compatability**

#### Overflow (OVF)

OVF is generated when the result of a floating point operation overflows the largest representable normalized number. The result produced at the output is either infinity or the largest representable positive or negative number, depending upon the rounding mode as follows:

+MAX.NRM	if ((RM or RZ) and the result is
-MAX.NRM	if ((RP or RZ) and the result is
+∞	if ((RN or RP) and the result is
-∞	if ((RN or RM) and the result is negative)

Overflow is also generated when converting floatingpoint-to-fixed-point and the result overflows the 32-bit format.

#### GRADUAL UNDERFLOW

The minimum normalized number has an exponent of one and a fraction field of zero. Zero has an exponent of zero and a fraction field of all zeros. This gives users the ability to deal with numbers between NORM.MIN and ZERO. These numbers are known as denormals. Their format is given in the number format section. The IEEE standard has specified gradual underflow to handle denormals. Many of the WTL 2264/2265's features are included to deal with denormals in a manner consistent with IEEE Standard 754, Version 10.0. Since denormals are very close to zero, many applications can substitute zero for a denormal without a signifcant loss of accuracy. For these applications, a "FAST" mode is included which substitutes zero for all denormalized inputs to the WTL 2264/2265. Zero is also inserted for all UNRM outputs in "FAST" mode.

For all arithmetic operations, the WTL 2265 handles denormalized inputs directly as it would handle any other number.

Unfortunately, a floating point multiplier must either operate exclusively on normalized numbers or suffer large cost and performance penalties in dealing directly with denormals. A normalized format that yields an equivalent to a given denormalized number is the wrapped format. The number format table shows the equivalence of wrapped and denormalized numbers. To translate a denormalized number to a wrapped number, the fraction is normalized (shifted up so that

#### Underflow (UNF)

When the result of an operation after rounding is less than the minimum normalized number, UNF is asserted. A result of exactly zero does not underflow.

#### Invalid Operation (INV)

INV will be signaled in the WTL 2264/2265 if either input is a NaN (the status code will distinguish which) or if an invalid operation occurs. Operations invalid in the WTL 2264 are  $(0 \cdot \infty)$ ,  $(\infty \div \infty)$  or  $(0 \div 0)$ . Operations invalid in the WTL 2265 are subtraction of like infinities  $(\infty - \infty)$  or addition of opposite infinities  $(-\infty + \infty)$ . For both the WTL 2264 and WTL 2265 the result of an INV is a NaN with fraction and exponent fields of all ones. The sign bit is zero.

#### Denormalized Input (DIN)

DIN is asserted whenever an operand is denormalized and the chip is in the IEEE mode. DIN applies only to the WTL 2264.

a one is in the hidden bit) and one is subtracted from the exponent for every position shifted. The WTL 2264 can multiply correctly either two wrapped numbers or a wrapped and a normalized number. To better understand the full procedure, consider the following case.

Assume one of the two input operands to the WTL 2264 is a denormalized number. Four cycles after the input, the denorm exception is flagged. The denormalized operand must then be sent to the WTL 2265 to be wrapped. Once wrapped, the operand can be sent back to the WTL 2264 for multiplication. The result of the multiplication will either be a normalized number or a UNRM.

If the result is a UNRM, status bit So indicates either UNF (if all the truncated bits are equal to zero) or UNF-NXT (if any of the truncated bits is equal to one).

No rounding will occur regardless of the rounding mode specified.

The underflowed number may then be sent to the WTL 2265 for "unwrapping". To unwrap a number, the fraction field is shifted right and the exponent incremented by one for each shift position. Status bit So must be used to conditionally execute the UNWRAP IN-EXACT or UNWRAP EXACT instruction. The rounding must be performed in the ALU. The unwrapping may have three possible results:

#### PRELIMINARY DATA July 1986

# **IEEE Compatability, continued**

RESULT	EXCEPTION	COMMENT
DNRM	UNF	When the denormalized result is exact. Note that his result is possible only if the UNWRAP EXACT instruction is possible (i. e., both the input and the result must be exact.)
DNRM	UNF-NXT	If the UNWRAP INEXACT instruction is executed or if the result of the UNWRAP EXACT instruction is inexact.
ZERO	NXT	The result is zero, but the unwrapping has resulted in the loss of precision.

# Operations

( )

The following tables delineate the results that are obtained for all combinations of input data formats and rounding options, for both the WTL 2264 and the WTL 2265 in IEEE as well as "FAST" mode. The format used in the tables is STATUS: (Status code)-Result.

TABLE 1: FLOATING POINT ADD/SUBTRACT ("FAST" MODE)							
A/B	ZERO	DNRM	NRM	INF	NaN		
NaN	INV:12-Nan	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:14-NaN		
INF	OK*:1–INF	OK*:1–INF	OK*:1-INF	INV:15-NaN (2) OK*:1-INF (1)	INV:13-NaN		
NRM	OK:2-NRM	OK:2,3-NRM	OVF:5-(4) OK:2,3-NRM UNF:6,7-ZERO OK:0-ZERO	OK*:1-INF	INV:13-NaN		
DNRM	OK:0-ZERO (3)	OK:0-ZERO	OK:2,3-NRM	OK*:1–INF	INV:13-NaN		
ZERO	OK:0-ZERO (3)	OK:0-ZERO (3)	OK:2-NRM	OK*:1-INF	INV:13-NaN		

\*If an operand is INF, OK will be signaled rather than OVF (see Note 1)

### **Operations**, continued

Notes:

1.	+INF+INF -INF-INF	$\rightarrow$ $\rightarrow$	+INF -INF
2.	+INF-INF -INF+INF	$\rightarrow$ $\rightarrow$	NaN (invalid operation) NaN (invalid operation)
3.	+ZERO+ZERO -ZERO-ZERO +ZERO-ZERO +ZERO-ZERO -ZERO+ZERO -ZERO+ZERO	* * * * * * *	+ZERO (RN, RZ, RP, RM) -ZERO (RN, RZ, RP, RM) +ZERO (RN, RZ, RP) -ZERO (RM) +ZERO (RN, RZ, RP) -ZERO (RM)

4. OVF will produce INF or MAX.NRM, depending upon the rounding mode:

+MAX.NRM	IF	[(RM, RZ)	AND	(RESULT ]	[S +)]
-MAX.NRM	IF	[(RP, RZ)]	AND	(RESULT ]	[S –)]
+INF	IF	[(RN, RP)	AND	(RESULT ]	[S +)]
–INF	IF	[(RN, RM)	AND	(RESULT ]	(S –)

TABLE 2: FLOATING POINT MULTIPLICATION ("FAST" MODE)							
A/B	ZERO	DNRM	NRM	INF	NaN		
NaN	INF:12-NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:14-NaN		
INF	INV:15-NaN	INV:15-NaN	OK:1-INF	OK:1-INF	INV:13-NaN		
NRM	OK:0-ZERO	OK:0-ZERO	OVF:5–(1) OK:2,3–NRM UNF:6,7–ZERO	OK:1-INF	INV:13-NaN		
DNRM	OK:0-ZERO	OK:0-ZERO	OK:0-ZERO	INV:15-NaN	INV:13-NaN		
ZERO	OK:0-ZERO	OK:0-ZERO	OK:0-ZERO	INV:15-NaN	INV:13-NaN		

Notes:

 OVF will produce INF or MAX.NRM, depending upon the rounding mode: +MAX.NRM IF [(RM, RZ) AND (RESULT IS +)]
 -MAX.NRM IF [(RP, RZ) AND (RESULT IS -)]
 +INF IF [(RN, RP) AND (RESULT IS +)]
 -INF IF [(RN, RM) AND (RESULT IS -)]

#### PRELIMINARY DATA July 1986

#### **Operations**, continued

 $\bigcirc$ 

TABLE 3: FLOATING POINT ADD/SUBTRACT (IEEE MODE)						
A/B	ZERO	DNRM	NRM	INF	NaN	
NaN	INF:12-NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:14-NaN	
INF	OK:1-INF	OK:1-INF	OK:1-INF	INV:15-NaN (2) OK:1-INF (1)	INV:13-NaN	
NRM	OK:2-NRM	OVF:5–(4) OK:2,3–NRM UNF:6,7–UNRM	OVF:5-(4) OK:2,3-NRM UNF:6,7-UNRM OK:0-ZERO	OK:1-INF	INV:13-NaN	
DNRM	UNF:6-UNRM	OK:0-ZERO (3) UNF:6-UNRM OK:2-NRM	OK:2,3–NRM UNF:6,7–UNRM OVF:5–(4)	OK:1-INF	INV:13-NaN	
ZERO	OK:0-ZERO (3)	UNF:6-UNRM	OK:2-NRM	OK:1-INF	INV:13-NaN	

Notes:

- $\begin{array}{rccc} 1. & +\mathsf{INF}+\mathsf{INF} & \longrightarrow & +\mathsf{INF} \\ & -\mathsf{INF}-\mathsf{INF} & \longrightarrow & -\mathsf{INF} \end{array}$ 
  - 2. +INF-INF  $\rightarrow$  NaN -INF+INF  $\rightarrow$  NaN
  - 3. +ZERO+ZERO  $\rightarrow$  +ZERO (RN, RZ, RP, RM) -ZERO-ZERO  $\rightarrow$  -ZERO (RN, RZ, RP, RM) +ZERO-ZERO  $\rightarrow$  +ZERO (RN, RZ, RP) +ZERO-ZERO  $\rightarrow$  -ZERO (RM) -ZERO+ZERO  $\rightarrow$  +ZERO (RN, RZ, RP) -ZERO+ZERO  $\rightarrow$  -ZERO (RM)
  - 4. OVF will produce INF or MAX.NRM, depending upon the rounding mode: +MAX.NRM IF [(RM, RZ) AND (RESULT IS +)]
    -MAX.NRM IF [(RP, RZ) AND (RESULT IS -)]
    +INF IF [(RN, RP) AND (RESULT IS +)]
    -INF IF [(RN, RM) AND (RESULT IS -)]

# **Operations, continued**

TABLE 4: FLOATING POINT MULTIPLICATION (IEEE MODE)						
A/B	ZERO	DNRM	NRM	INF	NaN	
NaN	INF:12-NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:14-NaN	
INF	INV:15-NaN	OK:1-INF	OK:1-INF	OK:1-INF	INV:13-NaN	
NRM	OK:0-ZERO	DIN:9-(2)	OVF:5–(1) OK:2,3–NRM UNF:6,7–UNRM	OK:1-INF	INV:13-NaN	
DNRM	OK:0-ZERO	DIN:10-(2)	DIN:8-(2)	OK:1-INF	INV:13-NaN	
ZERO	OK:0-ZERO	OK:1-ZERO	OK:1-ZERO	INV:15-NaN	INV:13-NaN	

Notes:

(1) OVF will produce INF or MAX.NRM, depending upon the rounding mode:

+MAX.NRM	IF	[(RM, RZ)	AND (RESULT IS +)]
+MAX.NRM	IF	[(RP, RZ)]	AND (RESULT IS -)]
+INF	IF	[(RN, RP)	AND (RESULT IS +)]
-INF	IF	[(RN, RM)	AND (RESULT IS -)]

(2) Result is undefined.

TABLE 5: FLOATING POINT DIVISION ("FAST" MODE)						
AB	ZERO	DNRM	NRM	INF	NaN	
NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:14-NaN	
INF	OK:0-ZERO	OK:0-ZERO	OK:0-ZERO	INV:15-NaN	INV:13-NaN	
NRM	OK:0-ZERO	OK:0-ZERO	OK:2,3–NRM OVF:5–(1) UNF:6,7–ZERO	OK:1-INF	INV:13-NaN	
DNRM	INV:15-NaN	INV:15-NaN	DVZ:11-INF	OK:1-INF	INV:13-NaN	
ZERO	INV:15-NaN	INV:15-NaN	DVZ:11-INF	OK:1-INF	INV:13-NaN	

#### PRELIMINARY DATA July 1986

# **Operations**, continued

Notes:

(1) Division takes the form  $B \div A$ 

(2) OVF will produce INF or MAX.NRM, depending upon the rounding mode:

+MAX.NRM	IF	[(RM, RZ)	AND	(RESULT	IS	+)]
+MAX.NRM	IF	[(RP, RZ)]	AND	(RESULT	IS	-)]
+INF	IF	[(RN, RP)	AND	(RESULT	IS	+)]
–INF	IF	[(RN, RM)	AND	(RESULT	IS	-)]

TABLE 6: FLOATING POINT DIVISION (IEEE MODE)						
AB	ZERO	DNRM	NRM	INF	NaN	
NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:12-NaN	INV:14-NaN	
INF	OK:0-ZERO	BDIN:9-(2)	OK:0-ZERO	INV:15-NaN	INV:13-NaN	
NRM	OK:0-ZERO	BDIN:9-(2)	OK:2,3–NRM OVF:5–(1) UNF:6,7–UNRM	OK:1-INF	INV:13-NaN	
DNRM	ADIN:8-(2)	ABDIN:10-(2)	ADIN:8-(2)	ADIN:8-(2)	INV:13-NaN	
ZERO	INV:15-NaN	DVZ:11-INF	DVZ:11-INF	OK:1-INF	INV:13-NaN	

Notes:

(1) OVF will produce INF or MAX.NRM, depending upon the rounding mode:

+MAX.NRM	IF	[(RM, RZ)	AND	(RESULT IS +)]
+MAX.NRM	IF	[(RP, RZ)]	AND	(RESULT IS -)]
+ÍNF	IF	[(RN, RP)	AND	(RESULT IS +)]
–INF	IF	[(RN, RM)	AND	(RESULT IS -)]

(2) Result is undefined.

# **Operations**, continued

	TABLE 7: FLOATING POINT COMPARE STATUS							
A/B	NaN	-INF	-NRM	-DNRM	ZERO	+DNRM	+NRM	+INF
NaN	U:15	U:15	U:15	U:15	U:15	U:15	U:15	U:15
+INF	U:15	G:2	G:2	G:2	G:2	G:2	G:2	E:0
+NRM	U:15	G:2	G:2	G:2	G:2	G:2	:0, 1, 2	L:1
+DNRM	U:15	G:2	G:2	G:2	G:2	:0, 1, 2	L:1	L:1
ZERO	U:15	G:2	G:2	G:2	E:0	L:1	L:1	L:1
-DNRM	U:15	G:2	G:2	:0, 1, 2	L:1	L:1	L:1	L:1
-NRM	U:15	G:2	:0, 1, 2	L:1	L:1	L:1	L:1	L:1
-INF	U:15	E:0	L:1	L:1	L:1	L:1	L:1	L:1

#### FORMAT: Condition: Status Code(s)

U:15 := unordered (status = 15)

L:1 := 
$$A < B$$
 (status = 1)

G:2 := A > B (status = 2) :0, 1, 2 := may be A = B, A < B, or A > B, depending upon data values

	TABLE 8: CONVERT SING	LE TO DOUBLE				
F32 → F64						
F32 OPERAND	F64 RESULT	STATUS	COMMENTS			
7FFFFFF	7FFFFFF	12	A operand is NaN			
or FFFFFFF	FFFFFFF					
7F800000	7FF00000	1	+INF			
	0000000					
7F7FFFF	47EFFFFF	2	Input operand is			
	E000000		+MAX.NRM			
3F800000	3FF00000	2	+1			
	0000000					
00800000	38100000	2	Input operand is			
	0000000		+MIN.NRM			
007FFFFF	380FFFFF	2	Input operand is			
	C000000		+MAX.DNRM			
			Result = 0 in "FAST" mode			
0000001	36A00000	2	Input operand is			
	0000000		+MIN.DNRM			
			Result = 0 in "FAST" mode			
0000000	0000000	0	+ZERO			
	0000000					

Note: Sign bit is orthogonal; it is directly copied from the input operand to the output result (except for NaN which is clamped to zero).

### PRELIMINARY DATA July 1986

# **Operations**, continued

 $\bigcirc$ 

TABLE 9: CONVERT DOUBLE TO SINGLE					
	$F64 \rightarrow F32$ (Round to N	earest)			
F64 OPERAND	F32 RESULT	STATUS	COMMENTS		
7FFFFFF	7FFFFFF	12	A operand is NaN		
FFFFFFF					
7FF00000	7F800000	1	+INF		
0000000					
7FEFFFFF	7F800000	5	+MAX.NRM		
FFFFFFF			OVERFLOWS		
47EFFFFF	7F800000	5	+OVF RESULT		
F000000					
47EFFFFF	7F7FFFF	2	+MAX.NRM		
E000000			RESULT		
3FF00000	3F800000	2	+1		
0000000					
38100000	00800000	2	+MIN.NRM		
0000000			RESULT		
380FFFFF	0080000	3	Result after rounding		
FFFFFF			is +MIN.NRM		
3800000	00000000 (UNRM) WTL 2265	6	Result		
0000000	00400000 (DNRM) WTL 1265	6	underflows		
36FFFFF	77FFFFFF (UNRM) WTL 2265	7	Produces		
FFFFFF	00000040 (DNRM) WTL 1265	7	UNRM + NXT		
36A00000	75000000 (UNRM) WTL 2265	6	+MIN.DNRM		
0000000	00000001 (DNRM) WTL 1265	6	RESULT		
0000000	40000000 (UNRM) WTL 2265	7	Input is		
0000001	00000000 (DNRM) WTL 1265	7	DNRM		
0000000	0000000	0	ZERO		
0000000					
	L	L	1		

Note: Sign bit is orthogonal; it is directly copied from the input operand to the output result (except for NaN which is clamped to zero).

# Operations, continued

				_		
TABLE 10: DOUBLE FLOAT						
	I32 → F64					
I32 OPERAND	F64 RESULT	STATUS	COMMENTS			
7FFFFFF	41DFFFFF	2	Largest Positive			
	FFC00000		Integer			
0000001	3FF00000	2	+1			
	0000000					
0000000	0000000	0	ZERO			
	0000000					
FFFFFFF	BFF00000	2	-1			
	0000000					
8000000	C1E00000	2	Largest Negative			
	00000000		Integer			
	• ••••					

TABLE 11: SINGLE FLOAT					
	I32 → F32				
I32 OPERAND	F32 RESULT	STATUS	COMMENTS		
7FFFFFF	4F000000	3	Largest Positive Integer		
7FFFFC0	4F000000	3	INEXACT		
7FFFF80	4EFFFFF	2	EXACT		
0000001	3F800000	2	+1		
0000000	0000000	0	ZERO		
FFFFFFF	BF800000	2	-1		
8000080	CEFFFFF	2	EXACT		
8000040	CF000000	3	INEXACT		
8000000	CF000000	2	Largest Negative Integer		

### PRELIMINARY DATA July 1986

# **Operations**, continued

C

	TABLE 12: DOUBLE I	FIX	
	F64 $\rightarrow$ I32 (Round to Ne	earest)	
F64 OPERAND	I32 RESULT	STATUS	COMMENTS
7FFFFFF	7FFFFFF	12	Input is NaN
FFFFFFF			
7FF00000	7FFFFFF	5	+INF
0000000			
7FEFFFF	7FFFFFF	5	Input is
FFFFFFF			+MAX.NRM
41DFFFFF	7FFFFFF	2	Largest Positive
FFC00000			Integer Result
3FF00000	0000001	2	+1
0000000			
3FE80000	0000001	3	INEXACT
0000000			
00100000	0000000	3	Input is
0000000			MIN.NRM
0000000	0000000	3	Input is
0000001			MIN.DNRM
0000000	0000000	0	+ZERO
0000000			
8000000	0000000	0	-ZERO
0000000			
8FF00000	0000000	3	Small Negative
0000000			Number
BFF00000	FFFFFFF	2	–1
0000000			
C1E00000	8000000	2: WTL 2265	Largest Negative
0000000		5: 1165/1265	Integer Result
FFF00000	8000000	5	-INF
0000000			
EEEEEE	7666666	12	NaN
		12	-inain

# Operations, continued

	TABLE 13: SINGLE	FIX	
	F32 → I32		
F32 OPERAND	I32 RESULT	STATUS	COMMENTS
7FFFFFF	7FFFFFF	12	Input is NaN
7F800000	7FFFFFF	5	+INF
7F7FFFF	7FFFFFF	5	Input is +MAX.NRM
4F000000	7FFFFFF	5	+OVF
4EFFFFF	7FFFF80	2	EXACT
3F800000	0000001	2	+1
3F400000	0000001	3	INEXACT
0080000	0000000	3	Input is +MIN.NRM
0000001	0000000	3	Input is +MIN.DNRM
0000000	0000000	0	+ZERO
8000000	0000000	0	-ZERO
8F800000	0000000	3	Small Negative Number
BF800000	FFFFFFF	2	-1
CEFFFFF	8000080	2	Large Negative Number
CF000001	8000000	5	-OVF
FF800000	80000000	5	–INF

TABLE 14: DOUBLE WRAP DENORMALIZED VALUE								
F64 → W64								
F64 OPERAND	W64 RESULT	STATUS	COMMENTS					
0000000	7CD00000	6	Input is +MIN.DNRM					
0000001	0000000							
00080000	0000000	6	Always Exact					
0000000	0000000							
000FFFFF	000FFFFF	6	Input is +MAX.DNRM					
FFFFFFF	FFFFFFE							

TABLE 15: SINGLE WRAP DENORMALIZED VALUE								
F32 → W32								
F32 OPERAND	W32 RESULT	STATUS	COMMENTS					
0000001	7500000	6	Input is -MIN.DNRM					
00400000	0000000	6	Always Exact					
007FFFFF	007FFFFE	6	Input is -MAX.DNRM					

# PRELIMINARY DATA

July 1986

# Operations, continued

C

C

TABLE 16: DOUBLE UNWRAP EXACT VALUE								
$U64 \rightarrow D64$								
U64 OPERAND	D64 RESULT	STATUS	COMMENTS					
000FFFFF	00100000	3	Result is					
FFFFFFF	0000000		NRM + NXT					
0000000	00080000	6	UNF + EXACT					
0000000	00000000							
7FFFFFF	00080000	7	UNF + NXT					
FFFFFFF	0000000							
4000000	0000000	7	UNF + NXT					
0000000	0000000							

TABLE 17: SINGLE UNWRAP EXACT VALUE								
$U32 \rightarrow D32$								
U32 OPERAND	D32 RESULT	STATUS	COMMENTS					
007FFFFF	0080000	3	Result is NRM					
007FFFE	007FFFFF	6	Result is DNRM					
0000000	00400000	6	UNF + EXACT					
7FFFFFF	00400000	7	UNF + NXT					
4000000	0000000	7	UNF + NXT					

Note: For single and double unwrap functions, the sign bit of the output result is directly copied from the sign bit of the input operand.

# **I/O** Characteristics



Figure 13. Input Equivalent Circuit





VDD

Figure 14. Output Equivalent Circuit



42

#### **PRELIMINARY DATA** July 1986

I/O Characteristics, continued

 $\bigcirc$ 

(



Figure 16. Input/Output Timing



Figure 17. Tri-state Enable/Disable Timing Diagram

# Pin Configuration

Γ

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pin #1 Identifier	Á	GND	Z31	Z14	Z13	Z27	Z10	Z25	Z24	Z7	Z22	Z20	Z19	Z3	Z1	GND
	в	S3	nc	Vcc	Z15	Z29	Z12	Z11	Z9	Z6	Z21	Z4	Z18	Z17	Vcc	Yo
	С	GND	S2	Ready	nc	Z30	Z28	Z26	Z8	Z23	Z5	Z2	Z16	Zo	GND	Y17
	D	OE	S0	VDD		V						VDD	Y16	Y18		
	Е	U2	CSU	S1		WTL 2264 TOP VIEW							Y1	Y2	Y4	
	F	F7	Uo	U1									Y3	Y19	Y21	
	G	VDD	CLK	F6									Y5	Y20	Y6	
	н	F5	F4	GND									Y23	Y22	Y7	
	J	F3	F0	F1									Y8	Y25	Y24	
	к	F2	VDD	L4										Y26	Y10	Y9
	L	GND	L2	Lo										Y29	Y27	Y11
	Μ	L3	nc	nc										Y15	Y13	Y12
	Ν	L1	GND	X31	X15	X29	X26	X8	X23	X5	Хз	X1	VDD	Y31	Y14	Y28
	Ρ	CSL	nc	X14	X13	X27	X10	X25	X22	X20	X19	X2	X16	nc	nc	Y30
	Q	GND	X30	X28	X12	X11	X9	X24	X7	X6	X21	X4	X18	X17	Xo	GND

PRELIMINARY DATA July 1986

# Pin Configuration, continued

C

C

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pin #1 Identifier	Α	GND	Z31	Z14	Z13	Z27	Z10	Z25	Z24	Z7	Z22	Z20	Z19	Zз	Z1	GND
	в	S3	nc	Vcc	Z15	Z29	Z12	Z11	Z9	Z6	Z21	Z4	Z18	Z17	Vcc	Y0
	С	GND	S2	Ready	nc	Z30	Z28	Z26	Z8	Z23	Z5	Z2	Z16	Zo	GND	Y17
	D	OE	S0	VDD								Vdd	Y16	Y18		
	Е	U2	CSU	S1								Y1	Y2	Y4		
	F	GND	Uo	U1									Yз	Y19	Y21	
	G	VDD	CLK	F6									Y5	Y20	Y6	
	н	F5	F4	GND		TOP VIEW						Y23	Y22	Y7		
	J	F3	Fo	F1										Y8	Y25	Y24
	к	F2	VDD	L4										Y26	Y10	Y9
	L	L5	L2	LO										Y29	Y27	Y11
	М	L3	nc	nc										Y15	Y13	Y12
	Ν	L1	GND	X31	X15	X29	X26	X8	X23	X5	Хз	X1	VDD	Y31	Y14	Y28
	Ρ	CSL	nc	X14	X13	X27	X10	X25	X22	X20	X19	X2	X16	nc	nc	Y30
	Q	GND	X30	X28	X12	X11	X9	X24	X7	X6	X21	X4	X18	X17	Xo	GND

#### **Physical Dimensions**



### **Application Note**

COMPATABILITY WITH WTL 1264 AND WTL 1265

There are two common WTL 1264/1265 configurations. In the first, one WTL 1264 is used per each WTL 1265. In the second, two WTL 1264 devices are used for each WTL 1265. We will discuss the 1:1 configuration. Contact WEITEK for a description of the 2:1 configuration.

Several programming models are used in this first configuration. As discussed in COMPATABILITY MODE, the most common programming model for the WTL 1264/1265 is maximum 64-bit throughput. If the compatability mode bit, M12, is set to "0" the WTL 2264/2265 can operate in the WTL 1264/1265 programming mode. The effect of  $M_{12}$  is different for the WTL 2264 and WTL 2265.

If M12 is "0" in the WTL 2265, M5 can be used to control the WTL 2265's dummy pipes in the same way it controls Pipe 3 in the WTL 1265. In the WTL 2264, M12 set to "0" causes PAC to be 01, ACC to be 01 and M13 to be "1". The following tables illustrate the WTL 2264/2265 mode configuration for several other WTL 1264/1265 timing models.

	TABLE 18: WTL1264/WTL2264 COMPATABILITY CHART										
	WTL 1264	MODE SE	ETTINGS	COMPATIBLE WTL 2264-50 and -60 MODE SETTINGS							
Operation	M 5-4	M 11-8	M 7-6	M 12	M 5, 4, 1	М 9-8	M 13	M 7-6			
	Pipeline Configuration	Pipe Advance	Accumulator		Pipeline Configuration	Pipe Advance	Pipe 2 Advance	Accumulator			
64-bit max throughput	10	0100	01	0	111*	XX	×	XX			
32-bit max throughput	11	0010	01	1	111	01	0	01			
64-bit min latency	00	0000	. 01	1	100	01	×	01			
32-bit min latency	00	0000	01	1	100	00	X	01			

\*Setting M 12 to 0 causes  $M_1 = 1$ ,  $M_{9-8} = 01$ ,  $M_{13} = 1$ ,  $M_{7-6} = 01$ .

### **PRELIMINARY DATA** July 1986

# Application Note, continued

C

C

	TABLE 19:	WTL 1265/WTL	L 2265 COMPATA	BILITY CHART						
	WTL 1265 MO	DE SETTINGS	COMPATIBLE WTL 2265-50 and -60 MODE SETTING							
Operation	M 7-4	M 11-8	M 12	М 9–8						
	Pipeline Configuration	Pipe Advance		Pipeline Configuration	Pipe Advance					
64-bit max throughput	1111	0010	0	1111	01					
32-bit max throughput	1111	0010	0	1111	01					
64-bit min latency	0000	0000	1	1000	01					
32-bit min latency	0000	0000	1	1000	00					

# Ordering Information

PACKAGE TYPE	TEMPERATURE RANGE	ORDER NUMBER
144-Pin Grid Array	$Tc = 0 to 85^{\circ}C$	WTL 2264-100-GC/WTL 2265-100-GC
144-Pin Grid Array	$Tc = 0$ to $85^{\circ}C$	WTL 2264-080-GC/WTL 2265-080-GC
144-Pin Grid Array	$Tc = 0$ to $85^{\circ}C$	WTL 2264-075-GC/WTL 2265-075-GC
144-Pin Grid Array	$Tc = 0$ to $85^{\circ}C$	WTL 2264-060-GC/WTL 2265-060-GC
144-Pin Grid Array	$Tc = 0$ to $85^{\circ}C$	WTL 2264-050-GC/WTL 2265-050-GC

# **Revision Summary**

1. 2. 3. 5. 6. 7. 8.	AC Electrical Characteristics Signal Description Load Controls for WTL 2265 Function Controls for WTL 2264 Compatability Mode Control Pipe 2 Advance Control Pipeline Advance Control Figure 6. WTL 2265-50, -60 or -75	Revised Revised Revised Revised New New Revised New	pages 4-5 page 8 page 10 pages 14-15 pages 16-17 page 17 page 17 page 22
9.	Accumulate Timing Figure 7. WTL 2265-80 or -100	New	page 23
10. 11. 12. 13.	Accumulate Timing Division Invalid Operation Operations Table 5. Floating Point Division ("FAST" Mode)	Revised Revised Revised New	pages 24-26 page 30 pages 31-41 page 34
14.	Table 6. Floating Point Division	New	page 35
15. 16.	(IEEE MODE) WTL 2265 Pin Configuration Application Note	Revised New	page 44 page 46

# PRELIMINARY DATA

July 1986

C

 $\mathbf{C}$ 



For additional information on WEITEK products, please fill out the form below and mail.

Name		Title			
Company	Phor	Phone			
Address					
Comments					
I am currently involved in a design with the following Weitek products				and wish to be added to your	
APPLICATION:					
ENGINEERING WORKSTATIC	□ SCIENTIFIC C	□ SCIENTIFIC COMPUTERS			
□ GRAPHICS		□ OTHER			
PERSONAL COMPUTERS					
Check the products on which you with	ish to receive data sheets:			🗆 Ha	we a sales person call
ATTACHED PROCESSORS	COPROCESSORS	<b>BUILDING BLOCKS</b>			
□ XL-SERIES OVERVIEW	□ 1167	2264/2265	□ 1066	□ 2516	
□ XL-8200 OVERVIEW	1164/1165	□ 3132/3332	□ 2010	2517	
	3164/3364	□ 1232/1233	□ 2245		
	3167				
WEITEK use: Rec'd	Out		ТРТ	Source: DS	
Status			· · · · · · · · · · · · · · · · · · ·		

# WEITEK WTL 2264/WTL 2265 FLOATING POINT Please Comment On The Quality Of This Data Sheet.

Even though we have tried to make this data sheet as complete as possible, it is conceivable that we have missed something that may be important to you. If you believe this is the case, please describe what the missing information is, and we will consider including it in the next printing of the data sheet.

Fold, Staple and Mail to Weitek Corp.



# **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 1374 SUNNYVALE, CA

POSTAGE WILL BE PAID BY ADDRESSEE

WEITEK Corporation 1060 E. Arques Ave. Sunnyvale, CA 94086-BRM-9759

ATTN: Ed Masuda

C C



#### WEITEK'S CUSTOMER COMMITMENT:

Weitek's mission is simple: to provide you with VLSI solutions to solve your compute-intensive problems. We translate that mission into the following corporate objectives:

- **1.** To be first to market with performance breakthroughs, allowing you to develop and market systems at the edge of your art.
- **2.** To understand your product, technology, and market needs, so that we can develop Weitek products and corporate plans that will help you succeed.
- **3.** To price our products based on the fair value they represent to you, our customers.
- **4.** To invest far in excess of the industry average in Research and Development, giving you the latest products through technological innovation.
- **5.** To invest far in excess of the industry average in Selling, Marketing, and Technical Applications Support, in order to provide you with service and support unmatched in the industry.
- **6.** To serve as a reliable, resourceful, and quality business partner to our customers.

These are our objectives. We're committed to making them happen. If you have comments or suggestions on how we can do more for you, please don't hesitate to contact us.

Art Collmeyer

President

Headquarters

Weitek Corporation 1060 E. Arques Avenue Sunnyvale, CA 94086 TWX 910-339-9545 WEITEK SVL FAX (408) 738-1185 TEL (408) 738-8400

#### **Domestic Sales Offices**

Weitek Corporation 1060 E. Arques Avenue Sunnyvale, CA 94086 TWX 910-339-9545 WEITEK SVL FAX (408) 738-1185 TEL (408) 738-8400 Corporate Place IV 111 South Bedford St. Suite 200 Burlington, MA 01803 FAX (617) 229-4902 TEL (617) 229-8080 European Sales Headquarters Greyhound House, 23/24 George St. Richmond, Surrey, TW9 1JY England TELEX 928940 RICHBI G FAX 011-441 940 6208 TEL 011-441 549 0164

#### Japanese Representative

4-8-1 Tsuchihashi Miyamae-Ku Kawasaki, Kanagawa-Pre 213 Japan FAX 044-877-4268 TEL 044-852-1135