



The Engineering Staff of  
TEXAS INSTRUMENTS INCORPORATED  
Components Group



The  
Interface  
Circuits  
Data  
Book

for  
Design  
Engineers

The  
Interface  
Circuits  
Data Book  
for  
Design Engineers

TEXAS INSTRUMENTS  
INCORPORATED



# The Interface Circuits Data Book for Design Engineers

Second Edition



**TEXAS INSTRUMENTS**  
**Deutschland GmbH**

#### IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supersedes previously published data on Interface Circuits, including data book CC-401.

Copyright © 1974  
Texas Instruments Deutschland GmbH

---

## INTRODUCTION

In this 430-page data book, Texas Instruments is pleased to present important technical information on the industry's broadest and most advanced family of Integrated Interface Circuits.

You'll find complete specifications on TI's 75/55 series of MOS memory interface, data transmission, magnetic memory, peripheral driver, memory sense amplifier, and display interface circuits. Also included is advanced information on some of TI's interface circuits to be introduced shortly.

The functional indexes and selection guides are designed for ease of circuit selection. There are margin tabs to guide you quickly to general circuit categories, and the numerical indexes will let you locate specific type numbers quickly.

Although this volume offers design and specification data only for Integrated Interface Circuits, complete technical data for any TI semiconductor/component product is available from your nearest TI field sales office, local authorized TI distributor, or by writing directly to: Marketing and Information Services, Texas Instruments.

# INTERFACE CIRCUITS

## THERMAL INFORMATION

### THERMAL RESISTANCE OF LINEAR INTEGRATED CIRCUIT PACKAGES

| PACKAGE                            | PINS  | $R_{\theta JC}$ ( $^{\circ}C/W$ )   |                             | $R_{\theta JA}$ ( $^{\circ}C/W$ )      |                             |
|------------------------------------|-------|-------------------------------------|-----------------------------|--|-----------------------------|
|                                    |       | Junction-to-case thermal resistance |                             | Junction-to-ambient thermal resistance |                             |
|                                    |       | 50% CONFIDENCE<br>MAX VALUE         | 90% CONFIDENCE<br>MAX VALUE | 50% CONFIDENCE<br>MAX VALUE            | 90% CONFIDENCE<br>MAX VALUE |
| FA solder-sealed flat              | 10    | 37                                  | 42                          | 185                                    | 191                         |
|                                    | 14    | 38                                  | 45                          | 163                                    | 171                         |
| L plug-in                          | 8, 10 | 55                                  | 61                          | 195                                    | 210                         |
| LA plug-in, kovar header           | 3     | 19                                  | 22                          | 202                                    | 210                         |
| J ceramic dual-in-line             | 14    | 24                                  | 28                          | 80                                     | 92                          |
|                                    | 16    | 22                                  | 26                          | 73                                     | 85                          |
| JA glass-header dual-in-line       | 16    | 58                                  | 65                          | 123                                    | 127                         |
| JB metal-based header dual-in-line | 16    | 31                                  | 33                          | 88                                     | 93                          |
| JP glass-header dual-in-line       | 8     | 29                                  | 33                          | 139                                    | 150                         |
| N plastic dual-in-line             | 14    | 35                                  | 41                          | 85                                     | 97                          |
|                                    | 16    | 33                                  | 39                          | 80                                     | 92                          |
| P plastic dual-in-line             | 8     | 46                                  | 50                          | 120                                    | 127                         |
|                                    | 16    | 40                                  | 45                          | 159                                    | 165                         |
| SB solder-sealed flat              | 16    | 40                                  | 45                          | 159                                    | 165                         |
|                                    | 24    | 40                                  | 45                          | 147                                    | 157                         |

Junction-to-case thermal resistance,  $R_{\theta JC}$ , is measured with the device immersed in a freon bath.

Junction-to-ambient thermal resistance,  $R_{\theta JA}$ , is measured in still air with the device mounted in either an Augat or a Barnes socket. Special test chips were used to obtain the above information.

|  |   |
|--|---|
| INDEXES<br>Numerical · Functional · Cross-Reference  | 1 |
| ORDERING INSTRUCTIONS AND MECHANICAL DATA  | 2 |
| FUTURE PRODUCTS  | 3 |
| LINE CIRCUITS  | 4 |
| MOS MEMORY<br>INTERFACE CIRCUITS   | 5 |
| MAGNETIC MEMORY AND PERIPHAL DRIVERS   | 6 |
| SENSE AMPLIFIERS   | 7 |
| 38510/MACH IV<br>High Reliability Microelectronics · Procurement Specifications<br>MIL-STD-883 | 8 |
| IC SOCKETS AND INTERCONNECTION PANELS  | 9 |



# TEXAS INSTRUMENTS Deutschland GmbH

## **Halbleiterwerke**

8050 **Freising** · Haggertystraße 1  
Telefon 08161/80-1 od. Nbst.  
Telex 05 26529 texin d

8070 **Ingolstadt** · Peringerstr. 10  
Telefon 0841/5 80 51

## **Verkaufsbüros**

**TID u. Zweigniederlassung TISCO**  
8000 **München** 40

Frankfurter Ring 243  
Telefon 089/32 50 11-15

7000 **Stuttgart** 1 · Im Kaisemer 5  
Telefon 0711/22 50 92-94  
Telex 07 22613 texin d

## **6230 Frankfurt-Griesheim**

Akazienstraße 22-26  
Telefon 0611/39 90 61  
Telex 04 11195

4300 **Essen** · Lazarettstraße 19

Telefon 02141/2 09 16  
Telex 08 57513 texin d

3000 **Hannover** · Steimbker Hof 8A

Telefon 0511/55 60 41  
Telex 09 23403

1000 **Berlin** 49 · Krügerstraße 24

Telefon 030/7 44 40 41  
Telex 01 83302 texin d

## **TECHNOLOGY CENTER**

1000 **Berlin** 31 · Kurfürstendamm 146  
Telefon 030/8 86 70 13

## **Generalvertretungen**

### **Schweiz**

**FABRIMEX AG**

8032 **Zürich** · Kirchenweg 5  
Telefon 01/47 06 70

Telex 0044552563 forix ch

### **Osterreich**

**TRANSISTOR Vertriebsges. mBH**

A-1130 **Wien** 13 · Auhofstraße 41A

Telefon 0222/82 33 50, 82 94 51/52  
Telex 01/3738 tvgw n a

## **Jugoslawien**

**IRET-Split**, Filijala Beograd  
Cara Dusana 67/1 · **Beograd**  
Telefon 011/23 120 oder 28 044  
Telex 11705 itrex

## **Distributors**

**CELDIS GmbH**

8000 **München** 80 · Orleansplatz 5

Telefon 089/45 43 06-8, 45 32 87  
Telex 05 22556

**CELDIS GmbH**

8500 **Nürnberg** · Winklerstr. 33

Telefon 0911/20 90 10, 22 36 18  
Telex 06 23571

**ELKOSE**

7141 **Schwieberdingen** · Daimlerstr. 1

Telefon 07150/67 25, 66 90

Telex 07 23892 elko d

**WALTER KLUXEN**

2000 **Hamburg** 1 · Nordkanalstr. 52

Telefon 040/2 48 91

Telex 02 162074

**H. M. MULLER**

5600 **Wuppertal** 1 · Vereinstraße 17

Telefon 02121/42 60 16

Telex 8591543

**RETRON GmbH**

3400 **Göttingen** · Rodeweg 20

Telefon 0551/6 40 07

Telex 09 6733

**SCHIFFERS ELEKTRONIK**

5100 **Aachen** · Mefferdatistraße 16-18

Telefon 0241/3 05 53

Telex 08 32525 eschi d

**SPOERLE ELECTRONIC**

6079 **Sprendlingen** · Frankfurt a. M.

Otto-Hahn-Straße 1

Telefon 06103/6 20 31-38

Telex 0 417972

## **Fachhändler**

**ANTRONIC GmbH**

3001 **Oesselse/Hannover**

Wilhelm-Busch-Straße 17

Telefon 05102/30 51-52

Telex 09 23899

**BALU ELECTRONIC**

2000 **Hamburg** 1

Burchardplatz 1, Chilehaus B

Telefon 040/33 09 35-37

Telex 02 161373

**H. GOEBEL**

Vertrieb elektronischer Bauelemente

6700 **Ludwigshafen/Rh.**

Bleichstraße 18

Telefon 0621/56 40 08

**ROBERT MERKELBACH KG**

4300 **Essen**

Maxstraße 75

Telefon 02141/2 05 06

Telex 08 57596

**ARTHUR RUFENACH**

6900 **Heidelberg** 1

Dammweg 2

Telefon 06221/8 24 36

**STRIXNER ELECTRONIC**

8000 **München** 5

Jahnstraße 18

Telefon 089/26 40 50/58

Telex 05 22338

8900 **Augsburg** 21

Maximilianstraße 34

Telefon 0821/2 62 51

4000 **Düsseldorf**

Kölnner Straße 16-18

Telefon 0211/36 90 31-32

Telex 8 587332

## **Denmark**

Texas Instruments A/S

46D, Marielundvej

2730 **Herlev**, Denmark

Tel. 91 74 00

## **Finland**

Texas Instruments Finland OY

Fredrikinkatu 56, D 38

**Helsinki** 10, Finland

Tel. 44 12 75

## **France**

Texas Instruments France

379 Av de la Liberation

92 **Clamart**, France

Tel. 6 44 55 30

30-31 Quai Rambaud

69 **Lyon**, France

Tel. 42 78 50

3, Rue Lafayette

35 **Rennes**, France

Tel. 30 56 85

20, Avenue Honore/Serres

31 **Toulouse**, France

Tel. 62 82 85

## **Italy**

Texas Instruments Italy SpA

Via Salaria per l'Aquila

Cittaducale

02100 **Rieti**

Tel. 0746/6 90 34

Telex 62003

### **Sales Office.**

Via della Giustizia 9

20125 **Milano**

Tel. 02/6 88 31 41/3

Telex 31269

Via Luigi Mancinelli 65

00199 **Roma**

Tel. 06/83 77 45

Telex 61587

Via Montebello 27

10124 **Torino**

Tel. 011/83 22 76

Telex 21575

## **Netherlands**

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 223

P.O. Box 7603

Schiphol-Centrum

Tel. 020/15 92 93

## **Spain**

Texas Instruments Espana

General Gallegos 3

**Madrid** 16

Tel. 2590963-2502547/48

## **United Kingdom**

Texas Instruments Limited

165 Bath Road

**Slough**, Buckinghamshire, England

Tel. Slough 3 34 11

2259 Coventry Road

**Sheldon**, Birmingham 26, England

Tel. 021-743-5293

24 Rutland Street

**Edinburgh**, EH 12 AN, Scotland

Tel. 031-229-1481

York House, 12 York Street

**Manchester** 2, England

Tel. 061-236-7282

46 F. Nichols Road

**Southampton**, Hants, England

Tel. 0703-27267



# TI- Fachbücher

Die Preisangaben auf den Seiten entsprechen dem Stand Januar 74.  
Alle Preise verstehen sich zuzüglich 5,5% MwSt. und Versandkosten.

## Bestellinformationen zur TI-Fachbuchreihe

- Bestellungen richten Sie bitte an:  
**K. Wichmann**  
Fachbuchvertrieb  
der Texas Instruments  
Deutschland GmbH  
**8000 München 90**  
Geiseltasteigstraße 140  
oder direkt an Texas Instruments Deutschland GmbH
- Die Bestellung sollte enthalten:  
**Anzahl, Titel, Bestell-Nr.**  
**Datum und Unterschrift**  
**Absender bzw. Versandanschrift**
- Maßgebend ist die zum Zeitpunkt der Bestellung gültige  
Preisliste (Den neuesten Katalog erhalten Sie kostenlos  
auf Anfrage von der oben angegebenen Anschrift)
- Die Auslieferung erfolgt mit Rechnung, zahlbar sofort
- Unvollständig ausgefüllte Bestellungen können leider nicht  
zur Auslieferung gelangen



**TEXAS INSTRUMENTS**  
**Deutschland GmbH**



# The Optoelectronics Data Book

for Design Engineers (CC 405)

Texas Instruments Inc.


360 Seiten · Format DIN A5 · In engl. Sprache

Dieses Datenbuch beinhaltet sämtliche technischen Daten des breiten OPTOELEKTRONIK-Programms von Texas Instruments in einem Band sofort griffbereit: Lichtschranken, Signal-Photodetektoren, Avalanche-Photo-Module, Optische Koppler, Ziffernanzeigen, Thermo-Druckköpfe, Tivicon-Röhren, Laser-Arrays u.a.

Die einzelnen Kapitel mit exakten Datenblättern, Applikationshinweisen sowie Qualitäts- und Lebensdaueruntersuchungen sind übersichtlich nach Baugruppen gegliedert. Zum schnellen, einfachen Datenvergleich ist jedem Abschnitt eine tabellarische Typenübersicht vorangestellt. Eine Äquivalenzliste rundet den Inhalt des Werkes ab.

## Inhalt

- Leuchtdioden, Infrarot-Emitter, Laserdioden
- Fotodetektoren
- Optokoppler
- Numerische und alphanumerische Anzeigeeinheiten
- Thermo-Druckköpfe
- Tivicon-Röhren
- Äquivalenzliste von Bauelementen verschiedener Hersteller
- Applikationsbeispiele, Qualitäts- und Lebensdaueruntersuchungen



Bestell-Nr. CC 405  
Preis: DM 8,00

# The TTL Data Book

for Design Engineers (CC 411)  
(Supplement to CC 401)



Texas Instruments Inc.  
680 Seiten · Format DIN A5 · In engl. Sprache

Als Ergänzungsband zum IC-Catalog CC 401 beinhaltet "The TTL Data Book" alle technischen Daten, Beschreibungen und Applikationshinweise der neuesten TTL-Schaltkreise: Standard-Serien SN54/74, High-Speed-Serien SN54H/74H, Low-Power-Serien SN54L/74L, Schottky-Clamped-Serien SN54S/74S, Low-Power-Schottky-Serien SN54LS/74LS, Serie SN49.

Weitere Kapitel beinhalten "Radiation-hardened and beam-lead circuits sowie TTL random-access memories". Ein Überblick über die 38510/MACH IV-Bedingungen mit Testabläufen, Zuverlässigkeitsklassen und eine Äquivalenzliste runden den Inhalt dieses umfassenden, übersichtlich geordneten Bandes ab. "The TTL Data Book" CC 411 — ein Datenbuch, das in keiner Laborbücherei fehlen sollte. Zusammen mit dem IC-Catalog CC 401 bildet es ein komplettes Nachschlagewerk über das gesamte, zur Zeit lieferbare Typenspektrum integrierter Schaltungen von Texas Instruments.

## Inhalt

- Standard-Serien SN54/74
- High-Speed-Serien SN54H/74H
- Low-Power-Serien SN54L/74L
- Schottky-Clamped-Serien SN54S/74S
- Low-Power-Schottky-Serien SN54LS/74LS
- Serie SN49
- Radiation-Hardened and beam-lead circuits
- TTL random-access memories
- High-reliability TTL
- Zuverlässigkeit-Spezifikation
- Vergleichstabellen zu TTL-Schaltungen anderer Hersteller



Bestell-Nr. CC 411  
Preis: DM 15,00



# Das TTL-Kochbuch

## Deutschsprachige TTL-Applikationen

TID -Applikationslabor

340 Seiten · Farbiger Schutzumschlag · In deutscher Sprache

Dieses grundlegende und praxisbezogene Buch über Aufbau, Funktion und Anwendungen von integrierten TTL-Schaltungen ist konkurrenzlos auf dem deutschen Markt, und noch dazu in deutscher Sprache. Es ist bereits zu einem unentbehrlichen Begleiter und Ratgeber für viele Labor-, Entwicklungs- und Service-Ingenieure bzw. -Techniker geworden, die mit dem Entwurf, der Ausführung und Wartung von digitalen Meßsystemen und Steuerungen zu tun haben. Aber auch Dozenten, Studenten sowie auch technischen Einkäufern vermittelt dieses Arbeitsbuch alles Wissenswerte über TTL-Schaltungen, da es nicht nur für heute, sondern auch für morgen von TI-Applikationsingenieuren geschrieben wurde. Es stellt darüber hinaus in dieser Form ein umfassendes Nachschlagewerk dar, das auch den Fachleuten in den unterschiedlichsten Industriebranchen, wie z.B. Werkzeug- und Textilmaschinenbau, Uhrenindustrie, Verfahrensindustrie, Flug- und Wehrtechnik, Kamera- und Telekommunikation, Datenverarbeitung und Datenerfassung, Medizinische Technik usw. dabei hilft, für neue oder alte Probleme neue Lösungswege zu finden.


Das TTL-Kochbuch ist in 14 Kapitel auf gegliedert, die nachfolgend genannt sind:

### Kapitelübersicht:

1. Halbleiter-Physik, Wirkungsweise des Transistors, Herstellung von integrierten Schaltungen.
2. Datenblätter, Erläuterungen der Fachterminologie, der Symbole und Maßeinheiten.
3. Störverhalten der TTL-Schaltungen, Hinweise zum Aufbau.
4. Mathematische Grundlagen: Boole'sche Algebra.
5. Integrierte Schaltungen in Beispielen: Anleitung zum Aufbau verschiedener einfacher Schaltungen.
6. Zähler und Teiler.
7. Schieberegister.
8. Decoder und Multiplexer.
9. Displays: alphanumerische Anzeigen.
10. Halbleiter-Speicher.
11. Rechenschaltungen: Funktion und Rechnen in verschiedenen Zahlen-Codes.
12. Datenübertragung.
13. MOS-Interface.
14. Applikationen von integrierten Schaltungen (Netzgeräte, Digitaluhr, Analog/Digital- und Digital/Analog-Umsetzer, digitale Fernsteuerung, digitales Multiplizierwerk, Schrittmotor-Steuerungen usw.)

### Das TTL-Kochbuch

Deutschsprachige TTL-Applikationen



TEXAS INSTRUMENTS Deutschland GmbH

Bestell-Nr. **TM 650**  
Preis: **DM 42,30**

# Pocket-Guide

## Integrierte Digital-Schaltungen

Texas Instruments Deutschland GmbH


290 Seiten · Taschenbuchformat 105 mm x 185 mm ·

In deutscher Sprache

“Pocket Guide“ – das Taschenbuch für den Entwickler und Projektierer – eine Übersicht mit exakten technischen Daten, umfassenden Logikschaltbildern und ausführlichen Anschlußbelegungen Integrierter Digital-Schaltungen, eine unentbehrliche Orientierungshilfe für den schnellen Datenvergleich; kurz: ein Buch, das auf jeden Labortisch gehört. Es beinhaltet sämtliche zur Zeit lieferbaren TTL-Typen der Standard Serie SN74N, erweitert durch die Zusatz-Serie SN49N, der stromsparenden Low-Power-Serie SN74LN, der 3ns-schnellen Schottky-Serie SN74SN sowie TTL-kompatible Typen der Computer-Interface-Serie SN75N von Texas Instruments. Außerdem sind in diesem Band die kosten- und raumsparenden MSI-Typen (MSI = Medium Scale Integration) aufgeführt.

### Inhalt

- Allgemeine TTL-Daten und Hinweise für den Anwender
- Standard-Typen SN74N, SN49N
- Low-Power-Typen SN74LN
- Schottky-Typen SN74SN
- Computer-Interface-Typen SN75N
- MOS-Typen Serie TMS
- Erklärung der Worst-Case-Testwerte
- Numerisches Typenverzeichnis
- Typenübersicht nach Funktionsgruppen



Bestell-Nr. TM 693  
Preis: DM 6,00



Neu in der TI-Fachbuchreihe

# Applikationsbuch

Band 1

TI-Applikationslabor

224 Seiten · Format DIN A5 · In deutscher Sprache

Dieses neue, von TI-Applikationsingenieuren erarbeitete Buch in deutscher Sprache enthält eine Vielzahl von erprobten Schaltungen und Anregungen für den optimalen Bauelemente-Einsatz — ein Buch für die Praxis der in der Industrie oder im Institut tätigen Schaltungs- und Geräteentwickler.

Es werden unter anderem folgende Themen behandelt:

- Interface-Schaltungen mit Darlington-Power-Transistoren und TTL-Gattern
- Binär-BCD- und BCD-Binär-Wandler
- Oszillatoren mit TTL-Schaltkreisen
- Zähler und Teiler mit TTL-Schaltungen
- Programmierbarer BCD-Rechner mit dem TMS 0117
- Digitaler Pufferspeicher TMS 4024
- TMS 4062 IC, ein 1024-Bit-MOS-Speicher mit wahlfreiem Zugriff
- Spannungswandler für Taschenrechner
- Autoradio-Endstufe ohne Ruhestromeinstellung
- Schaltungskonzept für industrielle und kommerzielle Schwarz-Weiß-Fernsehempfänger mit dem neuen 2,2-kV-Transistor BUY 71
- Datenübertragung mit Optokopplern
- Datensichtgerät für 32 Buchstabenzeilen mit je 64 Buchstaben

Bestell-Nr. TM 1112  
Preis: DM 11,40

In Kürze erscheint:

**The European Discrete Data Book**  
Bestell-Nr. CC 413C, Preis: DM 15,00

# Understanding Solid-State Electronics

Texas Instrument Learning Center

242 Seiten · Abbildungen · In engl. Sprache

**Erscheint in Kürze in deutscher Sprache!**

Für jeden, der verstehen will, wie Halbleiter arbeiten und wie sie in Halbleiter-Elektronik-Anlagen zusammenarbeiten. Ein Selbstunterrichtskursus bestehend aus 12 Teilen zusammen mit kurzen Prüfungen über die Grundlagen und Verwendung von Dioden, Transistoren, Thyristoren, optoelektronischen Bauelementen und bipolaren, MOS- und linearen ICs.


Dieses Buch ist für den Leser bestimmt, der die Elektronik verstehen will oder muß, es sich aber nicht leisten kann, mehrere Jahre dem Fachstudium zu widmen. Der Grundsatz des Autors war: Erklärung technischer Konzepte ohne auf Mathematik zurückgreifen zu müssen. Sie finden also mit Ausnahme von einigen arithmetischen Grundlagen keine Mathematik in diesem Buch. Zweitens wollte der Autor die Technik nicht-technischen Lesern verständlich darbieten, z.B. diejenigen, die mit der Verdrehung einer Türklingel Probleme haben würden. Dieses Buch fängt mit den Grundlagen an und jeder neue Ausdruck oder Begriff wird direkt erklärt.

Die meisten Versuche, die Wissenschaft gemeinverständlich darzustellen, verhelfen dem Leser oft nur zu etwas oberflächlichen Kennt-

nissen, egal wie gewissenhaft er sein mag. Leser dieses Buches bestätigen aber, daß sie den Inhalt nachher sehr gut von sich geben konnten, sogar in Fachgesprächen mit Ingenieuren.

## Kapitelübersicht

1. Elektrizität in elektrischen Anlagen
2. Grund-Schaltungsfunktionen in einem System
3. So treffen Schaltkreise Entscheidungen
4. Halbleiter und Systeme
5. Dioden: Was sie machen und wie sie funktionieren
6. Dioden-Kenngrößen und -Spezifikationen
7. Transistoren: Wie sie funktionieren und wie sie hergestellt werden
8. Der PNP-Transistor und Transistor-Spezifikationen
9. Thyristoren und die Optoelektronik
10. Einführung in die IC-Technik
11. Digitale integrierte Schaltungen
12. MOS und lineare integrierte Schaltungen



Bestell-Nr. AM 113  
Preis: DM 11,00

# TID-Fachbuchreihe

## Literatur für Schaltungs-Entwickler

Texas Instruments Inc. hat über den McGraw-Hill-Verlag zehn Fachbücher – in englischer Sprache – herausgebracht, die auch in der Bundesrepublik erhältlich sind. Preise inklusiv MwSt.

**Designing with TTL Integrated Circuits;** 322 Seiten; 399 Abbildungen; Preis: 81,97 DM

**Integrated Circuits;** 177 Seiten; 133 Abbildungen; Preis: 45,09 DM

**Transistor Circuit Design;** 532 Seiten; 526 Abbildungen; außerdem lieferbar in Französisch, Italienisch, Spanisch, Ungarisch und Japanisch; Preis: 78,54 DM

**Field-Effect Transistors;** 138 Seiten; 173 Abbildungen; Preis: 45,31 DM

**MOSFET in Circuit Design;** 136 Seiten; 100 Abbildungen; Preis: 49,74 DM

**Circuit Design for Audio, AM/FM and TV;** 352 Seiten; 145 Abbildungen; außerdem lieferbar in Spanisch und Japanisch; Preis: 65,24 DM

**Silicon Semiconductor Technology;** 256 Seiten; 301 Abbildungen; Preis: 74,11 DM

**Design and Application of Transistor Switching Circuits;** 278 Seiten; 315 Abbildungen; Preis: 70,78 DM

**Solid State Communication;** 366 Seiten; 417 Abbildungen; Preis: 60,93 DM

**Characterization of Semiconductor Materials;** 351 Seiten; 221 Abbildungen; Preis: 82,97 DM

Diese englischsprachigen Bände sind sofort lieferbar durch:

MINERVA GmbH Wissenschaftliche Buchhandlung  
6 Frankfurt am Main 70, Morgensternstraße 37, Telefon 0611/623021



# Indexes

- **Numerical**
- **Functional**
- **Cross-Reference**



## NUMERICAL INDEX

| TYPE NO. | PAGE | TYPE NO. | PAGE | TYPE NO. | PAGE |
|----------|------|----------|------|----------|------|
| SN5520   | 7-3  | SN55451B | 6-42 | SN75142* | 3-3  |
| SN5521   | 7-3  | SN55452B | 6-42 | SN75150  | 4-68 |
| SN5522   | 7-3  | SN55453B | 6-42 | SN75152  | 4-72 |
| SN5523   | 7-3  | SN55454B | 6-42 | SN75154  | 4-79 |
| SN5524   | 7-3  | SN55460  | 6-67 | SN75180  | 5-2  |
| SN5525   | 7-3  | SN55461  | 6-67 | SN75182  | 4-84 |
| SN5528   | 7-3  | SN55462  | 6-67 | SN75183  | 4-84 |
| SN5529   | 7-3  | SN55463  | 6-67 | SN75188  | 4-95 |
| SN55107A | 4-6  | SN55464  | 6-67 | SN75189  | 4-99 |
| SN55107B | 4-25 | SN55470* | 3-11 | SN75189A | 4-99 |
| SN55108A | 4-6  | SN55471* | 3-11 | SN75207  | 5-6  |
| SN55108B | 4-25 | SN55472* | 3-11 | SN75208  | 5-6  |
| SN55109  | 4-6  | SN55473* | 3-11 | SN75232  | 7-5  |
| SN55110  | 4-6  | SN55474* | 3-11 | SN75233  | 7-5  |
| SN55113  | 4-26 | SN7520   | 7-5  | SN75234  | 7-5  |
| SN55114  | 4-26 | SN7521   | 7-5  | SN75235  | 7-5  |
| SN55115  | 4-26 | SN7522   | 7-5  | SN75236  | 7-59 |
| SN55116* | 3-1  | SN7523   | 7-5  | SN75237  | 7-59 |
| SN55117* | 3-2  | SN7524   | 7-5  | SN75238  | 7-59 |
| SN55121  | 4-44 | SN7525   | 7-5  | SN75239  | 7-5  |
| SN55122  | 4-44 | SN7526   | 7-5  | SN75244  | 7-72 |
| SN55138  | 4-56 | SN7527   | 7-5  | SN75270  | 5-13 |
| SN55142* | 3-3  | SN7528   | 7-5  | SN75303  | 6-3  |
| SN55180  | 5-2  | SN7529   | 7-5  | SN75308  | 6-8  |
| SN55182  | 4-84 | SN75107A | 4-6  | SN75324  | 6-13 |
| SN55183  | 4-84 | SN75107B | 4-25 | SN75325  | 6-21 |
| SN55232  | 7-3  | SN75108A | 4-6  | SN75326  | 6-36 |
| SN55233  | 7-3  | SN75108B | 4-25 | SN75327  | 6-36 |
| SN55234  | 7-3  | SN75109  | 4-6  | SN75361A | 5-15 |
| SN55235  | 7-3  | SN75110  | 4-6  | SN75362* | 3-4  |
| SN55236  | 7-59 | SN75113  | 4-6  | SN75365  | 5-25 |
| SN55237  | 7-59 | SN75114  | 4-6  | SN75367* | 3-5  |
| SN55238  | 7-3  | SN75115  | 4-6  | SN75368* | 3-6  |
| SN55239  | 7-3  | SN75116* | 3-1  | SN75369* | 3-7  |
| SN55244  | 7-72 | SN75117* | 3-2  | SN75370  | 5-35 |
| SN55325  | 6-21 | SN75121  | 4-44 | SN75401* | 3-9  |
| SN55326  | 6-36 | SN75122  | 4-44 | SN75402* | 3-9  |
| SN55327  | 6-36 | SN75123  | 4-50 | SN75403* | 3-9  |
| SN55329* | 3-8  | SN75124  | 4-50 | SN75404* | 3-9  |
| SN55367* | 3-5  | SN75138  | 4-56 | SN75411* | 3-10 |
| SN55450B | 6-42 | SN75140  | 4-62 | SN75412* | 3-10 |

\* To be announced

## NUMERICAL INDEX

---

| TYPE NO. | PAGE |
|----------|------|
| SN75413* | 3-10 |
| SN75414* | 3-10 |
| SN75450B | 6-42 |
| SN75451B | 6-42 |
| SN75452B | 6-42 |
| SN75453B | 6-42 |
| SN75454B | 6-42 |
| SN75460  | 6-67 |
| SN75461  | 6-67 |
| SN75462  | 6-67 |
| SN75463  | 6-67 |
| SN75464  | 6-67 |
| SN75470* | 3-11 |
| SN75471* | 3-11 |
| SN75472* | 3-11 |
| SN75473* | 3-11 |
| SN75474* | 3-11 |
| SN75491  | 5-53 |
| SN75492  | 5-53 |

\* To be announced

LINE DRIVERS

| FUNCTION                                    | OPERATING TEMPERATURE RANGE § |               | PACKAGE TYPES     | PAGE |
|---|-------------------------------|---------------|-------------------|------|
|   | -55 °C to 125 °C              | 0 °C to 70 °C |                   |      |
| Dual Differential Line Drivers              | SN55109                       | SN75109       | J<br>J, N         | 4-6  |
|   | SN55110                       | SN75110       | J<br>J, N         | 4-6  |
|   | SN55113                       | SN75113       | J, SB<br>J, N, SB | 4-26 |
|   | SN55114                       | SN75114       | J, SB<br>J, N, SB | 4-26 |
|   | SN55183                       | SN75183       | J<br>J, N         | 4-84 |
| Dual Single-Ended Line Drivers              | SN55121                       | SN75121       | J<br>J, N         | 4-44 |
|   |                               | SN75123       | J, N              | 4-50 |
| Dual Line Drivers<br>(Meeting EIA RS-232-C) |                               | SN75150       | J, N, P           | 4-68 |
|   |                               | SN75188       | J, N              | 4-95 |

§ in free air

## FUNCTIONAL INDEX

### LINE RECEIVERS

| FUNCTION  | OPERATING TEMPERATURE RANGE § |   | PACKAGE TYPES | PAGE |
|---|-------------------------------|---|---------------|------|
|   | -55 °C to 125 °C              | 0 °C to 70 °C                                       |               |      |
| Dual Differential Line Receivers                          | SN55107A<br>SN55107B          | SN75107A<br>SN75107B                                | J             | 4-6  |
|   |                               |   | J             | 4-25 |
|   |                               |   | J, N          | 4-6  |
|   | SN55108A<br>SN55108B          | SN75108A<br>SN75108B                                | J, N          | 4-25 |
|   |                               |   | J             | 4-6  |
|   |                               |   | J, N          | 4-6  |
|   | SN55115                       | SN75115   | J, N          | 4-25 |
|   |                               |   | J, N, SB      | 4-26 |
|   | SN55182                       | SN75207<br>SN75182<br>SN75207<br>SN75208<br>SN75140 | J             | 4-84 |
|   |                               |   | J, N          | 5-6  |
| J, N  |                               |   | 5-6           |      |
| P   |                               |   | 4-62          |      |
| Dual Single-Ended Line Receivers                          | SN55142*                      | SN75142*  | J<br>J, N     | 3-3  |
| Dual Line Receivers<br>(Meeting EIA RS-232-C/MIL-STD-188) |                               | SN75152   | J, N          | 4-72 |
| Triple Single-Ended Line Receivers                        | SN55122                       | SN75122   | J             | 4-44 |
|   |                               |   | J, N          | 4-50 |
|   |                               |   | J, N          | 4-50 |
| Quad Line Receivers<br>(Meeting EIA RS-232-C)             |                               | SN75154<br>SN75189<br>SN75189A                      | J, N          | 4-50 |
|   |                               |   | J, N          | 4-99 |
|   |                               |   | J, N          | 4-99 |

### LINE TRANSCEIVERS

| FUNCTION                           | OPERATING TEMPERATURE RANGE § |               | PACKAGE TYPES | PAGE |
|------------------------------------|-------------------------------|---------------|---------------|------|
|                                    | -55 °C to 125 °C              | 0 °C to 70 °C |               |      |
| Differential Bus Transceivers      | SN55116*                      | SN75116*      | J             | 3-1  |
|                                    |                               |               | J, N          |      |
|                                    | SN55117*                      | SN75117*      | JP<br>P       | 3-2  |
| Quad Single-Ended Bus Transceivers | SN55138                       | SN75138       | J             | 4-56 |
|                                    |                               |               | J, N          |      |

\* To be announced  
§ In free-air

## MOS INTERFACE CIRCUITS

| FUNCTION                         |  | OPERATING TEMPERATURE RANGE § |               | PACKAGE TYPES | PAGE |
|----------------------------------|--|-------------------------------|---------------|---------------|------|
|                                  |  | -55 °C to 125 °C              | 0 °C to 70 °C |               |      |
| General-Purpose Level Converters | Dual TTL-to-MOS Level Converter                | SN55180                       |               | L             | 5-2  |
|                                  |  |                               | SN75180       | L             |      |
|                                  | 7-Unit MOS-to-TTL Converter Array              |                               | SN75270       | J, N          | 5-12 |
| Memory Interface                 | Dual TTL-to-MOS Sense Amplifiers               |                               | SN75207       | J, N          | 5-6  |
|                                  |  |                               | SN75208       | J, N          | 5-6  |
|                                  | Dual TTL-to-MOS Drivers                        |                               | SN75361A      | J, N, P       | 5-15 |
|                                  |  |                               | SN75362*      | P             | 3-4  |
|                                  | Quad TTL-to-MOS Driver                         |                               | SN75365       | J, N          | 5-25 |
|                                  | Quad TTL-to-CMOS Drivers (Three-State Outputs) | SN55367*                      |               | J, JB, N, SB  | 3-5  |
|                                  |  |                               | SN75367*      | J, N, SB      |      |
|                                  |  | Dual ECL-to-MOS Driver        |               | SN75368*      | J, N |
|                                  | Dual MOS Clock Driver                          |                               | SN75369*      | J, N, P       | 3-7  |
| Display Drivers                  | Dual TMS4062 Read/Write Amplifier              |                               | SN75370       | JB, N         | 5-35 |
|                                  | MOS-to-VLED Quad Segment Driver                |                               | SN75491       | N             | 5-53 |
|                                  | MOS-to-VLED Hex Digit Driver                   |                               | SN75492       | N             | 5-53 |
|                                  |  |                               |               |               |      |

## MEMORY DRIVERS

| FUNCTION                            |          | OPERATING TEMPERATURE RANGE § |               | PACKAGE TYPES | PAGE |
|-------------------------------------|----------|-------------------------------|---------------|---------------|------|
|                                     |          | -55 °C to 125 °C              | 0 °C to 70 °C |               |      |
| 2 x 4 Transistor Arrays             |          |                               | SN75303       | N             | 6-3  |
|                                     |          |                               | SN75308       | J, N          | 6-8  |
|                                     |          |                               | SN75324       | J, N          | 6-13 |
| Dual Sink/Source with Decode Inputs |          |                               |               |               |      |
| Dual Sink/Source                    | SN55325  |                               | SN75325       | J, JB, N, SB  | 6-21 |
|                                     |          |                               |               | J, N, SB      |      |
| Quad Sink                           | SN55326  |                               | SN75326       | J, JB, N, SB  | 6-36 |
|                                     |          |                               |               | J, N, SB      |      |
| Quad Source                         | SN55327  |                               | SN75327       | J, JB, N, SB  | 6-36 |
|                                     |          |                               |               | J, N, SB      |      |
| Eight-Channel Core Driver           | SN55329* |                               |               | RA            | 3-8  |

\* To be announced  
 § In free-air

## FUNCTIONAL INDEX

### PERIPHERAL DRIVERS

| FUNCTION  | OPERATING TEMPERATURE RANGE § |               | PACKAGE TYPES | PAGE |
|---|-------------------------------|---------------|---------------|------|
|   | -55 °C to 125 °C              | 0 °C to 70 °C |               |      |
| Dual Positive-AND <sup>+</sup> , Uncommitted Transistor | SN55450                       | SN75450       | J, JB<br>J, N | 6-42 |
|   | SN55460                       | SN75460       | J, JB<br>J, N | 6-42 |
|   | SN55470*                      | SN75470*      | J, JB<br>J, N | 3-11 |
| Dual Positive-AND                                       |                               | SN75401*      | ND            | 3-9  |
|   |                               | SN75411*      | ND            | 3-10 |
|   | SN55451                       | SN75451       | JP<br>P       | 6-42 |
|   | SN55461                       | SN75461       | JP<br>P       | 6-42 |
|   | SN55471*                      | SN75471*      | JP<br>P       | 3-11 |
|   |                               | SN75402*      | ND            | 3-9  |
| Dual Positive-NAND                                      |                               | SN75412*      | ND            | 3-10 |
|   | SN55452                       | SN75452       | JP<br>P       | 6-42 |
|   | SN55462                       | SN75462       | JP<br>P       | 6-67 |
|   | SN55472*                      | SN75472*      | JP<br>P       | 3-11 |
|   |                               | SN75403*      | ND            | 3-9  |
| Dual Positive-OR  |                               | SN75413*      | ND            | 3-10 |
|   | SN55453                       | SN75453       | JP<br>P       | 6-42 |
|   | SN55463                       | SN75463       | JP<br>P       | 6-67 |
|   | SN55473*                      | SN75473*      | JP<br>P       | 3-11 |
|   |                               | SN75404*      | ND            | 3-9  |
| Dual Positive-NOR                                       |                               | SN75414*      | ND            | 3-10 |
|   | SN55454                       | SN75454       | JP<br>P       | 6-42 |
|   | SN55464                       | SN75464       | JP<br>P       | 6-67 |
|   | SN55474*                      | SN75474*      | JP<br>P       | 3-11 |
|   |                               | SN75405*      | ND            | 3-9  |

\* To be announced

+ With output transistor base connected externally to output of gate

§ In free-air



**SENSE AMPLIFIERS**

| FUNCTION                                   | OPERATING TEMPERATURE RANGE § |               | PACKAGE TYPES        | PAGE         |
|--|-------------------------------|---------------|----------------------|--------------|
|  | -55 °C to 125 °C              | 0 °C to 70 °C |                      |              |
| Dual-Channel, Open-Collector Output        | SN5522                        | SN7522        | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN5523                        | SN7523        | J, JA<br>J, N        | 7-3<br>7-5   |
| Dual-Channel, Complementary Outputs        | SN5520                        | SN7520        | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN5521                        | SN7521        | J, JA<br>J, N        | 7-3<br>7-5   |
| Dual-Channel with Output Register          |                               | SN7526        | J, N                 | 7-5          |
|  |                               | SN7527        | J, N                 | 7-5          |
| Dual (Separate Outputs)                    | SN5524                        | SN7524        | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN5525                        | SN7525        | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN55234                       | SN75234       | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN55235                       | SN75235       | J, JA<br>J, N        | 7-3<br>7-5   |
| Dual with Open-Collector Outputs           | SN55232                       | SN75232       | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN55233                       | SN75233       | J, JA<br>J, N        | 7-3<br>7-5   |
| Dual with Test Points                      | SN5528                        | SN7528        | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN5529                        | SN7529        | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN55238                       | SN75238       | J, JA<br>J, N        | 7-3<br>7-5   |
|  | SN55239                       | SN75239       | J, JA<br>J, N        | 7-3<br>7-5   |
| Dual with Data Register and Buffer Outputs | SN55236                       | SN75236       | SB                   | 7-59         |
|  | SN55237                       | SN75237       | SB                   | 7-59         |
|  |                               | SN75237       | SB                   | 7-59         |
| Four-Channel, A-C Coupled                  | SN55244                       | SN75244       | J, JA, N<br>J, JA, N | 7-72<br>7-72 |

§ In free-air

## CROSS-REFERENCE GUIDE


(ALPHABETICALLY BY MANUFACTURERS)

Direct replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.


Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

### FAIRCHILD ORDER INFORMATION

#### EXAMPLE OF NEW ORDER CODE:



#### EXAMPLE OF PREVIOUS ORDER CODE:




| FAIRCHILD | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT | FAIRCHILD | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT |
|-----------|--|---|-----------|--|---|
| 8T13      | SN55121                                    |   | 9614      | SN55114                                    |   |
| 8T14      | SN55122                                    |   | 9615      | SN55115                                    |   |
| 8T23      | SN75123                                    |   | 9616      |  | }   |
| 8T24      | SN75124                                    |   |           |  |   |
| 1458      | SN72558                                    |   |           |  |   |
| 1558      | SN52558                                    |   |           |  |   |
| 7524      | SN7524                                     |   | 9617      |  |   |
| 7525      | SN7525                                     |   |           |  | SN75150                                     |
|           |  |   |           |  | SN75188                                     |
|           |  |   |           |  | SN75189                                     |
|           |  |   |           |  | SN75189A                                    |
|           |  |   |           |  | SN75152                                     |
|           |  |   |           |  | SN75154                                     |
|           |  |   |           |  | SN75152                                     |
|           |  |   | 9627      |  |   |
|           |  |   | 55107     | SN55107A                                   |   |
|           |  |   | 55108     | SN55108A                                   |   |
|           |  |   | 55109     | SN55109                                    |   |
|           |  |   | 55110     | SN55110                                    |   |
|           |  |   | 75325     | SN75325                                    |   |
|           |  |   | 75450     | SN75450B                                   |   |
|           |  |   | 75451     | SN75451B                                   |   |
|           |  |   | 75452     | SN75452B                                   |   |
|           |  |   | 75453     | SN75453B                                   |   |
|           |  |   | 75454     | SN75454B                                   |   |
|           |  |   | 75460     | SN75460                                    |   |
|           |  |   | 75461     | SN75461                                    |   |
|           |  |   | 75462     | SN75462                                    |   |
|           |  |   | 75463     | SN75463                                    |   |
|           |  |   | 75464     | SN75464                                    |   |
|           |  |   | 75491     | SN75491                                    |   |
|           |  |   | 75492     | SN75492                                    |   |

\*To be announced

## MOTOROLA ORDER INFORMATION

**EXAMPLE OF ORDER CODE:**




| MOTOROLA | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT | MOTOROLA | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT |
|----------|--|---|----------|--|---|
| MC1488   | SN75188                                    |   | MC7520   | SN7520                                     |   |
| MC1489   | SN75189                                    |   | MC7521   | SN7521                                     |   |
| MC1489A  | SN75189A                                   |   | MC7522   | SN7522                                     |   |
|          |  |   | MC7523   | SN7523                                     |   |
|          |  |   | MC7524   | SN7524                                     |   |
|          |  |   | MC7525   | SN7525                                     |   |
|          |  |   | MC7528   | SN7528                                     |   |
|          |  |   | MC7529   | SN7529                                     |   |
|          |  |   | MC7534   | SN75232                                    |   |
|          |  |   | MC7535   | SN75233                                    |   |
|          |  |   | MC7538   | SN75238                                    |   |
|          |  |   | MC7539   | SN75239                                    |   |
|          |  |   | MC55107  | SN55107A                                   |   |
|          |  |   | MC55108  | SN55108A                                   |   |
|          |  |   | MC55109  | SN55109                                    |   |
|          |  |   | MC55110  | SN55110                                    |   |
|          |  |   | MC75325  | SN75325                                    |   |
|          |  |   | MC75450  | SN75450B                                   |   |
| MC1582   |  | SN55110                                     | MC75451  | SN75451B                                   |   |
| MC1583   |  | SN55108A                                    | MC75452  | SN75452B                                   |   |
| MC1584   |  | SN55107A                                    | MC75453  | SN74543B                                   |   |
|          |  |   | MC75491  | SN75491                                    |   |
|          |  |   | MC75492  | SN75492                                    |   |

1

# NATIONAL ORDER INFORMATION


**EXAMPLE OF ORDER CODE:**



| NATIONAL | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT | NATIONAL | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT |
|----------|--|---|----------|--|---|
| LM1488   | SN75188                                    |   | DM7800   | SN55180                                    |   |
| LM1489   | SN75189                                    |   | DM7820A  | SN55182                                    |   |
| LM1489A  | SN75189A                                   |   | DM7830   | SN55183                                    |   |
|          |  |   | LM7833   |  | SN55138                                     |
| LM5520   | SN5520                                     |   | LM7834   |  | SN55138                                     |
| LM5521   | SN5521                                     |   | LM7835   |  | SN55138                                     |
| LM5522   | SN5522                                     |   | LM7838   |  | SN55138                                     |
| LM5523   | SN5523                                     |   | LM7839   |  | SN55138                                     |
| LM5524   | SN5524                                     |   | DM8820A  | SN75182                                    |   |
| LM5525   | SN5525                                     |   | DM8830   | SN75183                                    |   |
| LM5528   | SN5528                                     |   | LM55107A | SN55107A                                   |   |
| LM5529   | SN5529                                     |   | LM55108A | SN55108A                                   |   |
| LM5534   | SN55232                                    |   | LM55109  | SN55109                                    |   |
| LM5535   | SN55233                                    |   | LM55110  | SN55110                                    |   |
| LM5538   |  | SN55238                                     | LM55325  | SN55325                                    |   |
| LM5539   |  | SN55239                                     | LM75107A | SN75107A                                   |   |
| LM7520   | SN7520                                     |   | LM75108A | SN75108A                                   |   |
| LM7521   | SN7521                                     |   | LM75109  | SN75109                                    |   |
| LM7522   | SN7522                                     |   | LM75110  | SN75110                                    |   |
| LM7523   | SN7523                                     |   | LM75207  | SN75207                                    |   |
| LM7524   | SN7524                                     |   | LM75208  | SN75208                                    |   |
| LM7525   | SN7525                                     |   | LM75324  | SN75324                                    |   |
| LM7528   | SN7528                                     |   | LM75450A | SN75450B                                   |   |
| LM7529   | SN7529                                     |   | LM75451A | SN75451B                                   |   |
| LM7534   | SN75232                                    |   | LM75452  | SN75452B                                   |   |
| LM7535   | SN75233                                    |   | LM75453  | SN75453B                                   |   |
| LM7538   |  | SN75238                                     | LM75454  | SN75454B                                   |   |
| LM7539   |  | SN75239                                     | DM75491  | SN75491                                    |   |
|          |  |   | DM75492  | SN75492                                    |   |

## RAYTHEON ORDER INFORMATION


EXAMPLE OF ORDER CODE:



| RAYTHEON | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENTS |
|----------|--|--|
| 1488     | SN75188                                    |  |
| 1489     | SN75189                                    |  |
| 1489A    | SN75189A                                   |  |

## SIGNETICS ORDER INFORMATION

EXAMPLE OF ORDER CODE:



| SIGNETICS | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT | SIGNETICS | TEXAS INSTRUMENTS<br>DIRECT<br>REPLACEMENT | TEXAS INSTRUMENTS<br>CLOSEST<br>REPLACEMENT |
|-----------|--|---|-----------|--|---|
| SE529     |  | SN55207                                     | 8T13      | SN55121                                    |   |
| SE537     |  | SN52108                                     | 8T14      | SN55122                                    |   |
|           |  |   | 8T15      |  | SN75150                                     |
|           |  |   | 8T16      |  | SN75152                                     |
|           |  |   | 8T23      | SN75123                                    |   |
|           |  |   | 8T24      | SN75124                                    |   |
|           |  |   | 8T26      |  | SN55138                                     |
|           |  |   | SN7520    | SN7520                                     |   |
|           |  |   | SN7521    | SN7521                                     |   |
|           |  |   | SN7522    | SN7522                                     |   |
|           |  |   | SN7523    | SN7523                                     |   |
|           |  |   | SN7524    | SN7524                                     |   |
|           |  |   | SN7525    | SN7525                                     |   |
|           |  |   | SN75107   | SN75107                                    |   |
|           |  |   | SN75108   | SN75108                                    |   |
|           |  |   | SN75450   | SN75450B                                   |   |
|           |  |   | SN75451   | SN75451B                                   |   |



# **Ordering Instructions and Mechanical Data**





# INTEGRATED CIRCUITS MECHANICAL DATA

## ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.

EXAMPLE: SN 75324 N -00

**1. Prefix**  
MUST CONTAIN TWO OR THREE LETTERS

|     |                    |
|-----|--------------------|
| SN  | Standard Prefix    |
| SNM | Mach IV, Level I   |
| SNA | Mach IV, Level II  |
| SNC | Mach IV, Level III |
| SNH | Mach IV, Level IV  |

**2. Unique Circuit Description**  
MUST CONTAIN FOUR TO SEVEN CHARACTERS  
(From Individual Data Sheet)

Examples: 7527  
55110  
75451B  
72L022

**3. Package**  
MUST CONTAIN ONE OR TWO LETTERS

FA, J, JA, JB, JP, L, LA, N, ND, P, RA, or SB  
(From Pin-Connection Diagram on Individual Data Sheet)

**4. Instructions (Dash No.)**  
MUST CONTAIN TWO NUMBERS  
(From Dash No. Column of Following Table)

| PACKAGES                           | FORMED LEADS† | SOLDER-DIPPED LEADS | INSULATOR | ORDER DASH NO |
|------------------------------------|---------------|---------------------|-----------|---------------|
| <b>DUAL-IN-LINE PACKAGES</b>       |               |                     |           |               |
| J, JA, JB                          | No            | No                  | No        | 00            |
| JP, N, ND, P                       | No            | No                  | No        | 06            |
| JB                                 | No            | No                  | Yes       | 07            |
| N, ND                              | Yes           | No                  | N/A       | 10            |
| J, N, P                            | No            | Yes                 | N/A       | 17            |
| N                                  | Yes           | Yes                 | N/A       |               |
| <b>SOLDER-SEALED FLAT PACKAGES</b> |               |                     |           |               |
| FA, RA, SB                         | No            | No                  | No        | 00            |
| SB                                 | No            | No                  | Yes       | 06            |
| FA, SB                             | No            | Yes                 | No        | 10            |
| SB                                 | No            | Yes                 | Yes       | 16            |
| <b>PLUG-IN PACKAGES</b>            |               |                     |           |               |
| L, LA                              | No            | No                  | N/A       | 00            |
| L, LA                              | No            | Yes                 | N/A       | 10            |

† Quad-in-line lead configuration

Circuits are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier.

### Flat (FA, RA, SB)

- Barnes Carrier
- Milton Ross Carrier

### Dual-In-Line (J, JA, JB, JP, N, ND, P)

- Slide Magazines
- A-Channel Plastic Tubing
- Barnes Carrier
- Sectioned Cardboard Box
- Individual Plastic Box


### Plug-In (L, LA)

- Barnes Carrier
- Sectioned Cardboard Box
- Individual Cardboard Box

# INTEGRATED CIRCUITS MECHANICAL DATA


## FA flat packages (inch dimensions, see page 2-9 for metric dimensions)

These flat packages each consist of a 10- or 14-lead ceramic-based header and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



## RA flat package (inch dimensions, see page 2-9 for metric dimensions)


This flat package consists of a 24-lead ceramic-based header and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



# INTEGRATED CIRCUITS MECHANICAL DATA


## SB flat packages (inch dimensions, see page 2-10 for metric dimensions)

These flat packages each consist of a 16- or 24-lead metal-based header and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



## P plastic dual-in-line package (inch dimensions, see page 2-10 for metric dimensions)


This dual-in-line package consists of a circuit mounted on a 8-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.



# INTEGRATED CIRCUITS MECHANICAL DATA

## N plastic dual-in-line packages (inch dimensions, see page 2-11 for metric dimensions)

These dual-in-line packages consist of a circuit mounted on a 14- or 16-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads (-00) require no additional cleaning or processing when used in soldered assembly.




# INTEGRATED CIRCUITS MECHANICAL DATA

## ND plastic package (inch dimensions, see page 2-12 for metric dimensions)


This dual-in-line package consists of a circuit mounted on a 8-lead, 2-tab frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Pin positions 3, 4, 5, 10, 11, and 12 are occupied by two tabs which facilitate attachment of heat sinks. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

### ND PLASTIC DUAL-IN-LINE PACKAGE OUTLINE




- NOTES: a. Each pin (or tab) centerline is located within 0.005 of its true longitudinal position (T.P.).  
 b. All dimensions are in inches unless otherwise noted.

### QUAD-IN-LINE LEAD CONFIGURATION




All dimensions are in inches




# INTEGRATED CIRCUITS MECHANICAL DATA

## J ceramic dual-in-line package (inch dimensions, see page 2-13 for metric dimensions)

These hermetically sealed, dual-in-line packages consist of a ceramic base, ceramic cap, and a 14- or 16-lead frame. The circuit bar is alloy-mounted to the base and hermetic sealing is accomplished with glass. The packages are intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.




- NOTES:
- Each pin centerline is located within 0.010 of its true longitudinal position.
  - All dimensions are in inches unless otherwise noted.
  - This dimension does not apply for solder-dipped leads.
  - When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.020 above the seating plane.



# INTEGRATED CIRCUITS MECHANICAL DATA


## JA and JB dual-in-line packages (inch dimensions, see page 2-14 for metric dimensions)

These dual-in-line packages each consist of a 14- or 16-lead header and a metal lid. The JA package has an alumina-filled-glass header while the JB package has a metal-based header. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The packages are intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



## JP dual-in-line package (inch dimensions, see page 3-14 for metric dimensions)

This dual-in-line package consists of an 8-lead alumina-filled-glass header having a metalized-ceramic base and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.




# INTEGRATED CIRCUITS MECHANICAL DATA

## L and LA plug-in packages (inch dimensions, see page 2-15 for metric dimensions)

These hermetically sealed, plug-in packages each consist of a welded metal base and cap with individual leads secured by an insulating glass sealant. The gold-plated leads (-00) require no additional cleaning or processing when used in soldered assembly.

### 8-PIN L PLUG-IN PACKAGE OUTLINE




ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED

Same as JEDEC TO-99 and MO-002AK except for diameter of standoff



### 10-PIN L PLUG-IN PACKAGE OUTLINE




ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED

Same as JEDEC TO-100 and MO-006AD except for diameter of standoff



### 3-PIN LA PLUG-IN PACKAGE OUTLINE



All dimensions are in inches unless otherwise noted.






# INTEGRATED CIRCUITS MECHANICAL DATA


## FA flat packages (metric dimensions, see page 2-2 for inch dimensions)

These flat packages each consist of a 10- or 14-lead ceramic-based header and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



## RA flat package (metric dimensions, see page 2-2 for inch dimensions)


This flat package consists of a 24-lead ceramic-based header and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



# INTEGRATED CIRCUITS MECHANICAL DATA


## SB flat packages (metric dimensions, see page 2-3 for inch dimensions)

These flat packages each consist of a 16- or 24-lead metal-based header and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



## P plastic dual-in-line package (metric dimensions, see page 2-3 for inch dimensions)

This dual-in-line package consists of a circuit mounted on a 8-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 7.62-mm centers. Once the leads are compressed to 7.62-mm separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.




# INTEGRATED CIRCUITS MECHANICAL DATA

## N plastic dual-in-line packages (metric dimensions, see page 2-4 for inch dimensions)


These dual-in-line packages consist of a circuit mounted on a 14- or 16-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 7.62-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads (—00) require no additional cleaning or processing when used in soldered assembly.

**14-PIN N PLASTIC  
DUAL-IN-LINE PACKAGE OUTLINE**





Falls Within JEDEC TO-116 and  
MO-001AA Dimensions

**16-PIN N PLASTIC  
DUAL-IN-LINE PACKAGE OUTLINE**




**QUAD-IN-LINE LEAD CONFIGURATION**



All dimensions are in millimeters.

- NOTES: a. Each pin centerline is located within 0.26 mm of its true longitudinal position.  
b. All dimensions are in millimeters unless otherwise noted.  
c. This dimension does not apply for solder-dipped leads.  
d. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.5 mm above the seating plane.






# INTEGRATED CIRCUITS MECHANICAL DATA

J ceramic dual-in-line packages (metric dimensions, see page 2-6 for inch dimensions)


These hermetically sealed, dual-in-line packages consist of a ceramic base, ceramic cap, and a 14- or 16-lead frame. The circuit bar is alloy-mounted to the base and hermetic sealing is accomplished with glass. The packages are intended for insertion in mounting-hole rows on 7.62-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.

**14-PIN J CERAMIC  
DUAL-IN-LINE PACKAGE OUTLINE**




Falls Within JEDEC TO-116 and  
MO-001 AA Dimensions

**16-PIN J CERAMIC  
DUAL-IN-LINE PACKAGE OUTLINE**




- NOTES:**
- Each pin centerline is located within 0.26 mm of its true longitudinal position.
  - All dimensions are in millimeters unless otherwise noted.
  - This dimension does not apply for solder-dipped leads.
  - When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.5 mm above the seating plane.



# INTEGRATED CIRCUITS MECHANICAL DATA


## JA and JB dual-in-line packages (metric dimensions, see page 2-7 for inch dimensions)

These dual-in-line packages each consist of a 14- or 16-lead header and a metal lid. The JA package has an alumina-filled-glass header while the JB package has a metal-based header. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The packages are intended for insertion in mounting-hole rows on 7.62-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.



## JP dual-in-line package (metric dimensions, see page 2-7 for inch dimensions)

This dual-in-line package consists of an 8-lead alumina-filled-glass header having a metalized-ceramic base and a metal lid. The lid is hermetically sealed to the header at relatively low temperature using a solder preform. The packages are intended for insertion in mounting-hole rows on 7.62-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.




# INTEGRATED CIRCUITS MECHANICAL DATA

## L and LA plug-in packages (metric dimensions, see page 2-8 for inch dimensions)

These hermetically sealed, plug-in packages each consist of a welded metal base and cap with individual leads secured by an insulating glass sealant. The gold-plated leads (-00) require no additional cleaning or processing when used in soldered assembly.


### 8-PIN L PLUG-IN PACKAGE OUTLINE



All dimensions are in millimeters unless otherwise specified

Same as JEDEC TO-99 and MO-002AK except for diameter of standoff

### 10-PIN L PLUG-IN PACKAGE OUTLINE




All dimensions are in millimeters unless otherwise specified

Same as JEDEC TO-100 and MO-006AD except for diameter of standoff



### 3-PIN LA PLUG-IN PACKAGE OUTLINE



All dimensions are in millimeters unless otherwise noted.







# Future Products



**SN55116, SN75116 . . . DIFFERENTIAL PARTY LINE TRANSCEIVER**

**key features**

- Single 5-V supply operation
- Three-state differential driver with open-collector or totem-pole outputs
- Differential receiver has strobe and frequency-response-control inputs
- Driver and receiver are independent


**description**

The SN55116 and SN75116 are monolithic integrated circuits designed for party-line data communication over differential transmission lines. Each of these devices combines in one package both a differential line driver (similar to types SN55113/SN75113) and a differential line receiver (similar to SN55115/SN75115). Both circuits operate from a single 5-volt power supply. The driver, which is of three-state design, performs the dual input AND and NAND functions. The logic and inhibit inputs are TTL/DTL compatible, and the differential outputs can source or sink 40-milliampere currents or be switched to a high-impedance inhibited state. The outputs also may be used in the open-collector, current-sinking-only configuration. The differential receiver design includes an optional 130-ohm line termination resistor, a TTL/DTL-compatible strobe input, and a frequency response control input. The receiver output is TTL/DTL compatible and is also of split-totem-pole design allowing a choice of either the open-collector or totem-pole output configurations. Except for the power supply and ground pins, the driver and receiver portions of the circuit are totally independent.

**supply voltage:** 5 V nominal

**operating free-air temperature ranges:** SN55116 . . .  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
SN75116 . . .  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$

**packages:** J and N 16-pin dual-in-line packages



**FUNCTION TABLE  
OF DRIVER**

| INPUTS |     | OUTPUTS |   |
|--------|-----|---------|---|
| C      | A B | Y       | Z |
| L      | X X | Z       | Z |
| H      | L X | L       | H |
| H      | X L | L       | H |
| H      | H H | H       | L |

H = high level  
L = low level  
X = irrelevant  
Z = high impedance (off)

**FUNCTION TABLE  
OF RECEIVER**

| STROBE | DIFF INPUT | OUTPUT |
|--------|------------|--------|
| L      | X          | H      |
| H      | L          | H      |
| H      | H          | L      |

H =  $V_I \geq V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max  
L =  $V_I \leq V_{IL}$  max or  $V_{ID}$  more negative than  $V_{TL}$  max  
X = irrelevant

# FUTURE PRODUCTS

## AVAILABLE 1ST QTR '74

### SN55117, SN75117 . . . DIFFERENTIAL PARTY-LINE TRANSCEIVER

#### key features

- Single 5-volt supply
- Three-state  $\pm 40$ -mA driver
- High-input-impedance differential receiver
- Independent receiver strobe and driver enable
- All inputs and outputs TTL/DTL compatible


#### description

The SN55117 and SN75117 are monolithic integrated circuits designed for two-way party-line data communication over differential transmission lines. Each combines in one package both a differential line driver (similar to types SN55113/SN75113) and a differential line receiver (similar to types SN55113/SN75113). The driver is of three-state design and is capable of sourcing and sinking 40-milliampere load currents or of presenting a high impedance to the transmission line terminals when in the inhibited state. Both the driver input and the enable input are TTL/DTL compatible. The differential receiver inputs, which are also connected to the transmission line terminals, have high impedance and present a negligible load to the line. The receiver includes a TTL/DTL-compatible strobe input and has a TTL/DTL-compatible output. Both the driver and receiver operate from the same 5-volt power supply.

supply voltage: 5 V nominal

operating free-air temperature ranges: SN55117 . . .  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 SN75117 . . .  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$

packages: 8-pin JP and P dual-in-line packages



FUNCTION TABLE (TRANSMITTING)

| INPUTS |   |   | OUTPUTS |           |   |
|--------|---|---|---------|-----------|---|
| E      | S | D | B       | $\bar{B}$ | Y |
| H      | H | H | H       | L         | H |
| H      | H | L | L       | H         | L |
| H      | L | H | H       | L         | H |
| H      | L | L | L       | H         | H |
| L      | H | X | Z       | Z         | ? |
| L      | L | X | Z       | Z         | H |

FUNCTION TABLE (RECEIVING)

| INPUTS |   |   |           |   | OUTPUT |
|--------|---|---|-----------|---|--------|
| E      | S | B | $\bar{B}$ | D | Y      |
| L      | H | H | L         | X | H      |
| L      | H | L | H         | X | L      |
| L      | L | X | X         | X | H      |

H = high level  
 L = low level  
 X = irrelevant  
 Z = high impedance (off)  
 ? = indeterminate

### SN55142, SN75142 . . . DUAL LINE RECEIVER

**key features**

- Individual receiver reference voltage (externally adjustable)
- Fixed internal reference (2.5 V) available at pin 9
- Common and individual strobes
- Single 5-V power supply
- $\pm 100\text{-mV}$  sensitivity
- Low input current


**description**

The SN55142 and SN75142 are monolithic dual line receivers designed to interface with TTL systems and single-ended transmission lines. These circuits have all the features of the SN75140, but also offer separate strobes for each receiver, separate reference terminals, and a built-in 2.5-volt reference supply. The externally adjustable reference voltage allows noise margin to be optimized for a given system design. Since each receiver has a separate reference pin, it is possible to use the SN55142 or SN75142 with two different reference voltages simultaneously if so desired. Another feature is an internally generated 2.5-volt reference, which is available at pin 9 for systems that require the receiver threshold to be set half-way between 0 and 5 volts. This 2.5-volt reference can be adjusted  $\pm 1$  volt by means of a single external resistor. The receiver sensitivity is guaranteed at  $\pm 100$  millivolts over the range of externally applied reference voltage. Outputs are compatible with standard Series 54/74 TTL and can be controlled by a common strobe or by individual strobes.

**supply voltage:** 5 V nominal

**operating free-air temperature ranges:** SN55142 . . .  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
SN75142 . . .  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$

**packages:** J and N dual-in-line packages



**FUNCTION TABLE**  
(EACH RECEIVER)

| LINE INPUT              | STROBES |   | OUTPUT<br>Y |
|-------------------------|---------|---|-------------|
|                         | G       | S |             |
| $V_{ref}-100\text{ mV}$ | L       | L | H           |
| $V_{ref}+100\text{ mV}$ | X       | X | L           |
| X                       | H       | X | L           |
| X                       | X       | H | L           |

H = high level, L = low level, X = irrelevant

# FUTURE PRODUCTS

## AVAILABLE 1ST QTR '74

### SN75362 . . . DUAL TTL-TO-MOS DRIVER

#### key features

- Dual inverting TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- Equivalent to 1/2 of SN75365 device but with single input per channel
- Compatible with many popular MOS RAMs
- TTL and DTL compatible diode-clamped inputs
- VCC3 supply pin available, which can be connected to VCC2 supply pin in some applications
- High-speed switching
- Low standby power dissipation


#### description

The SN75362 is a monolithic dual TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including TMS4062, TMS7001,\* and '1103.

| supply voltages:    | MIN  | NOM | MAX  | UNIT |
|---------------------|------|-----|------|------|
| VCC1 . . . . .      | 4.75 | 5   | 5.25 | V    |
| VCC2 . . . . .      | 4.75 | 20  | 24   | V    |
| VCC3-VCC2 . . . . . | 0    | 4   | 10   | V    |

operating free-air temperature range: 0°C to 70°C

packages: 8-pin P dual-in-line package



\*To be announced

**SN55367, SN75367 . . . QUAD TTL-TO-CMOS DRIVER WITH THREE-STATE OUTPUTS**

**key features**

- Quad inverting TTL-to-CMOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- High-speed, three-state outputs
- TTL and DTL compatible inputs
- Separate address and enable/disable inputs per driver
- Output short-circuit protection


**description**

The SN55367 and SN75367 are monolithic, quadruple, TTL-to-CMOS driver and interface circuits with three-state outputs. The devices accept standard TTL and DTL input signals and create output levels suitable for driving CMOS devices. Each driver output may be disabled to the high-impedance state to allow multiple drivers to be connected to the same bus line for selective enable operation.

**supply voltage:** VCC1 . . . . . 5 V nominal  
VCC2 . . . . . 12 V nominal

**operating free-air temperature ranges:** SN55367 . . . -55°C to 125°C  
SN75367 . . . 0°C to 70°C

**packages:** 16-pin J, JB, and N dual-in-line and SB flat packages



NC—No internal connection  
PIN 8 OF THE JB AND SB PACKAGES IS IN ELECTRICAL CONTACT WITH THE METAL BASE

# FUTURE PRODUCTS

## AVAILABLE 4TH QTR '73

### SN75368 . . . DUAL ECL-TO-MOS DRIVER

#### key features

- Dual ECL-to-MOS driver
- Dual ECL-to-TTL driver
- Versatile interface circuit for use between ECL and high-current, high-voltage systems
- Series SN10000 ECL and IBM grounded-reference ECL-compatible inputs
- Single in-phase and dual out-of-phase inputs per driver
- VCC3 supply pins available, which can be connected to VCC2 supply pin in some applications
- High-speed switching
- Compatible with many popular MOS RAMs

#### description


The SN75368 is a monolithic dual ECL-to-MOS driver and interface circuit. The device accepts standard SN10000 Series ECL and IBM grounded-reference ECL input signals and creates high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including TMS4062, TMS7001\*, and 1103. The device may also be used as an ECL-to-TTL converter.

\*To be announced.

| supply voltages: | MIN   | NOM  | MAX   | UNIT |
|------------------|-------|------|-------|------|
| VCC1 . . .       | 4.75  | 5    | 5.25  | V    |
| VCC2 . . .       | 4.75  | 20   | 24    | V    |
| VCC3-VCC2 . . .  | 0     | 4    | 10    | V    |
| VEE . . .        | -4.68 | -5.2 | -5.72 | V    |


operating free-air temperature range: 0°C to 70°C

packages: 14-pin J and N dual-in-line packages



#### functions


##### positive-NOR gate



FUNCTION TABLE

| CONFIGURATION        | INPUTS |   |                 | OUTPUT<br>Y |
|----------------------|--------|---|-----------------|-------------|
|                      | A      | B | C               |             |
| C at V <sub>BB</sub> | L      | L | V <sub>BB</sub> | H           |
|                      | H      | X | V <sub>BB</sub> | L           |
|                      | X      | H | V <sub>BB</sub> | L           |


##### noninverting gate



FUNCTION TABLE

| CONFIGURATION                             | INPUTS          |                 |   | OUTPUT<br>Y |
|---|-----------------|-----------------|---|-------------|
|   | A               | B               | C |             |
| A and B at V <sub>BB</sub>                | V <sub>BB</sub> | V <sub>BB</sub> | L | L           |
|   | V <sub>BB</sub> | V <sub>BB</sub> | H | H           |
| A at V <sub>BB</sub> ,<br>B connected low | V <sub>BB</sub> | L               | L | L           |
|   | V <sub>BB</sub> | L               | H | H           |
| B at V <sub>BB</sub> ,<br>A connected low | L               | V <sub>BB</sub> | L | L           |
|   | L               | V <sub>BB</sub> | H | H           |

##### differential ECL line receiver



FUNCTION TABLE

| CONFIGURATION                   | INPUTS |   |   | OUTPUT<br>Y |
|---------------------------------|--------|---|---|-------------|
|                                 | A      | B | C |             |
| A and B connected<br>together   | H      | H | L | L           |
|                                 | L      | L | H | H           |
| A not used but<br>connected low | L      | H | L | L           |
|                                 | L      | L | H | H           |
| B not used but<br>connected low | H      | L | L | L           |
|                                 | L      | L | H | H           |

H = high level, L = low level, X = irrelevant

V<sub>BB</sub> = Reference Supply voltage for SN10000 Series ECL.



**SN75369 . . . DUAL CURRENT-INPUT-TO-MOS DRIVER**

**key features**

- Dual current-input-to-MOS driver
- Versatile high-current, high-voltage interface circuit
- Functional replacement for National MH0026
- Single input per driver driven by current source
- Compatible with TMS6003 clock lines
- Required TTL-to-MOS negative-level shifting may be done with external input p-n-p current source or by a coupling capacitor
- $V_{CC}$  supply voltage variable to 24 V maximum with respect to  $V_{EE}$
- High-speed switching
- Low standby dissipation


**description**

The SN75369 is a monolithic dual current-input-to-MOS driver and interface circuit. The device accepts appropriate input currents and provides high-current, high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive the clock inputs of the TMS6003 MOS RAM and the address, control, and timing inputs for several other types of MOS RAMs.

**supply voltage:**  $V_{CC} = V_{EE} + 20$  V nominal

**operating free-air temperature range:** 0°C to 70°C

**package:** 8-pin P and 14-pin J and N dual-in-line packages



NC—No internal connection

# FUTURE PRODUCTS

## AVAILABLE 4TH QTR '73

### SN55329 . . . MSI EIGHT-CHANNEL CORE MEMORY DRIVER

#### key features

- Series 54 TTL compatible inputs
- $\pm 350\text{-mA}$  output current capability
- Fast switching times
- Internal power control does not require power supply sequencing

#### description



The SN55329 is an MSI TTL eight-channel memory driver that is ideal for use with military magnetic core memory systems. The circuit contains eight decoded, bipolar, three-state, high-current drivers, a 3-line-to-8-line decoder, power control, source/sink selection, and timing logic. Nominal power supplies are 5 volts and 12 volts with the output core lines returning to 5 volts. Package standby power is typically 30 milliwatts with one-watt nominal operating power. Source and sink output current amplitudes can be controlled as a function of temperature to within  $\pm 5.5\%$  by four shared external resistors and two temperature-controlled power supplies.

supply voltage:  $V_{CC1} = 5\text{ V}$  nominal  
 $V_{CC2} = 12\text{ V}$  nominal  
 Both TCV(source) and TCV(sink) power supplies can be temperature controlled.

operating case temperature range:  $-55^{\circ}\text{C}$  to  $110^{\circ}\text{C}$

packages: RA 24-pin custom flat package

#### functional block diagram



**SN75401 SERIES . . . DUAL PERIPHERAL DRIVERS**

**key features**

- 500-mA output current capability
- High-voltage outputs
- No output latch-up at 30 V
- Medium-speed switching


**description**

The SN75401 Series is a group of dual peripheral drivers designed for use in systems that require higher output currents than those of the SN75461 Series drivers at essentially the same switching speeds. The SN75401, SN75402, SN75403, and SN75404 provide (assuming positive logic) AND, NAND, OR, and NOR drivers, respectively, with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

**supply voltage:** 7 V nominal


**operating free-air temperature range:** 0°C to 70°C

**package:** 8-pin ND package with integral heat sink




**FUNCTION TABLE  
(EACH DRIVER)**

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | L      |
| L      | H | L      |
| H      | L | L      |
| H      | H | H      |




**FUNCTION TABLE  
(EACH DRIVER)**

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | H      |
| L      | H | H      |
| H      | L | H      |
| H      | H | L      |




**FUNCTION TABLE  
(EACH DRIVER)**

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | L      |
| L      | H | H      |
| H      | L | H      |
| H      | H | H      |



**FUNCTION TABLE  
(EACH DRIVER)**

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | H      |
| L      | H | L      |
| H      | L | L      |
| H      | H | L      |



# FUTURE PRODUCTS AVAILABLE 1ST QTR '74

## SN75411 SERIES . . . DUAL PERIPHERAL DRIVERS

### key features

- 500-mA output current capability
- High-voltage outputs
- No output latch-up at 40 V
- Medium-speed switching


### description

The SN75411 Series is a group of dual peripheral drivers designed for use in systems that require higher output voltages than those of the SN75401 Series drivers at essentially the same switching speeds. The SN75411, SN75412, SN75413, and SN75414 provide (assuming positive logic) AND, NAND, OR, and NOR drivers, respectively, with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

supply voltage: 7 V nominal


operating free-air temperature range: 0°C to 70°C

package: 8-pin ND package with integral heat sink




FUNCTION TABLE  
(EACH DRIVER)

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | L      |
| L      | H | L      |
| H      | L | L      |
| H      | H | H      |




FUNCTION TABLE  
(EACH DRIVER)

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | H      |
| L      | H | H      |
| H      | L | H      |
| H      | H | L      |




FUNCTION TABLE  
(EACH DRIVER)

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | L      |
| L      | H | H      |
| H      | L | H      |
| H      | H | H      |



FUNCTION TABLE  
(EACH DRIVER)

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | H      |
| L      | H | L      |
| H      | L | L      |
| H      | H | L      |



**SERIES SN55470/SN75470 . . . DUAL PERIPHERAL DRIVERS**

**key features**

- 300-mA output current capability
- High-voltage outputs
- No output latchup at 40 V
- Medium-speed switching

**description**

The SN55470/SN75470 series is a group of dual peripheral drivers designed for use in systems that require higher breakdown voltages than the SN75460 Series can provide at the expense of slightly slower switching speeds. Each SN55470 or SN75470 includes two standard Series 54/74 TTL NAND gates and two uncommitted, high-current, high-voltage n-p-n transistors. The SN55471/SN75471, SN55472/SN75472, SN55473/SN75473, and SN55474/SN75474 provide (assuming positive logic) AND, NAND, OR, and NOR drivers, respectively, with the output of the logic gates internally connected to the bases of the n-p-n output transistors.


**supply voltage:** 7 V nominal

**operating free-air temperature ranges:** SN55470 . . . -55°C to 125°C  
SN75470 . . . 0°C to 70°C

**packages:** 14-pin J, JB, and N dual-in-line packages  
8-pin JP and P dual-in-line and L plug-in packages

SN55470, SN75470

J, JB, OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



# AVAILABLE 1ST QTR '74 FUTURE PRODUCTS


SN55471, SN75471

FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | H (off state) |

H = high level, L = low level

JP OR P  
DUAL-IN-LINE PACKAGE (TOP VIEW)




SN55472, SN75472

FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | L (on state)  |

H = high level, L = low level

JP OR P  
DUAL-IN-LINE PACKAGE (TOP VIEW)




SN55473, SN55473

FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | H (off state) |

H = high level, L = low level

JP OR P  
DUAL-IN-LINE PACKAGE (TOP VIEW)




SN55474, SN75474

FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | L (on state)  |

H = high level, L = low level

JP OR P  
DUAL-IN-LINE PACKAGE (TOP VIEW)



# Line Circuits





# LINE CIRCUITS SELECTION GUIDE

## LINE DRIVERS, DIFFERENTIAL OR SINGLE-ENDED

| FEATURES                           |           | SN55109<br>SN75109  | SN55110<br>SN75110 | SN55113<br>SN75113 | SN55114<br>SN75114 | SN55183<br>SN75183                             | SN55450B<br>SN75450B |
|------------------------------------|-----------|---|--------------------|--------------------|--------------------|--|----------------------|
| Drivers per Package                |           | 2   | 2                  | 2                  | 2                  | 2  | 2                    |
| Party-Line (Data Bus) Operation    |           | Yes   | Yes                | Yes                | No                 | No   | Yes                  |
| Type of Output                     |           | Current   | Current            | Voltage            | Voltage            | Voltage  | Voltage              |
| Output Strobe                      |           | Yes   | Yes                | Yes                | No                 | No   | No                   |
| Input Compatibility                |           | TTL   | TTL                | TTL                | TTL                | TTL  | TTL                  |
| Power Supplies                     |           | ±5 V  | ±5 V               | +5 V               | +5 V               | +5 V   | +5 V                 |
| Package                            | Series 55 | J   | J                  | J, SB              | J, SB              | J  | J, JB                |
| Types                              | Series 75 | J, N  | J, N               | J, N, SB           | J, N, SB           | J, N   | J, N                 |
| Line Length<br>Operating Frequency |           | See application information on pages 8-4 and 8-5 for information on maximum operating frequency for various line lengths (100 ft to 10,000 ft). |                    |                    |                    |  |                      |
| Application Notes                  |           | CA 130: Line Drivers<br>and Receivers<br>CA 146: Data Transmission  |                    |                    |                    | CA 150:<br>Peripheral<br>Interface<br>Circuits |                      |

## LINE DRIVERS, SINGLE-ENDED ONLY

| FEATURES                        |           | SN55121<br>SN75121  | SN75123 | SN75150 <sup>†</sup> | SN75188 <sup>†</sup> | SN75361A | SN65451B<br>SN75451B                           |
|---------------------------------|-----------|---|---------|----------------------|----------------------|----------|--|
| Drivers per Package             |           | 2   | 2       | 2                    | 4                    | 2        | 2  |
| Party-Line (Data Bus) Operation |           | Yes   | Yes     | No                   | No                   | No       | Yes  |
| Type of Output                  |           | Voltage   | Voltage | Voltage              | Voltage              | Voltage  | Voltage  |
| Output Strobe                   |           | Yes   | Yes     | No                   | No                   | No       | Yes  |
| Input Compatibility             |           | TTL   | TTL     | TTL                  | TTL                  | TTL      | TTL  |
| Power Supplies                  |           | +5 V  | +5 V    | ±12 V                | ±12 V                | +5 V     | +5 V   |
| Package                         | Series 55 | J   |         |                      |                      |          | JP, L  |
| Types                           | Series 75 | J, N  | J, N    | J, N, P              | J, N                 | J, N, P  | L, P   |
| Line Length                     |           | See application information on pages 8-4 and 8-5 for information on maximum operating frequency for various line lengths (100 ft to 10,000 ft). |         |                      |                      |          |  |
| Operating Frequency             |           |   |         |                      |                      |          |  |
| Application Notes               |           |   |         |                      |                      |          | CA 150:<br>Peripheral<br>Interface<br>Circuits |

<sup>†</sup> Satisfies requirements of EIA RS-232-C

# LINE CIRCUITS SELECTION GUIDE

## DIFFERENTIAL LINE RECEIVERS

| FEATURES                       | SN55107A<br>SN55107B<br>SN75107A<br>SN75107B | SN75207        | SN55108A<br>SN55108B<br>SN75108A<br>SN75108B | SN75208        | SN55115<br>SN75115                        | SN75152†         | SN55182<br>SN75182 | UNIT |
|--------------------------------|--|----------------|--|----------------|---|------------------|--------------------|------|
| Receivers per Package          | 2  | 2              | 2  | 2              | 2   | 2                | 2                  |      |
| Input Sensitivity              | ±25  | ±10            | ±25  | ±10            | ±1000                                     | NA               | ±1000              | mV   |
| Input Common-Mode Range        | ±3   | ±3             | ±3   | ±3             | ±15                                       | ±25              | ±15                | V    |
| Hysteresis (Double Thresholds) | No   | No             | No   | No             | No  | Yes              | No                 |      |
| Response Control               | No   | No             | No   | No             | Yes                                       | No               | Yes                |      |
| Output Strobe                  | Yes  | Yes            | Yes  | Yes            | Yes                                       | Yes              | Yes                |      |
| TTL Output Configuration       | Active Pull-Up                               | Active Pull-Up | Open-Collector                               | Open-Collector | Open-Collector with Active Pull-Up Option | Resistor Pull-Up | Active Pull-Up     |      |
| Power Supplies                 | ±5   | ±5             | ±5   | ±5             | +5  | ±12              | +5                 | V    |
| Package                        | Series 55                                    | J              | J  | J              | J, SB                                     |                  | J                  |      |
| Types                          | Series 75                                    | J, N           | J, N   | J, N           | J, N, SB                                  | J, N             | J, N               |      |

## SINGLE-ENDED LINE RECEIVERS

| FEATURES                       | SN55122<br>SN75122 | SN75124        | SN75140        | SN55142*<br>SN75142* | SN75154†       | SN75189†         | SN75189A†        | UNIT |
|--------------------------------|--------------------|----------------|----------------|----------------------|----------------|------------------|------------------|------|
| Receivers per Package          | 3                  | 3              | 2              | 2                    | 4              | 4                | 4                |      |
| Input Sensitivity              | NA                 | NA             | ±100           | ±100                 | NA             | NA               | NA               | mV   |
| Hysteresis (Double Thresholds) | Yes                | Yes            | No             | No                   | Yes            | Yes              | Yes              |      |
| Response Control               | No                 | No             | No             | No                   | No             | Yes              | Yes              |      |
| Output Strobe                  | Yes                | Yes            | Yes            | Yes                  | No             | No               | No               |      |
| TTL Output Configuration       | Active Pull-Up     | Active Pull-Up | Active Pull-Up | Active Pull-Up       | Active Pull-Up | Resistor Pull-Up | Resistor Pull-Up |      |
| Power Supplies                 | +5                 | +5             | +5             | +5                   | +5 or +12      | +5               | +5               | V    |
| Package                        | Series 55          | J              | J              | J                    | J              |                  |                  |      |
| Types                          | Series 75          | J, N           | J, N           | P                    | J, N           | J, N             | J, N             |      |

NA ≡ Not applicable

\* To be announced

† Satisfies requirements of EIA RS-232-C

# LINE CIRCUITS SELECTION GUIDE

## LINE TRANSCEIVERS

| FEATURES   | SN55138<br>SN75138          | SN55116*<br>SN75116*   | SN55117*<br>SN75117*        | UNIT |
|--|-----------------------------|--|-----------------------------|------|
| Transceivers per Package                           | 4                           | 1  | 1                           |      |
| Type of Operation                                  | Single-Ended                | Differential   | Differential                |      |
| Party-Line (Data Bus) Operation                    | Yes                         | Yes  | Yes                         |      |
| Driver Output Type                                 | Voltage<br>(Open-collector) | Voltage<br>(Open-collector<br>with active<br>pull-up option) | Voltage<br>(Active pull-up) |      |
| Driver Output Current Capability                   | 150                         | 40   | 40                          | mA   |
| Driver Strobe                                      | Yes                         | Yes  | Yes                         |      |
| Driver Input Compatibility                         | TTL                         | TTL  | TTL                         |      |
| Receiver Input Sensitivity                         | NA                          | ±1000  | ±1000                       | mV   |
| Receiver Strobe                                    | No                          | Yes  | Yes                         |      |
| Receiver Response Control                          | No                          | Yes  | No                          |      |
| Receiver Hysteresis                                | No                          | No   | No                          |      |
| Receiver (TTL) Output Configuration                | Active Pull-Up              | Open-Collector<br>with Active<br>Pull-Up Option              | Active Pull-Up              |      |
| Receiver Input Common-Mode Range (with Driver Off) | NA                          | ±15  | 0 to 6                      | V    |
| Package Types                                      | Series 55                   | J  | JP                          |      |
|  | Series 75                   | J, N   | P                           |      |

\* To be announced

### BASIC DATA TRANSMISSION CATEGORIES

#### DRIVERS

SN75150  
SN75188

SN75150

SN75123

SN75121

SN75360

SN75450 B SERIES

SN75113

SN75114

SN75183

SN75109

SN75110

SN75109


SN75110

SN75113

SN75138

SN75116


SN75117



EIA RS-232-C




SN75152, SN75154  
SN75189, SN75189A



MIL-STD-188



SN75152



360 I/O INTERFACE



SN75124



SINGLE-ENDED, SINGLE SUPPLY



SN75122

SN75140



DIFFERENTIAL, SINGLE SUPPLY



SN75115

SN75182



DIFFERENTIAL, DUAL SUPPLY



SN75107A, SN75207

SN75108A, SN75208



PARTY-LINE OPERATION



SN75107A

SN75108A

SN75115

SN75182

SN75138

SN75116

SN75117

(DATA BUS)



† Data terminal equipment.

‡ Peripheral equipment.

# LINE CIRCUITS SELECTION GUIDE

## TYPICAL APPLICATION DATA

balanced line transmission circuit .





FIGURE A

DRIVER: SN75110  
RECEIVER: SN75107  
LINE LENGTH CAPABILITY  
vs  
FREQUENCY



Data Frequency—Mb/s  
FIGURE B

DRIVER: SN75113/SN75114  
RECEIVER: SN75115  
LINE LENGTH CAPABILITY  
vs  
FREQUENCY




FIGURE C

DRIVER: SN75183  
RECEIVER: SN75182  
LINE LENGTH CAPABILITY  
vs  
FREQUENCY




FIGURE D

# LINE CIRCUITS SELECTION GUIDE

## TYPICAL APPLICATION DATA

### single-ended line transmission circuits




FIGURE E




FIGURE F

DRIVER: SN75123  
RECEIVER: SN75124  
LINE LENGTH CAPABILITY  
vs  
FREQUENCY




FIGURE G

TRANSCEIVERS: SN75138  
LINE LENGTH CAPABILITY  
vs  
FREQUENCY




FIGURE H

**SERIES 55/75107A LINE CIRCUITS  
featuring**

- High Speed
- Standard Supply Voltages
- Dual Channels

**additional features of line receivers**

- high common-mode rejection ratio
- high input impedance
- high input sensitivity
- differential input common-mode voltage range of  $\pm 3$  V
- differential input common-mode voltage range of more than  $\pm 15$  V using external attenuator
- strobe inputs for receiver selection
- gate inputs for logic versatility
- TTL or DTL drive capability
- high d-c noise margins

| $-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$<br>J Package | $0^{\circ}\text{C}$ to $70^{\circ}\text{C}$<br>J or N Package | CIRCUIT<br>FUNCTION   | OUTPUT<br>FUNCTION      |
|---|---|-----------------------|-------------------------|
| SN55107A  | SN75107A  | Dual<br>Line Receiver | Active<br>Pull-Up       |
| SN55108A  | SN55108A  | Dual<br>Line Receiver | Open<br>Collector       |
| SN55109   | SN75109   | Dual<br>Line Driver   | 6-mA Current<br>Switch  |
| SN55110   | SN75110   | Dual<br>Line Driver   | 12-mA Current<br>Switch |

**additional features of line drivers**

- TTL input compatibility
- current-mode output (6 mA or 12 mA typical)
- high output impedance
- high common-mode output voltage range ( $-3$  V to 10 V)
- inhibitor available for driver selection

**description**

The Series 55/75107 circuits are TTL/DTL compatible high-speed line receivers and drivers. Each is a monolithic dual circuit featuring two independent channels.

The SN55107A, SN55108A, SN75107A, and SN75108A line receivers are designed for general use as well as such specific applications as data comparators and balanced, unbalanced, and party-line transmission systems. These devices are unilaterally interchangeable with and replace SN55107, SN55108, SN75107, and SN75108, respectively, but offer diode-clamped inputs to simplify circuit design.

The SN55109, SN55110, SN75109, and SN75110 line drivers are designed to be used in many categories of applications in balanced, unbalanced, and party-line systems and as level converters.

The SN55107A, SN55108A, SN55109, and SN55110 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and are available in the ceramic dual-in-line (J) package. The SN75107A, SN75108A, SN75109, and SN75110 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  and are available either in the ceramic dual-in-line (J) package or in the plastic dual-in-line (N) package.

# TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

## design characteristics

Series 55/75107A Line Circuits are TTL-compatible dual circuits intended for use in high-speed data-transmission systems. The drivers are designed to drive balanced, terminated transmission lines, such as twisted-pair, at normal line impedances without high power dissipation. The receivers are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Either driver may be used with either receiver. Specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

## line receivers - SN55/75107A, SN55/75108A

The SN55/75107A and SN55/75108A are dual line receivers featuring independent channels with common voltage supply and ground terminals. The SN55/75107A circuit features a TTL-compatible active pull-up (totem-pole) output. The SN55/75108A circuit is also TTL-compatible, but features an open-collector output configuration that permits the wired-AND logic connection with similar outputs (such as the SN54/7401 TTL gate or other SN55/75108A line receivers). This permits a level of logic to be implemented without extra delay. All other features of the line receivers are identical.

The SN55/75107A and SN55/75108A line circuits are designed to detect input signals of 25 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

The SN55/75107A and SN55/75108A feature high input impedance and low input currents which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 millivolts typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has been deteriorated due to cable losses.

The receiver input common-mode voltage range is  $\pm 3$  volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver input terminals.

The receivers feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of d-c noise margin when interfaced with Series 54/74 TTL.

## line drivers - SN55/75109, SN55/75110

The SN55/75109 and SN55/75110 are dual line drivers featuring independent channels with common voltage supply and ground terminals. The significant difference between the two drivers is in the output-current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by appropriate logic levels on the inhibit inputs. The output current is nominally 6 milliamperes for the SN55/75109 and 12 milliamperes for the SN55/75110. System design determines which driver is best suited to a particular application.

The inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode,  $I_{O(off)}$  is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high—the output impedance of a transistor biased to cutoff.

The driver outputs have a common-mode voltage range of  $-3$  volts to  $+10$  volts, allowing common-mode voltage on the line without affecting driver performance.

The logic and inhibit inputs of the drivers are designed to satisfy TTL-system requirements. The logic inputs are tested at 2.0 volts for high-logic-level conditions and 0.8 volt for low-logic-level conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.


# TYPES SN55107A, SN55108A, SN75107A, SN75108A DUAL LINE RECEIVERS

logic

TRUTH TABLE

| DIFFERENTIAL INPUTS<br>A-B                | STROBES |        | OUTPUT<br>Y   |
|---|---------|--------|---------------|
|   | G       | S      |               |
| $V_{ID} \geq 25 \text{ mV}$               | L or H  | L or H | H             |
| $-25 \text{ mV} < V_{ID} < 25 \text{ mV}$ | L or H  | L      | H             |
|   | L       | L or H | H             |
| $V_{ID} \leq -25 \text{ mV}$              | H       | H      | INDETERMINATE |
|   | L or H  | L      | H             |
|   | L       | L or H | H             |
|   | H       | H      | L             |

SN55107A, SN55108A J DUAL-IN-LINE PACKAGE  
SN75107A, SN75108A J OR N DUAL-IN-LINE PACKAGE



NC—No internal connection

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


|   |                   |
|---|-------------------|
| Supply voltage $V_{CC+}$ (See Note 1)                       | 7 V               |
| Supply voltage $V_{CC-}$ (See Note 1)                       | -7 V              |
| Differential input voltage (See Note 2)                     | $\pm 6 \text{ V}$ |
| Common-mode input voltage (See Note 1)                      | $\pm 5 \text{ V}$ |
| Strobe input voltage (See Note 1)                           | 5.5 V             |
| Operating free-air temperature range, Series 55             | -55°C to 125°C    |
| Series 75   | 0°C to 70°C       |
| Storage temperature range, ceramic dual-in-line (J) package | -65°C to 150°C    |
| plastic dual-in-line (N) package                            | -55°C to 150°C    |

recommended operating conditions (see note 3)

|  | SN55107A, SN55108A |     |      | SN75107A, SN75108A |     |       | UNIT |
|--|--------------------|-----|------|--------------------|-----|-------|------|
|  | MIN                | NOM | MAX  | MIN                | NOM | MAX   |      |
| Supply voltage $V_{CC+}$ (See Note 1)                              | 4.5                | 5   | 5.5  | 4.75               | 5   | 5.25  | V    |
| Supply voltage $V_{CC-}$ (See Note 1)                              | -4.5               | -5  | -5.5 | -4.75              | -5  | -5.25 | V    |
| Output sink current  |                    |     | -16  |                    |     | -16   | mA   |
| Differential input voltage (See Notes 2 and 4)                     | -5†                |     | 5    | -5†                |     | 5     | V    |
| Common-mode input voltage (See Notes 1 and 4)                      | -3†                |     | 3    | -3†                |     | 3     | V    |
| Input voltage range, any differential input to ground (See Note 4) | -5†                |     | 3    | -5†                |     | 3     | V    |
| Operating free-air temperature                                     | -55                |     | 125  | 0                  |     | 70    | °C   |

- NOTES: 1. These voltage values are with respect to network ground terminal.
2. These voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
3. When using only one channel of the line receiver, the inputs of the other channel should be grounded.
4. The recommended combinations of input voltages fall within the shaded area of the figure at the right.

RECOMMENDED COMBINATIONS OF  
INPUT VOLTAGES FOR LINE  
RECEIVERS



†The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.



# TYPES SN55107A, SN55108A, SN75107A, SN75108A

## DUAL LINE RECEIVERS

definition of input logic levels<sup>†</sup>

|                    |  | TEST FIGURE | MIN   | MAX    | UNIT |
|--------------------|--|-------------|-------|--------|------|
| V <sub>IDH</sub>   | High-level input voltage between differential inputs | 1           | 0.025 | 5      | V    |
| V <sub>IDL</sub>   | Low-level input voltage between differential inputs  | 1           | -5    | -0.025 | V    |
| V <sub>IH(S)</sub> | High-level input voltage at strobe inputs            | 3           | 2     | 5.5    | V    |
| V <sub>IL(S)</sub> | Low-level input voltage at strobe inputs             | 3           | 0     | 0.8    | V    |

<sup>†</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         | TEST FIGURE | TEST CONDITIONS <sup>‡</sup>   | SN55107A, SN75107A |                  |      | SN55108A, SN75108A |                  |     | UNIT |
|-------------------|-------------|--|--------------------|------------------|------|--------------------|------------------|-----|------|
|                   |             |  | MIN                | TYP <sup>§</sup> | MAX  | MIN                | TYP <sup>§</sup> | MAX |      |
| I <sub>IH</sub>   | 2           | V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>ID</sub> = 0.5 V, V <sub>IC</sub> = -3 V to 3 V                 | 30                 | 75               |      | 30                 | 75               | μA  |      |
| I <sub>IL</sub>   | 2           | V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>ID</sub> = -2 V, V <sub>IC</sub> = -3 V to 3 V                  |                    |                  | -10  |                    | -10              | μA  |      |
| I <sub>IH</sub>   | 4           | V <sub>CC+</sub> = MAX, V <sub>IH(S)</sub> = 2.4 V, V <sub>CC-</sub> = MAX   |                    |                  | 40   |                    | 40               | μA  |      |
|                   |             | V <sub>CC+</sub> = MAX, V <sub>IH(S)</sub> = MAX V <sub>CC+</sub> , V <sub>CC-</sub> = MAX                             |                    |                  | 1    |                    | 1                | mA  |      |
| I <sub>IL</sub>   | 4           | V <sub>CC+</sub> = MAX, V <sub>IL(S)</sub> = 0.4 V, V <sub>CC-</sub> = MAX   |                    |                  | -1.6 |                    | -1.6             | mA  |      |
|                   |             | V <sub>CC+</sub> = MAX, V <sub>IH(S)</sub> = 2.4 V, V <sub>CC-</sub> = MAX, V <sub>IH(S)</sub> = MAX V <sub>CC+</sub>  |                    |                  | 80   |                    | 80               | μA  |      |
| I <sub>IL</sub>   | 4           | V <sub>CC+</sub> = MAX, V <sub>IL(S)</sub> = 0.4 V, V <sub>CC-</sub> = MAX   |                    |                  | -3.2 |                    | -3.2             | mA  |      |
|                   |             | V <sub>CC+</sub> = MIN, V <sub>OH</sub> = MAX V <sub>CC+</sub> , V <sub>CC-</sub> = MIN, V <sub>IC</sub> = -3 V to 3 V |                    |                  | 2.4  |                    |                  | V   |      |
| V <sub>OH</sub>   | 3           | V <sub>CC+</sub> = MIN, V <sub>OH</sub> = MAX V <sub>CC+</sub> , V <sub>CC-</sub> = MIN, V <sub>IC</sub> = -3 V to 3 V |                    |                  | 0.4  |                    | 0.4              | V   |      |
| V <sub>OL</sub>   | 3           | V <sub>CC+</sub> = MIN, V <sub>OH</sub> = MAX V <sub>CC+</sub> , V <sub>CC-</sub> = MIN, V <sub>IC</sub> = -3 V to 3 V |                    |                  |      |                    | 250              | μA  |      |
| I <sub>OH</sub>   | 3           | V <sub>CC+</sub> = MIN, V <sub>OH</sub> = MAX V <sub>CC+</sub> , V <sub>CC-</sub> = MIN, V <sub>IC</sub> = -3 V to 3 V |                    |                  |      |                    | 250              | μA  |      |
| I <sub>OS</sub>   | 5           | V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX   | -18                |                  | -70  |                    |                  | mA  |      |
| I <sub>CCH+</sub> | 6           | V <sub>CC+</sub> = MAX, V <sub>ID</sub> = 25 mV, V <sub>CC-</sub> = MAX, T <sub>A</sub> = 25°C                         | 18                 | 30               |      | 18                 | 30               | mA  |      |
| I <sub>CCH-</sub> | 6           | V <sub>CC+</sub> = MAX, V <sub>ID</sub> = 25 mV, V <sub>CC-</sub> = MAX, T <sub>A</sub> = 25°C                         | -8.4               | -15              |      | -8.4               | -15              | mA  |      |

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C.

<sup>¶</sup> Not more than one output should be shorted at a time.


switching characteristics, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C

| PARAMETER           | TEST FIGURE | TEST CONDITIONS                                | SN55107A, SN75107A |     |     | SN55108A, SN75108A |     |     | UNIT |
|---------------------|-------------|--|--------------------|-----|-----|--------------------|-----|-----|------|
|                     |             |  | MIN                | TYP | MAX | MIN                | TYP | MAX |      |
| t <sub>PLH(D)</sub> | 7           | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 50 pF |                    | 17  | 25  |                    |     |     | ns   |
|                     |             | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 15 pF |                    |     |     |                    | 19  | 25  |      |
| t <sub>PHL(D)</sub> | 7           | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 50 pF |                    | 17  | 25  |                    |     |     | ns   |
|                     |             | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 15 pF |                    |     |     |                    | 19  | 25  |      |
| t <sub>PLH(S)</sub> | 7           | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 50 pF |                    | 10  | 15  |                    |     |     | ns   |
|                     |             | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 15 pF |                    |     |     |                    | 13  | 20  |      |
| t <sub>PHL(S)</sub> | 7           | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 50 pF |                    | 8   | 15  |                    |     |     | ns   |
|                     |             | R <sub>L</sub> = 390 Ω, C <sub>L</sub> = 15 pF |                    |     |     |                    | 13  | 20  |      |

# TYPES SN55107A, SN55108A, SN75107A, SN75108A

## DUAL LINE RECEIVERS

### schematic



$R^* = 1\text{ k}\Omega$  for SN55107A and SN75107A,  $750\ \Omega$  for SN55108A and SN75108A.

NOTES: 1. Component values shown are nominal.


2. Resistance values are in ohms.

3. Components shown with dashed lines are applicable to the SN55107A and SN75107A only.

# TYPES SN55107A, SN55108A, SN75107A, SN75108A DUAL LINE RECEIVERS


## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits†




NOTE: When testing one channel, the inputs of the other channel are grounded.

FIGURE 1— $V_{IDH}$  and  $V_{IDL}$



NOTE: Each pair of differential inputs is tested separately. The inputs of the other pair are grounded.

FIGURE 2— $I_{IH}$  and  $I_{IL}$



TEST TABLE

| SN55107A<br>SN75107A | SN55108A<br>SN75108A | $V_{ID}$ | STROBE 1G or 2G | STROBE S    |
|----------------------|----------------------|----------|-----------------|-------------|
| TEST                 |                      | APPLY    |                 |             |
| $V_{OH}$             | $I_{OH}$             | +25 mV   | $V_{IH(S)}$     | $V_{IH(S)}$ |
| $V_{OH}$             | $I_{OH}$             | -25 mV   | $V_{IL(S)}$     | $V_{IH(S)}$ |
| $V_{OH}$             | $I_{OH}$             | -25 mV   | $V_{IH(S)}$     | $V_{IL(S)}$ |
| $V_{OL}$             | $V_{OL}$             | -25 mV   | $V_{IH(S)}$     | $V_{IH(S)}$ |

NOTES: 1.  $V_{IC} = -3$  V to 3 V.

2. When testing one channel, the inputs of the other channel should be grounded.

FIGURE 3— $V_{IH(S)}$ ,  $V_{IL(S)}$ ,  $V_{OH}$ ,  $V_{OL}$ , and  $I_{OH}$


† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN55107A, SN55108A, SN75107A, SN75108A

## DUAL LINE RECEIVERS


### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



| TEST                  | INPUT 1A | INPUT 2A | STROBE 1G   | STROBE S    | STROBE 2G   |
|-----------------------|----------|----------|-------------|-------------|-------------|
| $I_{IH}$ at Strobe 1G | +25 mV   | Gnd      | $V_{IH(S)}$ | Gnd         | Gnd         |
| $I_{IH}$ at Strobe 2G | Gnd      | +25 mV   | Gnd         | Gnd         | $V_{IH(S)}$ |
| $I_{IH}$ at Strobe S  | +25 mV   | +25 mV   | Gnd         | $V_{IH(S)}$ | Gnd         |
| $I_{IL}$ at Strobe 1G | -25 mV   | Gnd      | $V_{IL(S)}$ | 4.5 V       | Gnd         |
| $I_{IL}$ at Strobe 2G | Gnd      | -25 mV   | Gnd         | 4.5 V       | $V_{IL(S)}$ |
| $I_{IL}$ at Strobe S  | -25 mV   | -25 mV   | 4.5 V       | $V_{IL(S)}$ | 4.5 V       |

FIGURE 4— $I_{IH}(G)$ ,  $I_{IL}(G)$ ,  $I_{IH}(S)$ , and  $I_{IL}(S)$



- NOTES: 1. Each channel is tested separately.  
2. Not more than one output should be at a time.

FIGURE 5— $I_{OS}$






FIGURE 6— $I_{CC+}$  and  $I_{CC-}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN55107A, SN55108A, SN75107A, SN75108A DUAL LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION



- NOTES: 1. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 10 \pm 5$  ns,  $t_{p1} = 500$  ns, PRR = 1 MHz,  $t_{p2} = 1$  ms, PRR = 500 kHz.
2. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
3.  $C_L$  includes probe and jig capacitance.
4. All diodes are 1N916.

FIGURE 7—PROPAGATION DELAY TIMES

# TYPES SN55107A, SN55108A, SN75107A, SN75108A

## DUAL LINE RECEIVERS

### TYPICAL CHARACTERISTICS




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

# TYPES SN55107A, SN55108A, SN75107A, SN75108A DUAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS

SN55108A, SN75108A  
PROPAGATION DELAY TIME  
LOW-TO-HIGH LEVEL  
(DIFFERENTIAL INPUTS)  
vs  
FREE-AIR TEMPERATURE




FIGURE 12

SN55108A, SN75108A  
PROPAGATION DELAY TIME  
HIGH-TO-LOW LEVEL  
(DIFFERENTIAL INPUTS)  
vs  
FREE-AIR TEMPERATURE




FIGURE 13

SN55107A, SN75107A  
PROPAGATION DELAY TIME  
(STROBE INPUTS)  
vs  
FREE-AIR TEMPERATURE




FIGURE 14

SN55108A, SN75108A  
PROPAGATION DELAY TIME  
(STROBE INPUTS)  
vs  
FREE-AIR TEMPERATURE




FIGURE 15

# TYPES SN55109, SN55110, SN75109, SN75110

## DUAL LINE DRIVERS

logic


TRUTH TABLE

| LOGIC INPUTS |        | INHIBITOR INPUTS |        | OUTPUTS |   |
|--------------|--------|------------------|--------|---------|---|
| A            | B      | C                | D      | Y       | Z |
| L or H       | L or H | L                | L or H | H       | H |
| L or H       | L or H | L or H           | L      | H       | H |
| L            | L or H | H                | H      | L       | H |
| L or H       | L      | H                | H      | L       | H |
| H            | H      | H                | H      | H       | L |

Low output represents the on state

High output represents the off state

SN55109, SN55110 J DUAL-IN-LINE PACKAGE  
SN75109, SN75110 J OR N DUAL-IN-LINE PACKAGE



### absolute maximum ratings (over operating free-air temperature range unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage $V_{CC+}$ (See Note 1)                       | 7 V            |
| Supply voltage $V_{CC-}$ (See Note 1)                       | -7 V           |
| Logic and inhibitor input voltages (See Note 1)             | 5.5 V          |
| Common-mode output voltage (See Note 1)                     | -5 to 12 V     |
| Operating free-air temperature range, Series 55             | -55°C to 125°C |
| Series 75   | 0°C to 70°C    |
| Storage temperature range, ceramic dual-in-line (J) package | -65°C to 150°C |
| plastic dual-in-line (N) package                            | -55°C to 150°C |

### recommended operating conditions (see note 2)

|  | SN55109,<br>SN55110 |     |      | SN75109,<br>SN75110 |     |       | UNIT |
|--|---------------------|-----|------|---------------------|-----|-------|------|
|  | MIN                 | NOM | MAX  | MIN                 | NOM | MAX   |      |
| Supply voltage $V_{CC+}$ (See Note 1)            | 4.5                 | 5   | 5.5  | 4.75                | 5   | 5.25  | V    |
| Supply voltage $V_{CC-}$ (See Note 1)            | -4.5                | -5  | -5.5 | -4.75               | -5  | -5.25 | V    |
| Positive common-mode output voltage (See Note 1) | 0                   |     | 10   | 0                   |     | 10    | V    |
| Negative common-mode output voltage (See Note 1) | 0                   |     | -3   | 0                   |     | -3    | V    |
| Operating free-air temperature range             | -55                 |     | 125  | 0                   |     | 70    | °C   |

NOTES: 1. These voltage values are with respect to the network ground terminal.

2. When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.



# TYPES SN55109, SN55110, SN75109, SN75110

## DUAL LINE DRIVERS

### definition of input logic levels†

|                 | TEST FIGURE                                     | MIN | MAX | UNIT |
|-----------------|---|-----|-----|------|
| V <sub>IH</sub> | High-level input voltage at any input<br>16, 17 | 2   | 5.5 | V    |
| V <sub>IL</sub> | Low-level input voltage at any input<br>16, 17  | 0   | 0.8 | V    |

† The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER            | TEST FIGURE | TEST CONDITIONS‡   | SN55109, SN75109 |      | SN55110, SN75110 |     | UNIT |      |
|----------------------|-------------|--|------------------|------|------------------|-----|------|------|
|                      |             |  | MIN              | TYP‡ | MAX              | MIN |      | TYP‡ |
| I <sub>IH(L)</sub>   | 16          | V <sub>CC+</sub> = MAX, V <sub>IH(L)</sub> = 2.4 V, V <sub>CC-</sub> = MAX.  |                  | 40   |                  | 40  | μA   |      |
|                      |             | V <sub>CC+</sub> = MAX, V <sub>IH(L)</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(L)</sub> = MAX, V <sub>CC+</sub>   |                  | 1    |                  | 1   | mA   |      |
| I <sub>IL(L)</sub>   | 16          | V <sub>CC+</sub> = MAX, V <sub>IL(L)</sub> = 0.4 V, V <sub>CC-</sub> = MAX.  |                  | -3   |                  | -3  | mA   |      |
| I <sub>IH(II)</sub>  | 17          | V <sub>CC+</sub> = MAX, V <sub>IH(II)</sub> = 2.4 V, V <sub>CC-</sub> = MAX.   |                  | 40   |                  | 40  | μA   |      |
|                      |             | V <sub>CC+</sub> = MAX, V <sub>IH(II)</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(II)</sub> = MAX, V <sub>CC+</sub> |                  | 1    |                  | 1   | mA   |      |
| I <sub>IL(II)</sub>  | 17          | V <sub>CC+</sub> = MAX, V <sub>IL(II)</sub> = 0.4 V, V <sub>CC-</sub> = MAX.   |                  | -3   |                  | -3  | mA   |      |
| I <sub>IH(I)</sub>   | 17          | V <sub>CC+</sub> = MAX, V <sub>IH(I)</sub> = 2.4 V, V <sub>CC-</sub> = MAX.  |                  | 80   |                  | 80  | μA   |      |
|                      |             | V <sub>CC+</sub> = MAX, V <sub>IH(I)</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(I)</sub> = MAX, V <sub>CC+</sub>   |                  | 2    |                  | 2   | mA   |      |
| I <sub>IL(I)</sub>   | 17          | V <sub>CC+</sub> = MAX, V <sub>IL(I)</sub> = 0.4 V, V <sub>CC-</sub> = MAX.  |                  | -6   |                  | -6  | mA   |      |
| I <sub>O(on)</sub>   | 18          | V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX.  |                  | 7    |                  | 15  | mA   |      |
|                      |             | V <sub>CC+</sub> = MIN, V <sub>CC-</sub> = MAX.  | 3.5              |      | 6.5              |     | mA   |      |
| I <sub>O(off)</sub>  | 18          | V <sub>CC+</sub> = MIN, V <sub>CC-</sub> = MIN.  |                  | 100  |                  | 100 | μA   |      |
| I <sub>CC+(on)</sub> | 19          | V <sub>IL(L)</sub> = 0.4 V, V <sub>IH(II)</sub> = 2 V.   | 18               | 30   |                  | 23  | 35   | mA   |
|                      |             | V <sub>IL(L)</sub> = 0.4 V, V <sub>IH(II)</sub> = 2 V.   | -18              | -30  |                  | -34 | -50  | mA   |
| I <sub>CC-(on)</sub> | 19          | V <sub>IL(L)</sub> = 0.4 V, V <sub>IL(II)</sub> = 0.4 V.   | 18               |      |                  | 21  |      | mA   |
|                      |             | V <sub>IL(L)</sub> = 0.4 V, V <sub>IL(II)</sub> = 0.4 V.   | -10              |      |                  | -17 |      | mA   |

‡ For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

§ All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C.


### switching characteristics, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER           | TEST FIGURE | TEST CONDITIONS                               | MIN | TYP | MAX | UNIT |
|---------------------|-------------|---|-----|-----|-----|------|
| t <sub>PLH(L)</sub> | 20          | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 40 pF |     | 9   | 15  | ns   |
| t <sub>PHL(L)</sub> | 20          | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 40 pF |     | 9   | 15  | ns   |
| t <sub>PLH(I)</sub> | 20          | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 40 pF |     | 16  | 25  | ns   |
| t <sub>PHL(I)</sub> | 20          | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 40 pF |     | 13  | 25  | ns   |

# TYPES SN55109, SN55110, SN75109, SN75110

## DUAL LINE DRIVERS

schematic




- NOTES: 1. Component values shown are nominal.  
 2. Resistance values are in ohms.

# TYPES SN55109, SN55110, SN75109, SN75110

## DUAL LINE DRIVERS

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits †




TEST TABLE

| TEST AT ANY LOGIC INPUT | LOGIC INPUTS NOT UNDER TEST | ALL INHIBITOR INPUTS | OUTPUT 1Y or 2Y | OUTPUT 1Z or 2Z |
|-------------------------|-----------------------------|----------------------|-----------------|-----------------|
| $V_{IH(L)}$             | Open                        | $V_{IH(I)}$          | H (See Note 1)  | L (See Note 1)  |
| $V_{IL(L)}$             | $V_{CC+}$                   | $V_{IH(I)}$          | L (See Note 1)  | H (See Note 1)  |
| $I_{H(L)}$              | 4.5 V                       | $V_{IH(I)}$          | Gnd             | Gnd             |
| $I_{L(L)}$              | Gnd                         | $V_{IH(I)}$          | Gnd             | Gnd             |

- NOTES: 1. Low output represents the on state, high output represents the off state.  
2. Each input is tested separately.

FIGURE 16 -  $V_{IH(L)}$ ,  $V_{IL(L)}$ ,  $I_{H(L)}$ , and  $I_{L(L)}$



TEST TABLE

| TEST AT ANY INHIBITOR INPUT | ALL LOGIC INPUTS | INHIBITOR INPUTS NOT UNDER TEST | OUTPUT 1Y or 2Y | OUTPUT 1Z or 2Z |
|-----------------------------|------------------|---------------------------------|-----------------|-----------------|
| $V_{IH(I)}$                 | $V_{IH(L)}$      | Open                            | H (See Note 1)  | L (See Note 1)  |
|                             | $V_{IL(L)}$      | Open                            | L (See Note 1)  | H (See Note 1)  |
| $V_{IL(I)}$                 | $V_{IH(L)}$      | $V_{CC+}$                       | H (See Note 1)  | H (See Note 1)  |
|                             | $V_{IL(L)}$      | $V_{CC+}$                       | H (See Note 1)  | H (See Note 1)  |
| $I_{H(I)}$                  | Gnd              | 4.5 V                           | Gnd             | Gnd             |
| $I_{L(I)}$                  | Gnd              | Gnd                             | Gnd             | Gnd             |

- NOTES: 1. Low output represents the on state, high output represents the off state.  
2. Each input is tested separately.


FIGURE 17 -  $V_{IH(I)}$ ,  $V_{IL(I)}$ ,  $I_{H(I)}$ ,  $I_{L(I)}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION


d-c test circuits<sup>†</sup> (continued)



TEST TABLE

| TEST                |                               | LOGIC INPUTS       |                    | INHIBITOR INPUTS   |                    |
|---------------------|-------------------------------|--------------------|--------------------|--------------------|--------------------|
|                     |                               | 1A or 2A           | 1B or 2B           | 1C or 2C           | D                  |
| I <sub>O(on)</sub>  | at output<br>1Y or 2Y         | V <sub>IL(L)</sub> | V <sub>IL(L)</sub> | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  |
|                     |                               | V <sub>IL(L)</sub> | V <sub>I(H)</sub>  |                    |                    |
|                     |                               | V <sub>I(H)</sub>  | V <sub>IL(L)</sub> |                    |                    |
| I <sub>O(on)</sub>  | at output<br>1Z or 2Z         | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  |
| I <sub>O(off)</sub> | at output<br>1Y or 2 Y        | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  |
| I <sub>O(off)</sub> | at output<br>1Z or 2Z         | V <sub>IL(L)</sub> | V <sub>IL(L)</sub> | V <sub>I(H)</sub>  | V <sub>I(H)</sub>  |
|                     |                               | V <sub>IL(L)</sub> | V <sub>I(H)</sub>  |                    |                    |
|                     |                               | V <sub>I(H)</sub>  | V <sub>IL(L)</sub> |                    |                    |
| I <sub>O(off)</sub> | at output<br>1Y, 2Y, 1Z or 2Z | Either<br>state    | Either<br>state    | V <sub>IL(L)</sub> | V <sub>IL(L)</sub> |
|                     |                               |                    |                    | V <sub>IL(L)</sub> | V <sub>I(H)</sub>  |
|                     |                               |                    |                    | V <sub>I(H)</sub>  | V <sub>IL(L)</sub> |
|                     |                               |                    |                    | V <sub>I(H)</sub>  | V <sub>IL(L)</sub> |

FIGURE 18 — I<sub>O(on)</sub> and I<sub>O(off)</sub>



TEST TABLE


| TEST                  | ALL LOGIC INPUTS | ALL INHIBITOR INPUTS |
|-----------------------|------------------|----------------------|
| I <sub>CC+(on)</sub>  | Driver enabled   | V <sub>IL(L)</sub>   |
| I <sub>CC+(on)</sub>  | Driver enabled   | V <sub>I(H)</sub>    |
| I <sub>CC+(off)</sub> | Driver inhibited | V <sub>IL(L)</sub>   |
| I <sub>CC+(off)</sub> | Driver inhibited | V <sub>IL(L)</sub>   |

FIGURE 19 — I<sub>CC+</sub> and I<sub>CC-</sub>


<sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: 1. The pulse generators have the following characteristics:  $Z_{OUT} = 50 \Omega$ ,  $t_r = t_f = 10 \pm 5 \text{ ns}$ ,  $t_{p1} = 500 \text{ ns}$ ,  $\text{PRR} = 1 \text{ MHz}$ ,  $t_{p2} = 1 \text{ ms}$ ,  $\text{PRR} = 500 \text{ kHz}$ .
2.  $C_L$  includes probe and jig capacitance.
3. For simplicity, only one channel and the inhibitor connections are shown.

FIGURE 20—PROPAGATION DELAY TIMES

# TYPES SN55109, SN55110, SN75109, SN75110

## DUAL LINE DRIVERS

### TYPICAL CHARACTERISTICS




FIGURE 21




FIGURE 22

SN55109, SN75109  
SUPPLY CURRENT WITH DRIVER ENABLED




FIGURE 23

SN55110, SN75110  
SUPPLY CURRENT WITH DRIVER ENABLED




FIGURE 24

PROPAGATION DELAY TIME  
(LOGIC INPUTS)




FIGURE 25

PROPAGATION DELAY TIME  
(INHIBITOR INPUTS)




FIGURE 26

# TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

## TYPICAL APPLICATION DATA

### BASIC BALANCED-LINE TRANSMISSION SYSTEM

Series 55/75107A dual line circuits are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver-output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Cross-talk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately

$(30 + 1.3L)$  nanoseconds, where  $L$  is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.


Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:

$$V_{DIFF} \approx 1/2 I_{O(on)} \cdot R_T$$

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line-termination resistors ( $R_T$ ) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:


$$V_{DIFF} \approx I_{O(on)} \cdot R_T$$



### DATA-BUS OR PARTY-LINE SYSTEM

The strobe feature of the receivers and the inhibit feature of the drivers allow the Series 55/75107A dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and

receivers are disabled. Data is thus time-multiplexed on the transmission line. Series 55/75107A device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.



# TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

## TYPICAL APPLICATION DATA



### UNBALANCED OR SINGLE-LINE SYSTEMS

Series 55/75107A dual line circuits may also be used in unbalanced or single-line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environmental noise is not severe.

The receiver threshold level is established by applying a d-c reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal swing is symmetrical about it for maximum

noise margin. The reference voltage should be in the range of  $-3$  volts to  $+3$  volts. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

A single-ended output from a driver may be used in single-line systems. Coaxial or shielded line is preferred for minimum noise and cross-talk problems. For large signal swings, the high output current ( $12$  mA) of the SN55/75110 is recommended. Drivers may be paralleled for higher current. The unused driver output must be tied to ground.



## PRECAUTIONS IN THE USE OF SERIES 55/75107A LINE CIRCUITS

The following precautions should be observed when using or testing Series 55/75107A line circuits:

### (1) Drivers, SN55/75109 and SN55/75110


When only one driver in a package is being used, the outputs of the other driver must either be grounded or inhibited in order to prevent excess power dissipation.

### (2) Receivers, SN55/75107A and SN55/75108A

When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between  $-3$  volts and  $+3$  volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.

## INCREASING COMMON-MODE INPUT VOLTAGE RANGE OF RECEIVER

The SN55/75107A and SN55/75108A line receivers feature a common-mode input voltage range of  $\pm 3$  volts. This satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common-mode range can be extended by the use of external input attenuators. Common-mode input voltages can in this way be reduced to  $\pm 3$  volts at the receiver input terminals. Differential data signals will be reduced proportionately. Input sensitivity, input impedance, and delay times will be adversely affected.




For balanced, terminated lines,  
 $Z_0 = 2R_1 + 2R_2$

## SN55/75108A DOT-AND OUTPUT CONNECTIONS

The SN55/75108A line receivers feature an open-collector-output circuit that can be connected in the DOT-AND logic configuration with other SN55/75108A outputs, SN5401/7401 outputs, or other similar outputs. This allows a level of logic to be implemented without additional logic delay.

For rules for such DOT-AND connections, refer to the SN5401 or SN7401 data sheet.






- Diode-Protected Input Stage for Power-Off Condition
- Plug-In Replacement for SN55107A/SN75107A and SN55108A/SN75108A
- "B" Versions Available Only Upon Request

**description**

The essential difference between the "A" and "B" versions is shown in the following schematics of the input stage:



The input-protection diodes are useful in certain "party-line" systems which may have multiple  $V_{CC+}$  power supplies and, in which case, may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:



This would be a problem in specific systems which might possibly have the transmission lines biased to some potential greater than 1.4 volts. Since this is not a widespread application problem, both the "A" and "B" versions will be available. The ratings and characteristic specifications of the "B" versions are the same as those of the "A" versions. The "B" versions will only be supplied upon request.

It is necessary to use this data sheet in conjunction with the data sheet for SN55107A, SN55108A, SN75107A, and SN75108A dated February 1971.

# TYPES SN55113, SN55114, SN55115, SN75113, SN75114, SN75115 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

BULLETIN NO. DLS 7311910, SEPTEMBER 1973

## LINE CIRCUITS featuring

- Each Circuit Offers Choice of Open-Collector or Active Pull-Up (Totem-Pole) Outputs
- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL/DTL Compatibility

### additional features of SN55113 and SN75113 line drivers with three-state outputs

- High-Impedance Output State for Party-Line Applications
- Short-Circuit Protection
- High-Current Outputs
- Single-Ended or Differential AND/NAND Outputs
- Common and Individual Output Controls
- Clamp Diodes at Inputs
- Easily Adaptable to SN55114 and SN75114 Applications

### additional features of SN55114 and SN75114 line drivers

- Designed to be Interchangeable with Fairchild 9614 Line Drivers
- Short-Circuit Protection of Outputs
- High-Current Outputs
- Clamp Diodes at Inputs and Outputs to Terminate Line Transients
- Single-Ended or Differential AND/NAND Outputs
- Triple Inputs

### additional features of SN55115 and SN75115 line receivers

- Designed to be interchangeable with Fairchild 9615 Line Receivers
- $\pm 15$  V Common-Mode Input Voltage Range
- Optional-Use Built-In  $130\text{-}\Omega$  Line-Terminating Resistor
- Individual Frequency Response Controls
- Individual Channel Strobes

## CONTENTS

|  | PAGE |
|--|------|
| <b>SN55113, SN75113 Line Drivers</b>   |      |
| Description, Function Table, Schematic, and Maximum Ratings . . . . .                                | 4-27 |
| Recommended Operating Conditions and Electrical Characteristics . . . . .                            | 4-28 |
| Switching Characteristics and Parameter Measurement Information . . . . .                            | 4-29 |
| Typical Characteristics . . . . .  | 4-30 |
| <b>SN55114, SN75114 Line Drivers</b>   |      |
| Description, Function Table, Schematic, and Maximum Ratings . . . . .                                | 4-33 |
| Recommended Operating Conditions, Electrical Characteristics and Switching Characteristics . . . . . | 4-34 |
| Parameter Measurement Information and Typical Characteristics . . . . .                              | 4-35 |
| <b>SN55115, SN75115 Line Receivers</b>   |      |
| Description, Function Table, Schematic, and Maximum Ratings . . . . .                                | 4-37 |
| Recommended Operating Conditions, Electrical Characteristics . . . . .                               | 4-38 |
| Switching Characteristics, Parameter Measurement Information, and Typical Characteristics . . . . .  | 4-39 |
| Typical Application Data and Thermal Information . . . . .   | 4-43 |

# TYPES SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

## description


The SN55113 and SN75113 dual differential line drivers with three-state outputs are designed to provide all the features of the SN55114 and SN75114 line drivers with the added feature of driver output controls. There are individual controls for each output pair, as well as a common control for both output pairs. When an output control is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins.

| INPUTS         |      | OUTPUTS |   |
|----------------|------|---------|---|
| OUTPUT CONTROL | DATA | A       | B |
| C              | CC   | A       | B |
| L              | X    | X       | X |
| X              | L    | X       | X |
| H              | H    | L       | X |
| H              | H    | X       | L |
| H              | H    | H       | H |

H = high level, L = low level, X = irrelevant, Z = high impedance (off)  
 †B input and 4th line of function table applicable only to driver number 1.

## schematic




... V<sub>CC</sub> bus  
 Resistor values shown are nominal and in ohms.  
 † These components common to both drivers.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, V <sub>CC</sub> (see Note 1)                                      | 7 V            |
| Input voltage   | 5.5 V          |
| Off-state voltage applied to open-collector outputs                               | 12 V           |
| Continuous total dissipation at (or below) 70°C free-air temperature (see Note 2) | 600 mW         |
| Operating free-air temperature range: SN55113                                     | -55°C to 125°C |
| SN75113   | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J or SB package              | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

NOTES: 1. All voltage values are with respect to network ground terminal.  
 2. For operation of SN55113 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 43.

J OR N DUAL-IN-LINE PACKAGE  
 SB FLAT PACKAGE  
 (TOP VIEW)



# TYPES SN55113, SN75113

## DUAL DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

|                                       | SN55113 |     |     | SN75113 |     |      | UNIT |
|---------------------------------------|---------|-----|-----|---------|-----|------|------|
|                                       | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| Supply voltage, $V_{CC}$              | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| High-level output current, $I_{OH}$   |         |     | -40 |         |     | -40  | mA   |
| Low-level output current, $I_{OL}$    |         |     | 40  |         |     | 40   | mA   |
| Operating free-air temperature, $T_A$ | -55     |     | 125 | 0       |     | 70   | °C   |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER           |   | TEST CONDITIONS†   |   | SN55113   |          |      | SN75113   |          |      | UNIT          |               |
|---------------------|---|--|---|---|----------|------|-----------|----------|------|---------------|---------------|
|                     |   |  |   | MIN   | TYP‡     | MAX  | MIN       | TYP‡     | MAX  |               |               |
| $V_{IH}$            | High-level input voltage                        |  |   | 2   |          |      | 2         |          |      | V             |               |
| $V_{IL}$            | Low-level input voltage                         |  |   | 0.8   |          |      | 0.8       |          |      | V             |               |
| $V_I$               | Input clamp voltage                             | $V_{CC} = \text{MIN}$ ,<br>$I_I = -12 \text{ mA}$                  |   | -0.9 -1.5   |          |      | -0.9 -1.5 |          |      | V             |               |
| $V_{OH}$            | High-level output voltage                       | $V_{CC} = \text{MIN}$ ,<br>$V_{IL} = V_{IL \text{ max}}$           | $V_{IH} = V_{IH \text{ min}}$ ,<br>$I_{OH} = -10 \text{ mA}$<br>$I_{OH} = -40 \text{ mA}$ | 2.4   | 3.4      |      | 2.4       | 3.4      |      | V             |               |
| $V_{OL}$            | Low-level output voltage                        | $V_{CC} = \text{MIN}$ ,<br>$V_{IL} = V_{IL \text{ max}}$           | $V_{IH} = V_{IH \text{ min}}$ ,<br>$I_{OL} = 40 \text{ mA}$                               | 0.23 0.4  |          |      | 0.23 0.4  |          |      | V             |               |
| $V_O$               | Output clamp voltage                            | $V_{CC} = \text{MAX}$ ,<br>$I_O = -40 \text{ mA}$                  |   | -1.1 -1.5   |          |      | -1.1 -1.5 |          |      | V             |               |
| $I_{O(\text{off})}$ | Off-state open-collector output current         | $V_{CC} = \text{MAX}$  | $V_{OH} = 12 \text{ V}$   | $T_A = 25^\circ \text{C}$                                   | 1 10     |      |           |          |      |               | $\mu\text{A}$ |
|                     |   |  |   | $T_A = 125^\circ \text{C}$                                  |          |      |           | 200      |      |               |               |
|                     |   |  | $V_{OH} = 5.25 \text{ V}$   | $T_A = 25^\circ \text{C}$                                   |          |      |           | 1 10     |      |               |               |
| $I_{OZ}$            | Off-state (high-impedance-state) output current | $V_{CC} = \text{MAX}$ ,<br>Output controls at $V_{IL \text{ max}}$ | $T_A = \text{MAX}$  | $T_A = 25^\circ \text{C}$ ,<br>$V_O = 0 \text{ to } V_{CC}$ | $\pm 10$ |      |           | $\pm 10$ |      |               | $\mu\text{A}$ |
|                     |   |  |   | $V_O = 0$   | -150     |      |           | -20      |      |               |               |
|                     |   |  |   | $V_O = 0.4 \text{ V}$                                       | $\pm 80$ |      |           | $\pm 20$ |      |               |               |
|                     |   |  |   | $V_O = 2.4 \text{ V}$                                       | $\pm 80$ |      |           | $\pm 20$ |      |               |               |
| $I_I$               | Input current at maximum input voltage          | A, B, C  | $V_{CC} = \text{MAX}$ ,<br>$V_I = 5.5 \text{ V}$  | 1   |          |      | 1         |          |      | mA            |               |
|                     |   | CC   |   | 2   |          |      | 2         |          |      |               |               |
| $I_{IH}$            | High-level input current                        | A, B, C  | $V_{CC} = \text{MAX}$ ,<br>$V_I = 2.4 \text{ V}$  | 40  |          |      | 40        |          |      | $\mu\text{A}$ |               |
|                     |   | CC   |   | 80  |          |      | 80        |          |      |               |               |
| $I_{IL}$            | Low-level input current                         | A, B, C  | $V_{CC} = \text{MAX}$ ,<br>$V_I = 0.4 \text{ V}$  | -1.6  |          |      | -1.6      |          |      | mA            |               |
|                     |   | CC   |   | -3.2  |          |      | -3.2      |          |      |               |               |
| $I_{OS}$            | Short-circuit output current§                   |  | $V_{CC} = \text{MAX}$ ,<br>$V_O = 0$  | -40   | -90      | -120 | -40       | -90      | -120 | mA            |               |
| $I_{CC}$            | Supply current (both drivers)                   |  | All inputs at 0 V, No load,<br>$T_A = 25^\circ \text{C}$                                  | $V_{CC} = \text{MAX}$                                       |          |      | 47 65     |          |      | mA            |               |
|                     |   |  |   | $V_{CC} = 7 \text{ V}$                                      |          |      | 65 85     |          |      |               |               |

† All parameters with the exception of off-state open-collector output current, are measured with the active pull-up connected to the sink output.

‡ All typical values are at  $T_A = 25^\circ \text{C}$  and  $V_{CC} = 5 \text{ V}$ , with the exception of  $I_{CC}$  at 7 V.

§ Only one output should be shorted at a time.

# TYPES SN55113, SN75113

## DUAL DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 30\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST CONDITIONS                    | SN55113 |     | SN75113 |     | UNIT |
|--|------------------------------------|---------|-----|---------|-----|------|
|  |                                    | MIN     | TYP | MAX     | MIN |      |
| $t_{PLH}$ Propagation delay time, low-to-high-level output | See Figure 1                       | 13      | 20  | 13      | 30  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |                                    | 12      | 20  | 12      | 30  | ns   |
| $t_{ZH}$ Output enable time to high level                  | $R_L = 180\ \Omega$ , See Figure 2 | 7       | 15  | 7       | 20  | ns   |
| $t_{ZL}$ Output enable time to low level                   | $R_L = 250\ \Omega$ , See Figure 3 | 14      | 30  | 14      | 40  | ns   |
| $t_{HZ}$ Output disable time from high level               | $R_L = 180\ \Omega$ , See Figure 2 | 10      | 20  | 10      | 30  | ns   |
| $t_{LZ}$ Output disable time from low level                | $R_L = 250\ \Omega$ , See Figure 3 | 17      | 35  | 17      | 35  | ns   |

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1— $t_{PLH}$  and  $t_{PHL}$




FIGURE 2— $t_{ZH}$  and  $t_{HZ}$




FIGURE 3— $t_{ZL}$  and  $t_{LZ}$

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50\ \Omega$ ,  $PRR = 500\text{ kHz}$ ,  $t_w = 100\text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.

# TYPES SN55113, SN75113

## DUAL DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### TYPICAL CHARACTERISTICS†




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9

†Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

# TYPES SN55113, SN75113

## DUAL DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### TYPICAL CHARACTERISTICS†

OUTPUT VOLTAGE  
vs  
FREE-AIR TEMPERATURE




FIGURE 10

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 11

LOW-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 12

SUPPLY CURRENT  
(BOTH DRIVERS)  
vs  
SUPPLY VOLTAGE








FIGURE 13

† Data for temperature below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

# TYPES SN55113, SN75113

## DUAL DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### TYPICAL CHARACTERISTICS†



†Data for temperature below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.



# TYPES SN55114, SN75114 DUAL DIFFERENTIAL LINE DRIVERS

## description


The SN55114 and SN75114 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted-pair at normal line impedances, without high power dissipation. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins. Since the output stages provide TTL compatible output levels, these devices may also be used as TTL expanders or phase splitters.

FUNCTION TABLE


| INPUTS                       |   |   | OUTPUTS |   |
|------------------------------|---|---|---------|---|
| A                            | B | C | Y       | Z |
| H                            | H | H | H       | L |
| ALL OTHER INPUT COMBINATIONS |   |   | L       | H |

H = high level, L = low level

J OR N DUAL-IN-LINE PACKAGE  
SB FLAT PACKAGE  
(TOP VIEW)



## schematic (each driver)



† These components common to both drivers.  
Resistor values shown are nominal and in ohms.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 7 V            |
| Input voltage   | 5.5 V          |
| Off-state voltage applied to open-collector outputs                               | 12 V           |
| Continuous total dissipation at (or below) 70°C free-air temperature (see Note 2) | 600 mW         |
| Operating free-air temperature range: SN55114                                     | -55°C to 125°C |
| SN75114   | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J or SB package              | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation of SN55114 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 43.

# TYPES SN55114, SN75114

## DUAL DIFFERENTIAL LINE DRIVERS

### recommended operating conditions

|                                       | SN55114 |     |     | SN75114 |     |      | UNIT |
|---------------------------------------|---------|-----|-----|---------|-----|------|------|
|                                       | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| Supply voltage, $V_{CC}$              | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| High-level output current, $I_{OH}$   |         |     | -40 |         |     | -40  | mA   |
| Low-level output current, $I_{OL}$    |         |     | 40  |         |     | 40   | mA   |
| Operating free-air temperature, $T_A$ | -55     |     | 125 | 0       |     | 70   | °C   |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS†   | SN55114   |      |      | SN75114 |      |      | UNIT          |
|---|--|---|------|------|---------|------|------|---------------|
|   |  | MIN   | TYP‡ | MAX  | MIN     | TYP‡ | MAX  |               |
| $V_{IH}$ High-level input voltage                           |  | 2   |      |      | 2       |      |      | V             |
| $V_{IL}$ Low-level input voltage                            |  |   |      |      | 0.8     |      |      |               |
| $V_I$ Input clamp voltage                                   | $V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$   | -0.9  |      | -1.5 | -0.9    |      | -1.5 | V             |
| $V_{OH}$ High-level output voltage                          | $V_{CC} = \text{MIN}$ , $V_{IH} = V_{IH \text{ min}}$ , $I_{OH} = -10 \text{ mA}$                                | 2.4   | 3.4  |      | 2.4     | 3.4  |      | V             |
|   | $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -40 \text{ mA}$  | 2   | 3.0  |      | 2       | 3.0  |      |               |
| $V_{OL}$ Low-level output voltage                           | $V_{CC} = \text{MIN}$ , $V_{IH} = V_{IH \text{ min}}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OL} = 40 \text{ mA}$ | 0.2   | 0.4  |      | 0.2     | 0.45 |      | V             |
|   | $V_{CC} = \text{MAX}$ , $I_O = 40 \text{ mA}$ , $T_A = 25^\circ\text{C}$   | 6.1   | 6.5  |      | 6.1     | 6.5  |      |               |
| $V_O$ Output clamp voltage                                  | $V_{CC} = \text{MAX}$ , $I_O = -40 \text{ mA}$ , $T_A = 25^\circ\text{C}$  | -1.1  | -1.5 |      | -1.1    | -1.5 |      | V             |
|   | $V_{CC} = \text{MAX}$  |   |      |      |         |      |      |               |
| $I_{O(\text{off})}$ Off-state open-collector output current | $V_{CC} = \text{MAX}$  | $V_{OH} = 12 \text{ V}$ , $T_A = 25^\circ\text{C}$    | 1    | 100  |         |      |      | $\mu\text{A}$ |
|   |  | $V_{OH} = 5.25 \text{ V}$ , $T_A = 125^\circ\text{C}$ |      | 200  |         |      |      |               |
|   |  | $V_{OH} = 5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$  |      |      | 1       | 100  |      |               |
| $I_I$ Input current at maximum input voltage                | $V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$  |   |      | 1    |         |      | 1    | mA            |
| $I_{IH}$ High-level input current                           | $V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$  |   |      | 40   |         |      | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current                            | $V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$  | -1.1  | -1.6 |      | -1.1    | -1.6 |      | mA            |
| $I_{OS}$ Short-circuit output current§                      | $V_{CC} = \text{MAX}$ , $V_O = 0$  | -40   | -90  | -120 | -40     | -90  | -120 | mA            |
| $I_{CC}$ Supply current (both drivers)                      | Inputs grounded, No load, $T_A = 25^\circ\text{C}$   | $V_{CC} = \text{MAX}$                                 | 37   | 50   |         | 37   | 50   | mA            |
|   |  | $V_{CC} = 7 \text{ V}$                                | 47   | 65   |         | 47   | 70   |               |

† All parameters, with the exception of off-state open-collector output current, are measured with the active pull-up connected to the sink output.

‡ All typical values are at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5 \text{ V}$ , with the exception of  $I_{CC}$  at  $7 \text{ V}$ .


§ Only one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$


| PARAMETER  | TEST CONDITIONS         | SN55114 |     |     | SN75114 |     |     | UNIT |
|--|-------------------------|---------|-----|-----|---------|-----|-----|------|
|  |                         | MIN     | TYP | MAX | MIN     | TYP | MAX |      |
| $t_{PLH}$ Propagation delay time, low-to-high-level output | $C_L = 30 \text{ pF}$ , | 15      | 20  |     | 15      | 30  |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output | See Figure 18           | 11      | 20  |     | 11      | 30  |     |      |

# TYPES SN55114, SN75114 DUAL DIFFERENTIAL LINE DRIVERS

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $\tau_w = 100$  ns, PRR = 500 kHz.  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 18—PROPAGATION DELAY TIMES  
TYPICAL CHARACTERISTICS†




FIGURE 19




FIGURE 20




FIGURE 21




FIGURE 22

†Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.

# TYPES SN55114, SN75114

## DUAL DIFFERENTIAL LINE DRIVERS

### TYPICAL CHARACTERISTICS†




FIGURE 23




FIGURE 24




FIGURE 25




FIGURE 26




FIGURE 27


†Data for temperatures below 0°C and above 70°C are applicable to SN55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.

# TYPES SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS

## description

The SN55115 and SN75115 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The open-collector output configuration permits the wire-AND connection with similar outputs (such as SN5401/SN7401 TTL gates or other SN55115/SN75115 line receivers). This permits a level of logic to be implemented without extra delay. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, 1YS and 2YS, and the corresponding active pull-up terminals, 1YP and 2YP, available on adjacent package pins. The frequency response of each channel may be easily controlled by a single external capacitor to provide immunity to differential noise spikes. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level.

J OR N DUAL-IN-LINE PACKAGE  
SB FLAT PACKAGE  
(TOP VIEW)




FUNCTION TABLE

| STROBE | DIFF INPUT | OUTPUT |
|--------|------------|--------|
| L      | X          | H      |
| H      | L          | H      |
| H      | H          | L      |

H =  $V_I \geq V_{IH\ min}$  or  $V_{ID}$  more positive than  $V_{TH\ max}$   
 L =  $V_I < V_{IL\ max}$  or  $V_{ID}$  more negative than  $V_{TL\ max}$   
 X = irrelevant

## schematic (each receiver)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 7 V            |
| Input voltage at A, B, and $R_T$ inputs   | $\pm 25$ V     |
| Input voltage at strobe input   | 5.5 V          |
| Off-state voltage applied to open-collector outputs                               | 14 V           |
| Continuous total dissipation at (or below 70°C free-air temperature (see Note 2)) | 600 mW         |
| Operating free-air temperature range: SN55115                                     | -55°C to 125°C |
| SN75115   | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J or SB package              | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
 2. For operation of SN55115 above 70°C free-air temperature refer to Dissipation Derating Curve, Figure 43.

# TYPES SN55115, SN75115

## DUAL DIFFERENTIAL LINE RECEIVERS

### recommended operating conditions

|                                       | SN55115 |     |     | SN75115 |     |      | UNIT |
|---------------------------------------|---------|-----|-----|---------|-----|------|------|
|                                       | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| Supply voltage, $V_{CC}$              | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| High-level output current, $I_{OH}$   |         |     | -5  |         |     | -5   | mA   |
| Low-level output current, $I_{OL}$    |         |     | 15  |         |     | 15   | mA   |
| Operating free-air temperature, $T_A$ | -55     |     | 125 | 0       |     | 70   | °C   |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER        | TEST CONDITIONS†   | SN55115  |                  |       | SN75115          |                  |       | UNIT          |               |          |
|------------------|--|--|------------------|-------|------------------|------------------|-------|---------------|---------------|----------|
|                  |  | MIN  | TYP‡             | MAX   | MIN              | TYP‡             | MAX   |               |               |          |
| $V_{TH}$ §       | Differential input high-threshold voltage<br>$V_O = 0.4$ V, $I_{OL} = 15$ mA, $V_{IC} = 0$                   |  |                  | 500   |                  |                  | 500   | mV            |               |          |
| $V_{TL}$ §       | Differential input low-threshold voltage<br>$V_O = 2.4$ V, $I_{OH} = -5$ mA, $V_{IC} = 0$                    |  |                  | -500  |                  |                  | -500  | mV            |               |          |
| $V_{ICR}$        | Common-mode input voltage range<br>$V_{ID} = \pm 1$ V  | +15<br>to<br>-15   | +24<br>to<br>-19 |       | +15<br>to<br>-15 | +24<br>to<br>-19 |       | V             |               |          |
| $V_{IH(strobe)}$ | High-level strobe input voltage  |  |                  | 2.4   |                  |                  | 2.4   | V             |               |          |
| $V_{IL(strobe)}$ | Low-level strobe input voltage   |  |                  |       |                  |                  | 0.4   | V             |               |          |
| $V_{OH}$         | High-level output voltage<br>$V_{CC} = \text{MIN}$ , $V_{ID} = -0.5$ V,<br>$I_{OH} = -5$ mA                  | $T_A = \text{MIN}$   |                  | 2.2   |                  |                  | 2.4   | V             |               |          |
|                  |  | $T_A = 25^\circ\text{C}$   |                  | 2.4   | 3.4              |                  | 2.4   |               | 3.4           |          |
|                  |  | $T_A = \text{MAX}$   |                  | 2.4   |                  |                  | 2.4   |               |               |          |
| $V_{OL}$         | Low-level output voltage<br>$V_{CC} = \text{MIN}$ , $V_{ID} = 0.5$ V,<br>$I_{OL} = 15$ mA                    |  |                  | 0.22  | 0.4              |                  | 0.22  | 0.45          | V             |          |
|                  |  |  |                  |       |                  |                  |       |               |               |          |
| $I_{IL}$         | Low-level input current<br>$V_{CC} = \text{MAX}$ , $V_I = 0.4$ V,<br>Other Input at 5.5 V                    | $T_A = \text{MIN}$   |                  |       |                  |                  | -0.9  | mA            |               |          |
|                  |  | $T_A = 25^\circ\text{C}$   |                  |       | -0.5             | -0.7             |       |               | -0.5          | -0.7     |
|                  |  | $T_A = \text{MAX}$   |                  |       |                  |                  | -0.7  |               |               | -0.7     |
| $I_{SH}$         | High-level strobe current<br>$V_{CC} = \text{MIN}$ , $V_{ID} = -0.5$ V,<br>$V_{strobe} = 4.5$ V              | $T_A = 25^\circ\text{C}$   |                  |       |                  |                  | 2     | 5             | $\mu\text{A}$ |          |
|                  |  | $T_A = \text{MAX}$   |                  |       |                  |                  | 5     | 10            |               |          |
| $I_{SL}$         | Low-level strobe current<br>$V_{CC} = \text{MAX}$ , $V_{ID} = 0.5$ V,<br>$V_{strobe} = 0.4$ V                |  |                  | -1.15 | -2.4             |                  | -1.15 | -2.4          | mA            |          |
| $I_4, I_{12}$    | Response-time-control current (Pin 4 or Pin 12)<br>$V_{CC} = \text{MAX}$ , $V_{ID} = 0.5$ V,<br>$V_{RC} = 0$ |  |                  | -1.2  | -3.4             |                  | -1.2  | -3.4          | mA            |          |
| $I_{O(off)}$     | Off-state open-collector output current<br>$V_{CC} = \text{MIN}$ , $V_{OH} = 12$ V,<br>$V_{ID} = -4.5$ V     | $T_A = 25^\circ\text{C}$   |                  |       |                  |                  | 100   | $\mu\text{A}$ |               |          |
|                  |  | $T_A = \text{MAX}$   |                  |       |                  |                  | 200   |               |               |          |
|                  |  | $V_{CC} = \text{MIN}$ , $V_{OH} = 5.25$ V,<br>$V_{ID} = -4.75$ V |                  |       |                  |                  |       |               | 100           |          |
|                  |  | $T_A = \text{MAX}$   |                  |       |                  |                  |       |               | 200           |          |
| $R_T$            | Line-terminating resistance<br>$V_{CC} = 5$ V  |  |                  | 77    | 130              | 167              | 74    | 130           | 179           | $\Omega$ |
| $I_{OS}$         | Short-circuit output current<br>$V_{CC} = \text{MAX}$ , $V_O = 0$ ,<br>$V_{ID} = -0.5$ V                     |  |                  | -15   | -40              | -80              | -14   | -40           | -100          | mA       |
| $I_{CC}$         | Supply current (both receivers)<br>$V_{CC} = \text{MAX}$ , $V_{ID} = 0.5$ V,<br>$V_{IC} = 0$                 |  |                  |       | 32               | 50               |       | 32            | 50            | mA       |

† Unless otherwise noted  $V_{strobe} = 2.4$  V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.

‡ All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ , and  $V_{IC} = 0$ .


§ Differential voltages are at the B input terminal with respect to the A input terminal.

# TYPES SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS


switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 30\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST CONDITIONS                            | SN55115 |     |     | SN75115 |     |     | UNIT |
|--|--|---------|-----|-----|---------|-----|-----|------|
|  |  | MIN     | TYP | MAX | MIN     | TYP | MAX |      |
| $t_{PLH}$ Propagation delay time, low-to-high-level output | $R_L = 3.9\text{ k}\Omega$ , See Figure 28 |         | 18  | 50  | 18      | 75  |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output | $R_L = 390\ \Omega$ , See Figure 28        |         | 20  | 50  | 20      | 75  |     | ns   |

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50\ \Omega$ ,  $PRR = 500\text{ kHz}$ ,  $t_w = 100\text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 28—PROPAGATION DELAY TIMES

## TYPICAL CHARACTERISTICS†

INPUT CURRENT  
vs  
INPUT VOLTAGE




FIGURE 29

†Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55115 circuits only.

# TYPES SN55115, SN75115

## DUAL DIFFERENTIAL LINE RECEIVERS

### TYPICAL CHARACTERISTICS†




FIGURE 30




FIGURE 31




FIGURE 32




FIGURE 33

†Data for temperatures below  $0^{\circ}\text{C}$  and above  $70^{\circ}\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.



# TYPES SN55115, SN75115 DUAL DIFFERENTIAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS†




FIGURE 34




FIGURE 35




FIGURE 36








FIGURE 37

†Data for temperatures below  $0^\circ\text{C}$  and above  $70^\circ\text{C}$  and for supply voltages below  $4.75\text{ V}$  and above  $5.25\text{ V}$  are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

# TYPES SN55115, SN75115

## DUAL DIFFERENTIAL LINE RECEIVERS


### TYPICAL CHARACTERISTICS†



†Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

# TYPES SN55113, SN55114, SN55115, SN75113, SN75114, SN75115 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

## TYPICAL APPLICATION DATA



† A capacitor may be connected in series with  $Z_O$  to reduce power dissipation.

FIGURE 42—BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION

## THERMAL INFORMATION




FIGURE 43

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

**LINE CIRCUITS**

- Designed for Digital Data Transmission over Coaxial Cable, Strip Line, or Twisted Pair
- Designed for Operation with 50-Ω to 500-Ω Transmission Lines
- TTL Compatible with Single 5-V Supply


**additional features of SN55121, SN75121  
line drivers**

- Plug-In Replacement for Signetics 8T13
- 2.4-V Output at  $I_{OH} = -75$  mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- High Speed . . . Maximum Propagation Delay Time = 20 ns


**additional features of SN55122, SN75122  
line receivers**

- Plug-In Replacement for Signetics 8T14
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Fanout to 10 Series 54/74 Standard Loads

SN55121, SN75121  
J O R N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



SN55122, SN75122  
J O R N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



**description**

The SN55121, SN75121 dual line drivers and the SN55122, SN75122 triple line receivers are designed for digital data transmission over lines having impedances from 50 to 500 ohms. They are also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN55121, SN75121 will drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network which turns on when the output voltage drops below approximately 1.5 volts. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN55122, SN75122 have receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. The high impedance of this input presents a minimum load to the driver and allows termination of the transmission line in its characteristic impedance to minimize line reflection. An open line will affect the receiver input as would a low-level input voltage and the receiver input can withstand a level of -0.15 volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs which, if both are high, will hold the output low. The third receiver has only an A input which, if high, will hold the output low.

# TYPES SN55121, SN55122, SN75121, SN75122 DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

SN55121, SN75121 FUNCTION TABLE

| INPUTS                       |   |   |   |   |   | OUTPUT |
|------------------------------|---|---|---|---|---|--------|
| A                            | B | C | D | E | F | Y      |
| H                            | H | H | H | X | X | H      |
| X                            | X | X | X | H | H | H      |
| ALL OTHER INPUT COMBINATIONS |   |   |   |   |   | L      |


H = high level  
L = low level  
X = irrelevant

SN55122, SN75122 FUNCTION TABLE


| INPUTS |                |   |   | OUTPUT |
|--------|----------------|---|---|--------|
| A      | B <sup>†</sup> | R | S | Y      |
| H      | H              | X | X | L      |
| X      | X              | L | H | L      |
| L      | X              | H | X | H      |
| L      | X              | X | L | H      |
| X      | L              | H | X | H      |
| X      | L              | X | L | H      |


<sup>†</sup>B input and last two lines of the function table are applicable to receivers 1 and 2 only.

## SN55121, SN75121 schematic (each driver)



## SN55122, SN75122 schematic (each receiver)



 . . . VCC bus

<sup>†</sup>B input is provided for receivers 1 and 2 only.  
Resistor values shown are nominal.

# TYPES SN55121, SN55122, SN75121, SN75122

## DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

### SN55121, SN75121 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 6 V            |
| Input voltage   | 6 V            |
| Output voltage  | 6 V            |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) | 800 mW         |
| Operating free-air temperature range: SN55121                                     | -55°C to 125°C |
| SN75121   | 0°C to 75°C    |
| Lead temperature 1/16 inch from case for 60 seconds: J package                    | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

### SN55121, SN75121 recommended operating conditions

|   | MIN  | NOM | MAX  | UNIT |
|---|------|-----|------|------|
| Supply voltage, $V_{CC}$                        | 4.75 | 5   | 5.25 | V    |
| High-level output current, $I_{OH}$             |      |     | -75  | mA   |
| Operating free-air temperature, $T_A$ : SN55121 | -55  |     | 125  | °C   |
| SN75121   | 0    |     | 75   | °C   |

### SN55121, SN75121 electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ (unless otherwise noted)

| PARAMETER    |                              | TEST CONDITIONS  | MIN  | MAX  | UNIT          |
|--------------|------------------------------|--|------|------|---------------|
| $V_{IH}$     | High-level input voltage     |  | 2    |      | V             |
| $V_{IL}$     | Low-level input voltage      |  |      | 0.8  | V             |
| $V_I$        | Input clamp voltage          | $V_{CC} = 5 \text{ V}$ , $I_I = -12 \text{ mA}$  |      | -1.5 | V             |
| $V_{(BR)I}$  | Input breakdown voltage      | $V_{CC} = 5 \text{ V}$ , $I_I = 10 \text{ mA}$   | 5.5  |      | V             |
| $V_{OH}$     | High-level output voltage    | $V_{IH} = 2 \text{ V}$ , $I_{OH} = -75 \text{ mA}$ , See Note 3  | 2.4  |      | V             |
| $I_{OH}$     | High-level output current    | $V_{CC} = 5 \text{ V}$ , $V_{IH} = 4.5 \text{ V}$ , $V_{OH} = 2 \text{ V}$ , $T_A = 25^\circ\text{C}$ , See Note 3 | -100 | -250 | mA            |
| $I_{OL}$     | Low-level output current     | $V_{IL} = 0.8 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$ , See Note 3   |      | -800 | $\mu\text{A}$ |
| $I_{O(off)}$ | Off-state output current     | $V_{CC} = 0$ , $V_O = 3 \text{ V}$   |      | 500  | mA            |
| $I_{IH}$     | High-level input current     | $V_I = 4.5 \text{ V}$  |      | 40   | $\mu\text{A}$ |
| $I_{IL}$     | Low-level input current      | $V_I = 0.4 \text{ V}$  | -0.1 | -1.6 | mA            |
| $I_{OS}$     | Short-circuit output current | $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$  |      | -30  | mA            |
| $I_{CCH}$    | Supply current, outputs high | $V_{CC} = 5.25 \text{ V}$ , All inputs at 2 V, Outputs open  |      | 28   | mA            |
| $I_{CCL}$    | Supply current, outputs low  | $V_{CC} = 5.25 \text{ V}$ , All inputs at 0.8 V, Outputs open  |      | 60   | mA            |

### SN55121, SN75121 switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

| PARAMETER |  | TEST CONDITIONS                               | MIN | TYP | MAX | UNIT |
|-----------|--|---|-----|-----|-----|------|
| $t_{PLH}$ | Propagation delay time, low-to-high-level output | $R_L = 37 \Omega$ , $C_L = 15 \text{ pF}$ ,   |     | 11  | 20  | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output | See Figure 1                                  |     | 8   | 20  |      |
| $t_{PLH}$ | Propagation delay time, low-to-high-level output | $R_L = 37 \Omega$ , $C_L = 1000 \text{ pF}$ , |     | 22  | 50  | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output | See Figure 1                                  |     | 20  | 50  |      |

- NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 3.  
 3. The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

# TYPES SN55121, SN55122, SN75121, SN75122

## DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

**SN55122, SN75122 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 6 V            |
| Input voltage: R input  | 6 V            |
| A, B, or S input  | 5.5 V          |
| Output voltage  | 6 V            |
| Output current  | $\pm 100$ mA   |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) | 800 mW         |
| Operating free-air temperature range: SN55122                                     | -55°C to 125°C |
| SN75122   | 0°C to 75°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                    | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

**SN55122, SN75122 recommended operating conditions**

|   | MIN  | NOM | MAX  | UNIT    |
|---|------|-----|------|---------|
| Supply voltage, $V_{CC}$                        | 4.75 | 5   | 5.25 | V       |
| High-level output current, $I_{OH}$             |      |     | -500 | $\mu$ A |
| Low-level output current, $I_{OL}$              |      |     | 16   | mA      |
| Operating free-air temperature, $T_A$ : SN55122 | -55  |     | 125  | °C      |
| SN75122   | 0    |     | 75   | °C      |

**SN55122, SN75122 electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 4.75$  V to 5.25 V (unless otherwise noted)**

| PARAMETER         |   | TEST CONDITIONS | MIN                               | TYP                     | MAX                      | UNIT |         |    |
|-------------------|---|-----------------|-----------------------------------|-------------------------|--------------------------|------|---------|----|
| $V_{IH}$          | High-level input voltage                  | A, B, R, or S   | 2                                 |                         |                          | V    |         |    |
| $V_{IL}$          | Low-level input voltage                   | A, B, R, or S   |                                   |                         | 0.8                      | V    |         |    |
| $V_{T+} - V_{T-}$ | Hysteresis <sup>†</sup>                   | R               | $V_{CC} = 5$ V,                   | $T_A = 25^\circ$ C      | 0.3                      | 0.6  | V       |    |
| $V_I$             | Input clamp voltage                       | A, B, or S      | $V_{CC} = 5$ V,                   | $I_I = -12$ mA          |                          | -1.5 | V       |    |
| $V_{(BR)I}$       | Input breakdown voltage                   | A, B, or S      | $V_{CC} = 5$ V,                   | $I_I = 10$ mA           | 5.5                      |      | V       |    |
| $V_{OH}$          | High-level output voltage                 |                 | $V_{IH} = 0$ V,                   | $V_{IL} = 0.8$ V,       | $I_{OH} = -500$ $\mu$ A, |      | V       |    |
|                   |   |                 | See Note 3                        |                         |                          | 2.6  |         |    |
|                   |   |                 | $V_{I(A)} = 0$ V,                 | $V_{I(B)} = 0$ V,       | $V_{I(S)} = 2$ V,        |      |         |    |
|                   |   |                 | $V_{I(R)} = 1.45$ V (See Note 4), | $I_{OH} = -500$ $\mu$ A |                          | 2.6  |         |    |
| $V_{OL}$          | Low-level output voltage                  |                 | $V_{IH} = 2$ V,                   | $V_{IL} = 0.8$ V,       | $I_{OL} = 16$ mA,        |      | 0.4     |    |
|                   |   |                 | See Note 3                        |                         |                          | 0.4  | V       |    |
|                   |   |                 | $V_{I(A)} = 0$ V,                 | $V_{I(B)} = 0$ V,       | $V_{I(S)} = 2$ V,        |      |         |    |
|                   |   |                 | $V_{I(R)} = 1.45$ V (See Note 5), | $I_{OL} = 16$ mA        |                          | 0.4  |         |    |
| $I_{IH}$          | High-level input current                  | A, B, or S      | $V_I = 4.5$ V                     |                         |                          | 40   | $\mu$ A |    |
|                   |   | R               | $V_I = 3.8$ V                     |                         |                          | 170  |         |    |
| $I_{IL}$          | Low-level input current                   | A, B, or S      | $V_I = 0.4$ V                     |                         |                          | -0.1 | -1.6    | mA |
| $I_{OS}$          | Short-circuit output current <sup>‡</sup> |                 | $V_{CC} = 5$ V,                   | $T_A = 25^\circ$ C      | -50                      | -100 | mA      |    |
| $I_{CC}$          | Supply current                            |                 | $V_{CC} = 5.25$ V                 |                         |                          | 72   | mA      |    |

<sup>†</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 5.

<sup>‡</sup>Not more than one output should be shorted at a time.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 3.

3. The output voltage limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

4. Receiver input was at a high level immediately before being reduced to 1.45 V.

5. Receiver input was at a low level immediately before being raised to 1.45 V.

# TYPES SN55121, SN55122, SN75121, SN75122

## DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

SN55122, SN75122 switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER   | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-----------------|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output from R input | See Figure 2    |     | 20  | 30  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output from R input |                 |     | 20  | 30  |      |

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1—SN55121, SN75121 SWITCHING TIMES





FIGURE 2—SN55122, SN75122 SWITCHING TIMES

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50\ \Omega$ ,  $t_w = 200\text{ ns}$ , duty cycle = 50%.  
B.  $C_L$  includes probe and jig capacitance.

### THERMAL INFORMATION

#### DISSIPATION DERATING CURVE




FIGURE 3



# TYPES SN55121, SN55122, SN75121, SN75122 DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

## TYPICAL CHARACTERISTICS

SN55121, SN75121  
OUTPUT CURRENT  
vs  
OUTPUT VOLTAGE




FIGURE 4

SN55122, SN75122  
OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




FIGURE 5

## TYPICAL APPLICATION DATA





FIGURE 6—SINGLE-ENDED PARTY LINE CIRCUITS



The high gain and built-in hysteresis of the SN55122 and SN75122 line receivers enable them to be used as Schmitt triggers in squaring up pulses.

FIGURE 7—PULSE SQUARING

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

**LINE CIRCUITS**

- Meet IBM System 360 Input/Output Interface Specifications
- Operate from Single 5-V Supply
- TTL Compatible


**additional features of SN75123 line driver**

- Plug-In Replacement for Signetics 8T23
- 3.11-V Output at  $I_{OH} = -59.3 \text{ mA}$
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration


**additional features of SN75124 line receiver**

- Plug-In Replacement for Signetics 8T24
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility

**SN75123  
J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)**



**SN75124  
J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)**



**description**

The SN75123 dual line driver and the SN75124 triple line receiver are both specifically designed to meet the input/output interface specifications for IBM System 360. They are also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN75123 will drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network which turns on when the output voltage drops below approximately 1.5 volts. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN75124 has receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. An open line will affect the receiver input as would a low-level input voltage and the receiver input can withstand a level of  $-0.15$  volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs which, if both are high, will hold the output low. The third receiver has only an A input which, if high, will hold the output low.

# TYPES SN75123, SN75124 DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

SN75123 FUNCTION TABLE

| INPUTS                       |   |   |   |   |   | OUTPUT |
|------------------------------|---|---|---|---|---|--------|
| A                            | B | C | D | E | F | Y      |
| H                            | H | H | H | X | X | H      |
| X                            | X | X | X | H | H | H      |
| ALL OTHER INPUT COMBINATIONS |   |   |   |   |   | L      |


H = high level  
L = low level  
X = irrelevant

SN75124 FUNCTION TABLE


| INPUTS |                |   |   | OUTPUT |
|--------|----------------|---|---|--------|
| A      | B <sup>†</sup> | R | S | Y      |
| H      | H              | X | X | L      |
| X      | X              | L | H | L      |
| L      | X              | H | X | H      |
| L      | X              | X | L | H      |
| X      | L              | H | X | H      |
| X      | L              | X | L | H      |

<sup>†</sup>B input and last two lines of the function table are applicable to receivers 1 and 2 only.

SN75123 schematic (each driver)



SN75124 schematic (each receiver)



. . . VCC bus

†B input is provided on receivers 1 and 2 only  
Resistor values shown are nominal

# TYPES SN75123, SN75124

## DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

### SN75123 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                |
|--|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)                          | 7 V            |
| Input voltage  | 5.5 V          |
| Output voltage   | 7 V            |
| Continuous total dissipation                                   | 800 mW         |
| Operating free-air temperature range                           | 0°C to 75°C    |
| Storage temperature range                                      | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package | 260°C          |

### SN75123 recommended operating conditions

|                                       | MIN  | NOM | MAX  | UNIT |
|---------------------------------------|------|-----|------|------|
| Supply voltage, $V_{CC}$              | 4.75 | 5   | 5.25 | V    |
| High-level output current, $I_{OH}$   |      |     | -100 | mA   |
| Operating free-air temperature, $T_A$ | 0    |     | 75   | °C   |

### SN75123 electrical characteristics, $V_{CC} = 4.75$ V to 5.25 V, $T_A = 0^\circ$ C to 75°C (unless otherwise noted)

| PARAMETER    | TEST CONDITIONS              | MIN   | TYP                       | MAX  | UNIT |         |
|--------------|------------------------------|---|---------------------------|------|------|---------|
| $V_{IH}$     | High-level input voltage     |   | 2                         |      | V    |         |
| $V_{IL}$     | Low-level input voltage      |   |                           | 0.8  | V    |         |
| $V_I$        | Input clamp voltage          | $V_{CC} = 5$ V,<br>$I_I = -12$ mA   |                           | -1.5 | V    |         |
| $V(BR)$      | Input breakdown voltage      | $V_{CC} = 5$ V,<br>$I_I = 10$ mA  | 5.5                       |      | V    |         |
| $V_{OH}$     | High-level output voltage    | $V_{CC} = 5$ V,<br>$V_{IH} = 2$ V,<br>$I_{OH} = -59.3$ mA, See Note 2     | $T_A = 25^\circ$ C        | 3.11 | V    |         |
|              |                              |   | $T_A = 0^\circ$ C to 75°C | 2.9  |      |         |
| $I_{OH}$     | High-level output current    | $V_{CC} = 5$ V,<br>$T_A = 25^\circ$ C,<br>$V_{IH} = 4.5$ V,<br>See Note 2 |                           | -100 | -250 | mA      |
| $V_{OL}$     | Low-level output voltage     | $V_{IL} = 0.8$ V,<br>$I_{OL} = -240$ $\mu$ A, See Note 2                  |                           | 0.15 | V    |         |
| $I_{O(off)}$ | Off-state output current     | $V_{CC} = 0$ ,<br>$V_O = 3$ V   |                           |      | 40   | $\mu$ A |
| $I_{IH}$     | High-level input current     | $V_I = 4.5$ V   |                           |      | 40   | $\mu$ A |
| $I_{IL}$     | Low-level input current      | $V_I = 0.4$ V   |                           | -0.1 | -1.6 | mA      |
| $I_{OS}$     | Short-circuit output current | $V_{CC} = 5$ V,<br>$T_A = 25^\circ$ C                                     |                           |      | -30  | mA      |
| $I_{CCH}$    | Supply current, outputs high | $V_{CC} = 5.25$ V,<br>Outputs open  | All inputs at 2 V,        |      | 28   | mA      |
| $I_{CCL}$    | Supply current, outputs low  | $V_{CC} = 5.25$ V,<br>Outputs open  | All inputs at 0.8 V,      |      | 60   | mA      |

### SN75123 switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ$ C

| PARAMETER | TEST CONDITIONS                                  | MIN                                      | TYP | MAX | UNIT |
|-----------|--|--|-----|-----|------|
| $t_{PLH}$ | Propagation delay time, low-to-high-level output | $R_L = 50$ $\Omega$ ,<br>$C_L = 15$ pF,  | 12  | 20  | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output | See Figure 1                             | 12  | 20  |      |
| $t_{PLH}$ | Propagation delay time, low-to-high-level output | $R_L = 50$ $\Omega$ ,<br>$C_L = 100$ pF, | 20  | 35  | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output | See Figure 1                             | 15  | 25  |      |

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

# TYPES SN75123, SN75124

## DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

### SN75124 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |  |
|--|--|
| Supply voltage, $V_{CC}$ (see Note 1)                          | 7 V  |
| Input voltage: R input with $V_{CC}$ applied                   | 7 V  |
| R input with $V_{CC}$ not applied                              | 6 V  |
| A, B, or S input   | 5.5 V  |
| Output voltage   | 7 V  |
| Output current   | $\pm 100$ mA                                   |
| Continuous total dissipation                                   | 800 mW   |
| Operating free-air temperature range                           | $0^{\circ}\text{C}$ to $75^{\circ}\text{C}$    |
| Storage temperature range                                      | $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$ |
| Lead temperature 1/16 inch from case for 60 seconds: J package | $300^{\circ}\text{C}$                          |
| Lead temperature 1/16 inch from case for 10 seconds: N package | $260^{\circ}\text{C}$                          |

### SN75124 recommended operating conditions

|                                       | MIN  | NOM | MAX  | UNIT               |
|---------------------------------------|------|-----|------|--------------------|
| Supply voltage, $V_{CC}$              | 4.75 | 5   | 5.25 | V                  |
| High-level output current, $I_{OH}$   |      |     | -800 | $\mu\text{A}$      |
| Low-level output current, $I_{OL}$    |      |     | 16   | mA                 |
| Operating free-air temperature, $T_A$ | 0    |     | 75   | $^{\circ}\text{C}$ |

### SN75124 electrical characteristics, $V_{CC} = 4.75$ V to $5.25$ V, $T_A = 0^{\circ}\text{C}$ to $75^{\circ}\text{C}$ (unless otherwise noted)

| PARAMETER       |   | TEST CONDITIONS |   | MIN  | TYP | MAX  | UNIT          |
|-----------------|---|-----------------|---|------|-----|------|---------------|
| $V_{IH}$        | High-level input voltage                  | A, B, or S      |   |      | 2   |      | V             |
|                 |   | R               |   |      | 1.7 |      |               |
| $V_{IL}$        | Low-level input voltage                   | A, B, or S      |   |      |     | 0.8  | V             |
|                 |   | R               |   |      |     | 0.7  |               |
| $V_{T+}-V_{T-}$ | Hysteresis <sup>†</sup>                   | R               | $V_{CC} = 5$ V, $T_A = 25^{\circ}\text{C}$  | 0.2  | 0.4 |      | V             |
| $V_I$           | Input clamp voltage                       | A, B, or S      | $V_{CC} = 5$ V, $I_I = -12$ mA  |      |     | -1.5 | V             |
| $V_{(BR)}$      | Input breakdown voltage                   | A, B, or S      | $V_{CC} = 5$ V, $I_I = 10$ mA   | 5.5  |     |      | V             |
| $V_{OH}$        | High-level output voltage                 |                 | $V_{IH} = V_{IH}$ min, $V_{IL} = V_{IL}$ max, $I_{OH} = -800$ $\mu\text{A}$ ,<br>See Note 2 | 2.6  |     |      | V             |
| $V_{OL}$        | Low-level output voltage                  |                 | $V_{IH} = V_{IH}$ min, $V_{IL} = V_{IL}$ max, $I_{OL} = 16$ mA,<br>See Note 2               |      |     | 0.4  | V             |
| $I_I$           | Input current at maximum input voltage    | R               | $V_I = 7$ V   |      |     | 5    | mA            |
|                 |   |                 | $V_I = 6$ V, $V_{CC} = 0$   |      |     | 5    |               |
| $I_{IH}$        | High-level input current                  | A, B, or S      | $V_I = 4.5$ V   |      |     | 40   | $\mu\text{A}$ |
|                 |   | R               | $V_I = 3.11$ V  |      |     | 170  |               |
| $I_{IL}$        | Low-level input current                   | A, B, or S      | $V_I = 0.4$ V   | -0.1 |     | -1.6 | mA            |
| $I_{OS}$        | Short-circuit output current <sup>‡</sup> |                 | $V_{CC} = 5$ V, $T_A = 25^{\circ}\text{C}$  | -50  |     | -100 | mA            |
| $I_{CC}$        | Supply current                            |                 | $V_{CC} = 5.25$ V   |      |     | 72   | mA            |

<sup>†</sup>Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 4.

<sup>‡</sup>Not more than one output should be shorted at a time.

### SN75124 switching characteristics, $V_{CC} = 5$ V, $T_A = 25^{\circ}\text{C}$

| PARAMETER   | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-----------------|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output from R input | See Figure 2    |     | 20  | 30  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output from R input |                 |     | 20  | 30  |      |


NOTES: 1. Voltage values are with respect to network ground terminal.

2. The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.


# TYPES SN75123, SN75124

## DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

### PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 1—SN75123 SWITCHING TIMES



TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 2—SN75124 SWITCHING TIMES

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_w = 200 \text{ ns}$ , duty cycle = 50%.  
 B.  $C_L$  includes probe and jig capacitance.

# TYPES SN75123, SN75124

## DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

### TYPICAL CHARACTERISTICS

**SN75123**  
OUTPUT CURRENT  
vs  
OUTPUT VOLTAGE




FIGURE 3

**SN75124**  
OUTPUT VOLTAGE  
vs  
RECEIVER INPUT VOLTAGE




FIGURE 4

### TYPICAL APPLICATION DATA




FIGURE 5

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

# SYSTEMS INTERFACE CIRCUITS

# TYPES SN55138, SN75138 QUAD BUS TRANSCEIVERS

BULLETIN NO. DL-S 7312046, SEPTEMBER 1973


- Single 5-V Supply
- High-Input-Impedance, High-Threshold Receivers
- Common Driver Strobe
- TTL/DTL Compatible Driver and Strobe Inputs with Clamp Diodes

- High-Speed Operation
- 100-mA Open-Collector Driver Outputs
- Four Independent Channels
- TTL Compatible Receiver Output
- Available in Plastic or Ceramic 16-Pin Dual-In-Line Packages

## description

The SN55138 and SN75138 quad bus transceivers are designed for two-way data communication over single-ended transmission lines. Each of the four identical channels consists of a driver with TTL inputs and a receiver with a TTL output. The driver output is of the open-collector type, and is designed to handle loads of up to 100 milliamperes (50 ohms to 5 volts). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver-output current and the high receiver-input impedance, a very large number (typically hundreds) of transceivers may be connected to a single data bus.

The receiver design also features a threshold of 2.3 volts (typical), providing a wider noise margin than would be possible with a receiver having the usual TTL threshold. A strobe turns off all drivers (high impedance) but does not affect receiver operation. These circuits are designed for operation from a single five-volt supply and include a provision to minimize loading of the data bus when the power-supply voltage is zero. The SN55138 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN75138 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



FUNCTION TABLE (TRANSMITTING)

| INPUTS |   | OUTPUTS |   |
|--------|---|---------|---|
| S      | D | B       | R |
| L      | H | L       | H |
| L      | L | H       | L |

FUNCTION TABLE (RECEIVING)

| INPUTS |   |   | OUTPUT |
|--------|---|---|--------|
| S      | B | D | R      |
| H      | H | X | L      |
| H      | L | X | H      |

H = high level, L = low level, X = irrelevant



# TYPES SN55138, SN75138 QUAD BUS TRANSCEIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)           | 7 V            |
| Input voltage                                   | 5.5 V          |
| Low-level output current into the driver output | 150 mA         |
| Operating free-air temperature range: SN55138   | -55°C to 125°C |
| SN75138   | 0°C to 70°C    |
| Storage temperature range                       | -65°C to 150°C |

NOTE 1: Voltage values are with respect to both ground terminals connected in parallel.

## recommended operating conditions

|                                       | SN55138         |     |     | SN75138 |     |      | UNIT    |
|---------------------------------------|-----------------|-----|-----|---------|-----|------|---------|
|                                       | MIN             | NOM | MAX | MIN     | NOM | MAX  |         |
| Supply voltage, $V_{CC}$              | 4.5             | 5   | 5.5 | 4.75    | 5   | 5.25 | V       |
| Low-level output current, $I_{OL}$    | Driver output   |     |     | 100     |     |      | mA      |
|                                       | Receiver output |     |     | 16      |     |      |         |
| High-level output current, $I_{OH}$   | Receiver output |     |     | -400    |     |      | $\mu$ A |
| Operating free-air temperature, $T_A$ | -55             |     | 125 | 0       |     | 70   | °C      |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |   | TEST CONDITIONS <sup>†</sup> | SN55138   |                  |      | SN75138 |                  |      | UNIT |         |
|-----------|---|------------------------------|---|------------------|------|---------|------------------|------|------|---------|
|           |   |                              | MIN   | TYP <sup>‡</sup> | MAX  | MIN     | TYP <sup>‡</sup> | MAX  |      |         |
| $V_{IH}$  | High-level input voltage                  | Driver or strobe             | 2   |                  |      | 2       |                  |      | V    |         |
|           |   | Receiver                     | 3.2   |                  |      | 2.9     |                  |      |      |         |
| $V_{IL}$  | Low-level input voltage                   | Driver or strobe             | 0.8   |                  |      | 0.8     |                  |      | V    |         |
|           |   | Receiver                     | 1.5   |                  |      | 1.8     |                  |      |      |         |
| $V_I$     | Input clamp voltage                       | Driver or strobe             | -1.5  |                  |      | -1.5    |                  |      | V    |         |
| $V_{OH}$  | High-level output voltage                 | Receiver                     | $V_{CC} = \text{MIN}$ ,<br>$V_{IH(S)} = 2 \text{ V}$ ,<br>$V_{IL(R)} = V_{IL} \text{ max}$ ,<br>$I_{OH} = -400 \mu\text{A}$ | 2.4              | 3.5  |         | 2.4              | 3.5  | V    |         |
| $V_{OL}$  | Low-level output voltage                  | Driver                       | $V_{CC} = \text{MIN}$ ,<br>$V_{IH(D)} = 2 \text{ V}$ ,<br>$V_{IL(S)} = 0.8 \text{ V}$ ,<br>$I_{OL} = 100 \text{ mA}$        | 0.45             |      |         | 0.45             |      |      | V       |
|           |   | Receiver                     | $V_{CC} = \text{MIN}$ ,<br>$V_{IH(R)} = V_{IH} \text{ min}$ ,<br>$V_{IH(S)} = 2 \text{ V}$ ,<br>$I_{OL} = 16 \text{ mA}$    | 0.4              |      |         | 0.4              |      |      |         |
| $I_I$     | Input current at maximum input voltage    | Driver or strobe             | $V_{CC} = \text{MAX}$ ,<br>$V_I = V_{CC}$   | 1                |      |         | 1                |      |      | mA      |
| $I_{IH}$  | High-level input current                  | Driver or strobe             | $V_{CC} = \text{MAX}$ ,<br>$V_I = 2.4 \text{ V}$  | 40               |      |         | 40               |      |      | $\mu$ A |
|           |   | Receiver                     | $V_{CC} = 5 \text{ V}$ ,<br>$V_I(S) = 2 \text{ V}$  | 25               | 300  |         | 25               | 300  |      |         |
| $I_{IL}$  | Low-level input current                   | Driver or strobe             | $V_{CC} = \text{MAX}$ ,<br>$V_I = 0.4 \text{ V}$  | -1               | -1.6 |         | -1               | -1.6 | mA   |         |
|           |   | Receiver                     | $V_{CC} = \text{MAX}$ ,<br>$V_I(R) = 0.45 \text{ V}$ ,<br>$V_I(S) = 2 \text{ V}$  | -50              |      |         | -50              |      |      | $\mu$ A |
|           | Input current with power off              | Receiver                     | $V_{CC} = 0$ ,<br>$V_I = 4.5 \text{ V}$   | 1.1              | 1.5  |         | 1.1              | 1.5  | mA   |         |
| $I_{OS}$  | Short-circuit output current <sup>§</sup> | Receiver                     | $V_{CC} = \text{MAX}$   | -20              | -55  |         | -18              | -55  | mA   |         |
| $I_{CC}$  | Supply current                            | All driver outputs low       | $V_{CC} = \text{MAX}$ ,<br>$V_I(S) = 0.8 \text{ V}$   | 50               | 65   |         | 50               | 65   | mA   |         |
|           |   | All driver outputs high      | $V_{CC} = \text{MAX}$ ,<br>$V_I(S) = 2 \text{ V}$ ,<br>Receiver output open   | 42               | 55   |         | 42               | 55   |      |         |

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Parenthetical letters D, R, and S used with  $V_I$  refer to the driver input, receiver input, and strobe input, respectively.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.





# TYPES SN55138, SN75138 QUAD BUS TRANSCEIVERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER <sup>†</sup> | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|------------------------|--------------|-------------|---|-----|-----|-----|------|
| $t_{PLH}$              | Driver       | Driver      | $C_L = 50\text{ pF}$ ,<br>$R_L = 50\ \Omega$ ,<br>See Figure 1  | 15  | 24  | ns  |      |
| $t_{PHL}$              |              |             |   | 14  | 24  |     |      |
| $t_{PLH}$              | Strobe       | Driver      |   | 18  | 28  | ns  |      |
| $t_{PHL}$              |              |             |   | 22  | 32  |     |      |
| $t_{PLH}$              | Receiver     | Receiver    | $C_L = 15\text{ pF}$ ,<br>$R_L = 400\ \Omega$ ,<br>See Figure 2 | 7   | 15  | ns  |      |
| $t_{PHL}$              |              |             |   | 8   | 15  |     |      |

<sup>†</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

## schematics of inputs and outputs



## PARAMETER MEASUREMENT INFORMATION




FIGURE 1—PROPAGATION DELAY TIMES FROM DATA AND STROBE INPUTS





FIGURE 2—PROPAGATION DELAY TIMES FROM RECEIVER INPUT

- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_w = 100\text{ ns}$ ,  $\text{PRR} = 1\text{ MHz}$ ,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ ,  $Z_{out} \approx 50\ \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or 1N3064.  
 D. When testing driver input (solid line) strobe must be low; when testing strobe input (dashed line) driver input must be high.


# TYPES SN55138, SN75138 QUAD BUS TRANSCEIVERS

## TYPICAL APPLICATION DATA




TYPICAL VOLTAGE WAVEFORMS

FIGURE 3—POINT-TO-POINT COMMUNICATION OVER 50 FEET OF TWISTED PAIR AT 5 MHz



TYPICAL VOLTAGE WAVEFORMS

FIGURE 4—PARTY-LINE COMMUNICATION ON 500 FEET OF TWISTED PAIR AT 1 MHz



TYPICAL VOLTAGE WAVEFORMS

FIGURE 5—POINT-TO-POINT COMMUNICATION OVER 1000 FEET OF COAX AT 1 MHz

# TYPES SN55138, SN75138 QUAD BUS TRANSCEIVERS

## TYPICAL CHARACTERISTICS†




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 13




FIGURE 14

† Data for temperatures below  $0^\circ C$  and above  $70^\circ C$  is applicable to SN55138 circuits only.

# TYPES SN55138, SN75138 QUAD BUS TRANSCEIVERS

## TYPICAL CHARACTERISTICS†




FIGURE 15




FIGURE 16




FIGURE 17




FIGURE 18




FIGURE 19




FIGURE 20




FIGURE 21




FIGURE 22




FIGURE 23

†Data for temperatures below 0°C and above 70°C is applicable to SN55138 circuits only.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS

# SYSTEMS INTERFACE CIRCUITS

# TYPE SN75140 DUAL LINE RECEIVER

BULLETIN NO. DL-S 7211754, AUGUST 1972


- Single 5-V Supply
- Adjustable Reference Voltage
- $\pm 100$  mV Sensitivity
- TTL Outputs
- Low Input Current
- Common Output Strobe
- For Applications As:
  - Single-Ended Line Receiver
  - Gated Oscillator
  - Level Comparator

FUNCTION TABLE  
(EACH RECEIVER)

| LINE INPUT         | STROBE | OUTPUT |
|--------------------|--------|--------|
| $V_{ref} - 100$ mV | L      | H      |
| $V_{ref} + 100$ mV | X      | L      |
| X                  | H      | L      |

H = high level, L = low level, X = irrelevant

P  
DUAL-IN-LINE PACKAGE (TOP VIEW)



## description

The SN75140 is a dual line receiver with a common strobe and a common reference. The reference voltage is applied externally and can be adjusted from 1.5 volts to 3.5 volts, making it possible to optimize noise immunity for a given system design. The SN75140 operates as a single-ended receiver and is particularly useful in TTL systems. Due to its low input current (less than 100 microamperes), it is ideally suited for party-line (bus-organized) systems.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)               | 7 V            |
| Reference voltage, $V_{ref}$                        | 5.5 V          |
| Line input voltage with respect to ground           | -2 V to 5.5 V  |
| Line input voltage with respect to $V_{ref}$        | $\pm 5$ V      |
| Strobe input voltage                                | 5.5 V          |
| Operating free-air temperature range                | 0°C to 70°C    |
| Storage temperature range                           | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 10 seconds | 260°C          |

NOTE 1: Unless otherwise specified, voltage values are with respect to network ground terminal.

## recommended operating conditions

|                                       | MIN | NOM | MAX | UNIT |
|---------------------------------------|-----|-----|-----|------|
| Supply voltage, $V_{CC}$              | 4.5 | 5   | 5.5 | V    |
| Reference voltage, $V_{ref}$          | 1.5 |     | 3.5 | V    |
| Input voltage, line or strobe, $V_I$  | 0   |     | 5.5 | V    |
| Operating free-air temperature, $T_A$ | 0   |     | 70  | °C   |

# TYPE SN75140

## DUAL LINE RECEIVER

electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{ref} = 1.5\text{ V to } 3.5\text{ V}$  (unless otherwise noted)

| PARAMETER   |   | TEST CONDITIONS  | MIN             | TYP <sup>†</sup> | MAX             | UNIT          |
|-------------|---|--|-----------------|------------------|-----------------|---------------|
| $V_{IH(L)}$ | High-level line input voltage                 |  | $V_{ref} + 100$ |                  |                 | mV            |
| $V_{IL(L)}$ | Low-level line input voltage                  |  |                 |                  | $V_{ref} - 100$ | mV            |
| $V_{IH(S)}$ | High-level strobe input voltage               |  | 2               |                  |                 | V             |
| $V_{IL(S)}$ | Low-level strobe input voltage                |  |                 |                  | 0.8             | V             |
| $V_{OH}$    | High-level output voltage                     | $V_{IL(L)} = V_{ref} - 100\text{ mV}$ , $V_{IL(S)} = 0.8\text{ V}$ ,<br>$I_{OH} = -400\text{ }\mu\text{A}$ | 2.4             |                  |                 | V             |
| $V_{OL}$    | Low-level output voltage                      | $V_{IH(L)} = V_{ref} + 100\text{ mV}$ , $V_{IL(S)} = 0.8\text{ V}$ ,<br>$I_{OL} = 16\text{ mA}$            |                 |                  | 0.4             | V             |
|             |   | $V_{IL(L)} = V_{ref} - 100\text{ mV}$ , $V_{IH(S)} = 2\text{ V}$ ,<br>$I_{OL} = 16\text{ mA}$              |                 |                  | 0.4             |               |
| $V_{I(S)}$  | Strobe input clamp voltage                    | $I_{I(S)} = -12\text{ mA}$   |                 |                  | -1.5            | V             |
| $I_{I(S)}$  | Strobe input current at maximum input voltage | $V_{I(S)} = 5.5\text{ V}$  |                 |                  | 2               | mA            |
| $I_{IH}$    | High-level input current                      | Strobe $V_{I(S)} = 2.4\text{ V}$   |                 |                  | 80              | $\mu\text{A}$ |
|             |   | Line $V_{I(L)} = V_{CC}$ , $V_{ref} = 1.5\text{ V}$  |                 | 35               | 100             |               |
|             |   | Reference $V_{ref} = 3.5\text{ V}$ , $V_{I(L)} = 1.5\text{ V}$   |                 | 70               | 200             |               |
| $I_{IL}$    | Low-level input current                       | Strobe $V_{I(S)} = 0.4\text{ V}$   |                 |                  | -3.2            | mA            |
|             |   | Line $V_{I(L)} = 0\text{ V}$ , $V_{ref} = 1.5\text{ V}$  |                 |                  | -10             |               |
|             |   | Reference $V_{ref} = 0\text{ V}$ , $V_{I(L)} = 1.5\text{ V}$   |                 |                  | -20             |               |
| $I_{OS}$    | Short-circuit output current ‡                | $V_{CC} = 5.5\text{ V}$  | -18             |                  | -55             | mA            |
| $I_{CCH}$   | Supply current, output high                   | $V_{I(S)} = 0\text{ V}$ , $V_{I(L)} = V_{ref} - 100\text{ mV}$   |                 | 18               | 30              | mA            |
| $I_{CCL}$   | Supply current, output low                    | $V_{I(S)} = 0\text{ V}$ , $V_{I(L)} = V_{ref} + 100\text{ mV}$   |                 | 20               | 35              | mA            |

<sup>†</sup>All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


‡Only one output should be shorted at a time.

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $V_{ref} = 2.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER    |  | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|--------------|--|--|-----|-----|-----|------|
| $t_{PLH(L)}$ | Propagation delay time, low-to-high-level output from line input   | $C_L = 15\text{ pF}$ , $R_L = 400\text{ }\Omega$ ,<br>See Figure 1 |     | 22  | 35  | ns   |
| $t_{PHL(L)}$ | Propagation delay time, high-to-low-level output from line input   |  |     | 22  | 30  |      |
| $t_{PLH(S)}$ | Propagation delay time, low-to-high-level output from strobe input |  |     | 12  | 22  | ns   |
| $t_{PHL(S)}$ | Propagation delay time, high-to-low-level output from strobe input |  |     | 8   | 15  |      |



# TYPE SN75140 DUAL LINE RECEIVER

schematic (each receiver)



Resistor values shown are nominal in ohms.

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Input pulses are supplied by generators having the following characteristics: PRR = 1 MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 1



TYPICAL CHARACTERISTICS





FIGURE 2


# TYPE SN75140 DUAL LINE RECEIVER

## TYPICAL APPLICATION DATA

line receiver




high fan-out from standard TTL gate



† Although most Series 54/74 circuits have a guaranteed 2.4-V output at 400  $\mu$ A, they are typically capable of maintaining a 2.4-V output level under a load of 7.5 mA.

dual bus transceiver




Using this arrangement, as many as 100 transceivers can be connected to a single data bus. The adjustable reference voltage feature allows the noise margin to be optimized for a given system. The complete dual bus transceiver can be assembled in the space required by a single 16-pin package, and only one power supply is required (+5 V). Data In and Data Out terminals are TTL compatible.



# TYPE SN75140 DUAL LINE RECEIVER

## TYPICAL APPLICATION DATA

### Schmitt trigger




### EXAMPLES OF TRANSFER CHARACTERISTICS




Slowly changing input levels from data lines, optical detectors, and other types of transducers may be converted to standard TTL signals with this Schmitt trigger circuit.  $R_1$ ,  $R_F$  and  $R_T$  may be adjusted for the desired hysteresis and trigger levels.

### gated oscillator



### OSCILLATOR FREQUENCY vs RC TIME CONSTANT




TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

AS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

SATISFIES REQUIREMENTS OF EIA STANDARD RS-232-C

- Withstands Sustained Output Short-Circuit to any Low-Impedance Voltage between  $-25\text{ V}$  and  $25\text{ V}$
- $2\ \mu\text{s}$  Max Transition Time through the  $+3\text{ V}$  to  $-3\text{ V}$  Transition Region under Full  $2500\text{-pF}$  Load
- Inputs Compatible with Most TTL and DTL Families
- Common Strobe Input
- Common Strobe Input
- Inverting Output
- Slew Rate can be Controlled with an External Capacitor at the Output
- Standard Supply Voltages . . .  $\pm 12\text{ V}$




NC—No internal connection

**description**

The SN75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full  $2500\text{-pF}$  load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from  $+12\text{-volt}$  and  $-12\text{-volt}$  power supplies. The SN75150 is characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

**schematic (each line driver)**



Component values shown are nominal.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

|                                       |  |
|---------------------------------------|--|
| Supply voltage $V_{CC+}$ (see Note 1) | 15 V                                       |
| Supply voltage $V_{CC-}$ (see Note 1) | $-15\text{ V}$                             |
| Input voltage (see Note 1)            | $15\text{ V}$                              |
| Applied output voltage (see Note 1)   | $\pm 25\text{ V}$                          |
| Operating free-air temperature range  | $0^\circ\text{C}$ to $70^\circ\text{C}$    |
| Storage temperature range             | $-65^\circ\text{C}$ to $150^\circ\text{C}$ |

NOTE 1: Voltage values are with respect to network ground terminal.

# TYPE SN75150 DUAL LINE DRIVER

## recommended operating conditions

|                                       | MIN   | NOM | MAX   | UNIT |
|---------------------------------------|-------|-----|-------|------|
| Supply voltage $V_{CC+}$              | 10.8  | 12  | 13.2  | V    |
| Supply voltage $V_{CC-}$              | -10.8 | -12 | -13.2 | V    |
| Input voltage, $V_I$                  | 0     |     | 5.5   | V    |
| Applied output voltage, $V_O$         |       |     | ±15   | V    |
| Operating free-air temperature, $T_A$ | 0     |     | 70    | °C   |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER  |   | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP† | MAX  | UNIT          |
|------------|---|-------------|--|--|------|------|---------------|
| $V_{IH}$   | High-level input voltage                          | 1           |  | 2  |      |      | V             |
| $V_{IL}$   | Low-level input voltage                           | 2           |  |  | 0.8  |      | V             |
| $V_{OH}$   | High-level output voltage                         | 2           | $V_{CC+} = 10.8\text{ V}$ ,<br>$V_{IL} = 0.8\text{ V}$ ,<br>$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ | 5  | 8    |      | V             |
| $V_{OL}$   | Low-level output voltage                          | 1           | $V_{CC+} = 10.8\text{ V}$ ,<br>$V_{IH} = 2\text{ V}$ ,<br>$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$   |  | -8   | -5   | V             |
| $I_{IH}$   | High-level input current                          | 3           | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_{CC-} = -13.2\text{ V}$ ,<br>$V_I = 2.4\text{ V}$                        | Data input   | 1    | 10   | $\mu\text{A}$ |
|            |   |             |  | Strobe input   | 2    | 20   |               |
| $I_{IL}$   | Low-level input current                           | 3           | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_{CC-} = -13.2\text{ V}$ ,<br>$V_I = 0.4\text{ V}$                        | Data input   | -1   | -1.6 | mA            |
|            |   |             |  | Strobe input   | -2   | -3.2 |               |
| $I_{OS}$   | Short-circuit output current                      | 4           | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_{CC-} = -13.2\text{ V}$  | $V_O = 25\text{ V}$                                      | 2    |      | mA            |
|            |   |             |  | $V_O = -25\text{ V}$                                     |      | -3   |               |
|            |   |             |  | $V_O = 0\text{ V}$ , $V_I = 3\text{ V}$                  |      | 15   |               |
|            |   |             |  | $V_O = 0\text{ V}$ , $V_I = 0\text{ V}$                  |      | -15  |               |
| $I_{CCH+}$ | Supply current from $V_{CC+}$ , high-level output | 5           | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_I = 0\text{ V}$ ,<br>$T_A = 25^\circ\text{C}$                            | $V_{CC-} = -13.2\text{ V}$ ,<br>$R_L = 3\text{ k}\Omega$ | 10   | 22   | mA            |
| $I_{CCH-}$ | Supply current from $V_{CC-}$ , high-level output |             |  |  | -1   | -10  |               |
| $I_{CCL+}$ | Supply current from $V_{CC+}$ , low-level output  | 5           | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_I = 3\text{ V}$ ,<br>$T_A = 25^\circ\text{C}$                            | $V_{CC-} = -13.2\text{ V}$ ,<br>$R_L = 3\text{ k}\Omega$ | 8    | 17   | mA            |
| $I_{CCL-}$ | Supply current from $V_{CC-}$ , low-level output  |             |  |  | -9   | -20  |               |

NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more-negative voltage.

† All typical values are at  $V_{CC+} = 12\text{ V}$ ,  $V_{CC-} = -12\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

## switching characteristics, $V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$ , $T_A = 25^\circ\text{C}$

| PARAMETER |  | TEST FIGURE | TEST CONDITIONS  | MIN | TYP | MAX | UNIT          |
|-----------|--|-------------|--|-----|-----|-----|---------------|
| $t_{TLH}$ | Transition time, low-to-high-level output        | 6           | $C_L = 2500\text{ pF}$ ,<br>$R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$ | 0.2 | 1.4 | 2   | $\mu\text{s}$ |
| $t_{THL}$ | Transition time, high-to-low-level output        |             |  | 0.2 | 1.5 | 2   |               |
| $t_{TLH}$ | Transition time, low-to-high-level output        | 6           | $C_L = 15\text{ pF}$ ,<br>$R_L = 7\text{ k}\Omega$                         |     | 40  |     | ns            |
| $t_{THL}$ | Transition time, high-to-low-level output        |             |  |     | 20  |     |               |
| $t_{PLH}$ | Propagation delay time, low-to-high-level output | 6           | $C_L = 15\text{ pF}$ ,<br>$R_L = 7\text{ k}\Omega$                         |     | 60  |     | ns            |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output |             |  |     | 45  |     |               |

# TYPE SN75150

## DUAL LINE DRIVER

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits<sup>‡</sup>






FIGURE 1— $V_{IH}$ ,  $V_{OL}$




Each input is tested separately.

FIGURE 2— $V_{IL}$ ,  $V_{OH}$



NOTE: When testing  $I_{IH}$ , the other input is at 3 V; when testing  $I_{IL}$ , the other input is open.

FIGURE 3— $I_{IH}$ ,  $I_{IL}$



$I_{OS}$  is tested for both input conditions at each of the specified output conditions.

FIGURE 4— $I_{OS}$






FIGURE 5— $I_{CCH+}$ ,  $I_{CCH-}$ ,  $I_{CCL+}$ ,  $I_{CCL-}$

<sup>‡</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**

**switching characteristics**




**VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 6—SWITCHING CHARACTERISTICS**

**TYPICAL CHARACTERISTICS**



**FIGURE 7**


TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

- Meets Specifications of EIA RS-232-C or MIL-STD-188C†
- Dual Differential Receiver with Independent Strobes
- Common-Mode Input Voltage Range . . .  $\pm 25$  V
- Differential Input Capability with One Input Grounded . . .  $\pm 25$  V
- Continuously Adjustable Hysteresis with External Resistors
- Standard Supply Voltages . . . +12 V and -12 V
- Input Hysteresis (Double Thresholds) Remain Approximately Fixed for Power Supply and/or Temperature Variations

**description**

The SN75152 is a dual differential line receiver designed to meet the requirements of EIA standard RS-232-C or MIL-STD-188 interfaces. A single control (pin 1) sets the input hysteresis for the required operation. An added feature is the capability of adjusting the hysteresis to any voltage between  $\pm 0.3$  volt typical and  $\pm 5$  volts typical by means of the hysteresis adjust terminals (pin 4 and 13) making the SN75152 useful for a wide variety of line receiver and Schmitt trigger applications. The large common-mode input voltage range and differential input voltage ( $\pm 25$  volts) give the circuit added versatility. The SN75152 is designed for operation from standard  $\pm 12$ -volt supplies with  $\pm 10\%$  variation. Each receiver has an output strobe that is TTL compatible.

J O R N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



†To meet the specifications of EIA Standard RS-232-C, connect Hysteresis Control (Pin 1) to  $V_{CC-}$  (Pin 9). Also, connect pin 6 to pin 5 and pin 11 to pin 12. To meet the specifications of MIL-STD-188, leave Hysteresis Control (pin 1) and termination resistors (pin 6 and 11) open.

**FUNCTION TABLE  
(EACH RECEIVER)**

| LINE INPUT | STROBE | OUTPUT |
|------------|--------|--------|
| H          | H      | H      |
| L          | H      | L      |
| X          | L      | H      |

Definition of logic levels:

For the strobe: H (high) is any voltage between  $V_{IH}$  min and  $V_{CC}$ .

L (low) is any voltage between ground and  $V_{IL}$  max.

For the line input: H (high) is any differential input voltage ( $V_{ID}$ )‡ more positive than  $V_{T-}$ , once the level of  $V_{T+}$  has been reached.

L (low) is any differential input voltage ( $V_{ID}$ )‡ more negative than  $V_{T+}$ , once the level of  $V_{T-}$  has been reached.

X (irrelevant) is any input voltage permitted by maximum ratings.

‡Differential input voltages ( $V_T$  and  $V_{ID}$ ) are at the noninverting input terminal with respect to the inverting input terminal.



# TYPE SN75152

## DUAL LINE RECEIVER

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |  |
|---|--|
| Supply voltage $V_{CC+}$ (see Note 1)   | 15 V                                       |
| Supply voltage $V_{CC-}$ (see Note 1)   | -15 V                                      |
| Voltage at any line input with respect to other line input, ground, or $R_T$ terminal | $\pm 25$ V                                 |
| $R_T$ terminal voltage (see Note 1)   | $\pm 25$ V                                 |
| Strobe input voltage (see Note 1)   | 5.5 V                                      |
| Operating free-air temperature range  | $0^\circ\text{C}$ to $70^\circ\text{C}$    |
| Storage temperature range   | $-65^\circ\text{C}$ to $150^\circ\text{C}$ |
| Lead temperature 1/16 inch from case for 60 seconds: J package                        | $300^\circ\text{C}$                        |
| Lead temperature 1/16 inch from case for 10 seconds: N package                        | $260^\circ\text{C}$                        |

NOTE 1: These voltage values are with respect to network ground terminal.

### electrical characteristics over operating free-air temperature range, $V_{CC+} = 12\text{ V} \pm 10\%$ , $V_{CC-} = -12\text{ V} \pm 10\%$ (unless otherwise noted)

| PARAMETER            |   | TEST FIGURE  | TEST CONDITIONS†  | MIN                                     | TYP‡ | MAX     | UNIT             |   |
|----------------------|---|--------------|---|---|------|---------|------------------|---|
| $V_{T+}$             | Positive-going threshold voltage                    | 1            | MIL-STD-188 Conditions  | 0.1                                     | 0.3  | 0.5     | V                |   |
| $V_{T-}$             | Negative-going threshold voltage                    |              |   | -0.5                                    | -0.3 | -0.1    |                  |   |
| $V_{T+}$             | Positive-going threshold voltage                    | 2            | EIA RS-232-C Conditions   | 1.5                                     | 2.2  | 3       | V                |   |
| $V_{T-}$             | Negative-going threshold voltage                    |              |   | -3                                      | -2.2 | -1.5    |                  |   |
| $V_{IH}$             | High-level input voltage at strobe                  | 1            |   |   |      |         | V                |   |
| $V_{IL}$             | Low-level input voltage at strobe                   | 1            |   |   |      | 0.8     | V                |   |
| $V_{OH}$             | High-level output voltage                           | 1 and 2      | $V_{ID} = V_{T+}$ max,<br>$I_{OH} = -500\ \mu\text{A}$                              | $V_{I(\text{strobe})} = 2\text{ V}$ ,   | 3    | 4.1     | 6                | V |
|                      |   | 1 and 2      | $V_{ID} = V_{T-}$ min,<br>$I_{OH} = -500\ \mu\text{A}$                              | $V_{I(\text{strobe})} = 0.8\text{ V}$ , | 3    | 4.1     | 6                |   |
| $V_{OL}$             | Low level output voltage                            | 1 and 2      | $V_{ID} = V_{T-}$ min,<br>$I_{OL} = 6.4\text{ mA}$                                  | $V_{I(\text{strobe})} = 2\text{ V}$ ,   | 0    | 0.15    | 0.4              | V |
| $I_I$                | Input current into strobe at maximum strobe voltage | 3            | $V_{I(\text{strobe})} = 5.5\text{ V}$   |   | 0.1  | 1       | mA               |   |
| $I_{IH}$             | High-level strobe current                           | 3            | $V_{I(\text{strobe})} = 2.4\text{ V}$   |   | 30   | 80      | $\mu\text{A}$    |   |
| $I_{IL}$             | Low-level strobe current                            | 3            | $V_{I(\text{strobe})} = 0.4\text{ V}$   |   | -0.5 | -1.5    | mA               |   |
| $r_I$                | Input resistance                                    | MIL-STD-188  | $V_{ID} = 0\text{ V}$ to $25\text{ V}$ , $R_T$ open                                 |   | 6    | 9       | $\text{k}\Omega$ |   |
|                      |   | EIA RS-232-C | $V_{ID} = 3\text{ V}$ to $25\text{ V}$ ,<br>$R_T$ connected to inverting line input |   | 3    | 5       |                  | 7 |
| $V_{I(\text{open})}$ | Open-circuit input voltage                          | 5            |   |   | +1   | $\pm 2$ | V                |   |
| $I_{OS}$             | Short-circuit output current                        | 6            | $V_{ID} = 3\text{ V}$   |   | -1.9 | -4      | mA               |   |
| $I_{CC+}$            | Supply current from $V_{CC+}$                       | 1            | $V_{ID} = -3\text{ V}$ ,<br>$V_{I(\text{strobe})} = 2.4\text{ V}$                   |   | 10   | 16      | mA               |   |
| $I_{CC-}$            | Supply current from $V_{CC-}$                       | 1            | $V_{ID} = -3\text{ V}$ ,<br>$V_{I(\text{strobe})} = 2.4\text{ V}$                   |   | -7   | -13     | mA               |   |

† Differential input voltages ( $V_T$  and  $V_{ID}$ ) are at the noninverting line input terminal with respect to the inverting line input terminal.

‡ Typical values are at  $V_{CC+} = 12\text{ V}$ ,  $V_{CC-} = -12\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for threshold levels only, e.g., when  $-0.1\text{ V}$  is the maximum, the minimum limit is a more-negative voltage.

### switching characteristics, $V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$ , $T_A = 25^\circ\text{C}$

| PARAMETER | TEST FIGURE | TEST CONDITIONS      | MIN | TYP | MAX | UNIT |
|-----------|-------------|----------------------|-----|-----|-----|------|
| $t_{PLH}$ | 7           | $C_L = 15\text{ pF}$ |     | 40  |     | ns   |
| $t_{PHL}$ |             |                      |     |     | 60  |      |

# TYPE SN75152 DUAL LINE RECEIVER

## PARAMETER MEASUREMENT INFORMATION



NOTE: Output is open for testing  $I_{CC+}$  and  $I_{CC-}$

FIGURE 1—MIL-STD-188 CONDITION




FIGURE 2—EIA RS-232-C CONDITION




FIGURE 3




FIGURE 4




FIGURE 5






FIGURE 6



TEST CIRCUIT




VOLTAGE WAVEFORMS


NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_w = 500\text{ ns}$ ,  $\text{PRR} = 1\text{ MHz}$ ,  $Z_{\text{out}} \approx 50\ \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 7—PROPAGATION DELAY TIMES


**TYPICAL CHARACTERISTICS**




**FIGURE 8**




**FIGURE 9**



**FIGURE 10**



**FIGURE 11**




**FIGURE 12**

†Differential input voltages ( $V_T$  and  $V_{ID}$ ) are at the noninverting input terminal with respect to the inverting input terminal.  
‡ $R_{adj}$  is connected between Hysteresis Adjust terminal and  $V_{CC-}$ .

# TYPE SN75152 DUAL LINE RECEIVER

schematic (each receiver)




Portions of circuit within dashed lines are common to both receivers.  
Resistor values shown are nominal and in ohms.


## TYPICAL APPLICATIONS

Some typical applications of the SN75152 are as follows:


- MIL-STD-188 Interface Receiver
- EIA RS-232-C Interface Receiver
- Single-Ended Line Receiver
- Differential Line Receiver
- High-Noise-Immunity Line Receiver
- Schmitt Trigger
- High-Voltage-Logic-to-TTL Translator
- MOS to TTL Converter
- Pulse Generator
- Threshold detector
- Pulse Shaper



**MIL-STD-188 SINGLE-ENDED LINE RECEIVER**



**NORMAL OPERATION**




**FAIL-SAFE OPERATION**


**EIA RS-232-C SINGLE-ENDED LINE RECEIVER**

# TYPE SN75152 DUAL LINE RECEIVER

## TYPICAL APPLICATIONS



**SINGLE-ENDED TRANSMISSION WITH DRIVER "OR" CAPABILITY AND RECEIVER WITH ADJUSTABLE NOISE IMMUNITY**



Frequency to 0.5 MHz  
Common-Mode Voltage . . . -12 V to +10 V

† The 1N4444 diodes are required only for negative common-mode protection at the driver outputs.

**BALANCED LINE TRANSMISSION WITH HIGH COMMON-MODE-VOLTAGE CAPABILITY**

**SATISFIES REQUIREMENTS OF EIA STANDARD RS-232-C**

- Input Resistance . . . 3 k $\Omega$  to 7 k $\Omega$  over Full RS-232-C Voltage Range
- Input Threshold Adjustable to Meet "Fail-Safe" Requirements Without Using External Components
- Built-In Hysteresis for Increased Noise Immunity
- Inverting Output Compatible with DTL or TTL
- Output with Active Pull-Up for Symmetrical Switching Speeds
- Standard Supply Voltages . . . 5 V or 12 V

**description**

The SN75154 is a monolithic quadruple line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are for relatively short, single-line, point-to-point data transmission and for level translators. Operation is normally from a single five-volt supply; however, a built-in option allows operation from a 12-volt supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the V<sub>CC1</sub> terminal, pin 15, even if power is being supplied via the alternate V<sub>CC2</sub> terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. See typical characteristics. In this mode of operation, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

The SN75154 is characterized for operation from 0°C to 70°C.


**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

|  |                |
|--|----------------|
| Normal supply voltage (pin 15), V <sub>CC1</sub> (see Note 1)    | 7 V            |
| Alternate supply voltage (pin 16), V <sub>CC2</sub> (see Note 1) | 14 V           |
| Input voltage (see Note 1)                                       | $\pm 25$ V     |
| Operating free-air temperature range                             | 0°C to 70°C    |
| Storage temperature range  | -65°C to 150°C |

NOTE 1: Voltage values are with respect to the network ground terminal.

**recommended operating conditions**

|   | MIN  | NOM | MAX      | UNIT |
|---|------|-----|----------|------|
| Normal supply voltage (pin 15), V <sub>CC1</sub>    | 4.5  | 5   | 5.5      | V    |
| Alternate supply voltage (pin 16), V <sub>CC2</sub> | 10.8 | 12  | 13.2     | V    |
| Input voltage                                       |      |     | $\pm 15$ | V    |
| Normalized fan-out from each output, N              |      |     | 10       |      |
| Operating free-air temperature, T <sub>A</sub>      |      | 0   | 70       | °C   |



# TYPE SN75154

## QUADRUPLE LINE RECEIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                        |   | TEST FIGURE         | TEST CONDITIONS                                  | MIN | TYP <sup>‡</sup> | MAX | UNIT |
|----------------------------------|---|---------------------|--|-----|------------------|-----|------|
| V <sub>IH</sub>                  | High-level input voltage                  | 1                   |  | 3   |                  |     | V    |
| V <sub>IL</sub>                  | Low-level input voltage                   | 1                   |  |     |                  | -3  | V    |
| V <sub>T+</sub>                  | Positive-going threshold voltage          | Normal operation    | 1  | 0.8 | 2.2              | 3   | V    |
|                                  |   | Fail-safe operation |  | 0.8 | 2.2              | 3   |      |
| V <sub>T-</sub>                  | Negative-going threshold voltage          | Normal operation    | 1  | -3  | -1.1             | 0   | V    |
|                                  |   | Fail-safe operation |  | 0.8 | 1.4              | 3   |      |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis                                | Normal operation    | 1  | 0.8 | 3.3              | 6   | V    |
|                                  |   | Fail-safe operation |  | 0   | 0.8              | 2.2 |      |
| V <sub>OH</sub>                  | High-level output voltage                 | 1                   | I <sub>OH</sub> = -400 μA                        | 2.4 | 3.5              |     | V    |
| V <sub>OL</sub>                  | Low-level output voltage                  | 1                   | I <sub>OL</sub> = 16 mA                          |     | 0.23             | 0.4 | V    |
| r <sub>i</sub>                   | Input resistance                          | 2                   | ΔV <sub>I</sub> = -25 V to -14 V                 | 3   | 5                | 7   | kΩ   |
|                                  |   |                     | ΔV <sub>I</sub> = -14 V to -3 V                  | 3   | 5                | 7   |      |
|                                  |   |                     | ΔV <sub>I</sub> = -3 V to 3 V                    | 3   | 6                |     |      |
|                                  |   |                     | ΔV <sub>I</sub> = 3 V to 14 V                    | 3   | 5                | 7   |      |
|                                  |   |                     | ΔV <sub>I</sub> = 14 V to 25 V                   | 3   | 5                | 7   |      |
| V <sub>I(open)</sub>             | Open-circuit input voltage                | 3                   | I <sub>I</sub> = 0                               | 0   | 0.2              | 2   | V    |
| I <sub>OS</sub>                  | Short-circuit output current <sup>†</sup> | 4                   | V <sub>CC1</sub> = 5.5 V, V <sub>I</sub> = -5 V  | -10 | -20              | -40 | mA   |
| I <sub>CC1</sub>                 | Supply current from V <sub>CC1</sub>      | 5                   | V <sub>CC1</sub> = 5.5 V, T <sub>A</sub> = 25°C  | 20  | 35               |     | mA   |
| I <sub>CC2</sub>                 | Supply current from V <sub>CC2</sub>      |                     | V <sub>CC2</sub> = 13.2 V, T <sub>A</sub> = 25°C | 23  | 40               |     |      |

<sup>†</sup>Not more than one output should be shorted at a time.

<sup>‡</sup>All typical values are at V<sub>CC1</sub> = 5 V, T<sub>A</sub> = 25°C.


NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more-negative voltage.

switching characteristics, V<sub>CC1</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10

| PARAMETER        | TEST FIGURE | TEST CONDITIONS                                | MIN | TYP | MAX | UNIT |
|------------------|-------------|--|-----|-----|-----|------|
| t <sub>PLH</sub> | 6           | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 390 Ω |     | 22  |     | ns   |
| t <sub>PHL</sub> |             |  |     | 20  |     | ns   |
| t <sub>TLH</sub> |             |  |     | 9   |     | ns   |
| t <sub>THL</sub> |             |  |     | 6   |     | ns   |

### TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE vs INPUT VOLTAGE




NOTE 3: For normal operation, the threshold controls are connected to V<sub>CC1</sub>, pin 15. For fail-safe operation, the threshold controls are open.




# TYPE SN75154 QUADRUPLE LINE RECEIVER

schematic



Component values shown are nominal

 ... Substrate


NOTE 4: When using VCC1 (pin 15), VCC2 (pin 16) may be left open or shorted to VCC1. When using VCC2, VCC1 must be left open or connected to the threshold control pins.

TEXAS INSTRUMENTS

# TYPE SN75154 QUADRUPLE LINE RECEIVER

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits†



NOTES: A. Momentarily apply  $-5$  V, then  $0.8$  V.  
B. Momentarily apply  $5$  V, then ground.

FIGURE 1— $V_{IH}$ ,  $V_{IL}$ ,  $V_{T+}$ ,  $V_{T-}$ ,  $V_{OH}$ ,  $V_{OL}$ .

TEST TABLE

| TEST                                   | MEASURE  | A       | T      | Y        | VCC1<br>(PIN 15) | VCC2<br>(PIN 16) |
|--|----------|---------|--------|----------|------------------|------------------|
| Open-circuit input<br>(fail safe)      | $V_{OH}$ | Open    | Open   | $I_{OH}$ | $4.5$ V          | Open             |
|  | $V_{OH}$ | Open    | Open   | $I_{OH}$ | Open             | $10.8$ V         |
| $V_{T+}$ min,                          | $V_{OH}$ | $0.8$ V | Open   | $I_{OH}$ | $5.5$ V          | Open             |
| $V_{T-}$ min (fail safe)               | $V_{OH}$ | $0.8$ V | Open   | $I_{OH}$ | Open             | $13.2$ V         |
| $V_{T+}$ min (normal)                  | $V_{OH}$ | Note A  | Pin 15 | $I_{OH}$ | $5.5$ V and T    | Open             |
|  | $V_{OH}$ | Note A  | Pin 15 | $I_{OH}$ | T                | $13.2$ V         |
| $V_{IL}$ max,                          | $V_{OH}$ | $-3$ V  | Pin 15 | $I_{OH}$ | $5.5$ V and T    | Open             |
| $V_{T-}$ min (normal)                  | $V_{OH}$ | $-3$ V  | Pin 15 | $I_{OH}$ | T                | $13.2$ V         |
| $V_{IH}$ min, $V_{T+}$ max,            | $V_{OL}$ | $3$ V   | Open   | $I_{OL}$ | $4.5$ V          | Open             |
| $V_{T-}$ max (fail safe)               | $V_{OL}$ | $3$ V   | Open   | $I_{OL}$ | Open             | $10.8$ V         |
| $V_{IH}$ min, $V_{T+}$ max<br>(normal) | $V_{OL}$ | $3$ V   | Pin 15 | $I_{OL}$ | $4.5$ V and T    | Open             |
|  | $V_{OL}$ | $3$ V   | Pin 15 | $I_{OL}$ | T                | $10.8$ V         |
| $V_{T-}$ max (normal)                  | $V_{OL}$ | Note B  | Pin 15 | $I_{OL}$ | $5.5$ V and T    | Open             |
|  | $V_{OL}$ | Note B  | Pin 15 | $I_{OL}$ | T                | $13.2$ V         |

TEST TABLE

| T      | VCC1<br>(PIN 15) | VCC2<br>(PIN 16) |
|--------|------------------|------------------|
| Open   | $5$ V            | Open             |
| Open   | GND              | Open             |
| Open   | Open             | Open             |
| Pin 15 | T and $5$ V      | Open             |
| GND    | GND              | Open             |
| Open   | Open             | $12$ V           |
| Open   | Open             | GND              |
| Pin 15 | T                | $12$ V           |
| Pin 15 | T                | GND              |
| Pin 15 | T                | Open             |

FIGURE 2— $r_1$




FIGURE 3— $V_{I(open)}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


TEST TABLE

| T      | VCC1<br>(PIN 15) | VCC2<br>(PIN 16) |
|--------|------------------|------------------|
| Open   | $5.5$ V          | Open             |
| Pin 15 | $5.5$ V          | Open             |
| Open   | Open             | $13.2$ V         |
| Pin 15 | T                | $13.2$ V         |

# TYPE SN75154 QUADRUPLE LINE RECEIVER


## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



Each output is tested separately.

FIGURE 4— $I_{OS}$




All four line receivers are tested simultaneously.


FIGURE 5— $I_{CC}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_w = 200 \text{ ns}$ , duty cycle  $\leq 20\%$ .  
B.  $C_L$  includes probe and jig capacitance.  
C. All diodes are 1N3064.

FIGURE 6—SWITCHING TIMES

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

**LINE CIRCUITS  
featuring**

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL/DTL Compatibility

**additional features of SN55182 and  
SN75182 line receivers**

- Designed to be Interchangeable with National Semiconductor DM7820A and DM8820A
- $\pm 15$  V Common-Mode Input Voltage Range
- $\pm 15$  V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls

**additional features of SN55183 and  
SN75183 line drivers**

- Designed to be Interchangeable with National Semiconductor DM7830 and DM8830
- Short-circuit Protection of Outputs
- Output Clamp Diodes to Terminate Line Transients
- High-Current Outputs
- Quad Inputs
- Single-Ended or Differential AND/NAND Outputs

**description**

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel may be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open-circuited. A strobe input is provided which, when in the low level, disables the receiver and forces the output to a high level.

The SN55183 and SN75183 dual differential line drivers are designed to provide differential output signals with high-current capability for driving balanced lines, such as twisted-pair, at normal line impedances without high power dissipation. These devices may be used as TTL expander/phase splitters as the output stages are similar to TTL totem-pole outputs.

Both the driver and receiver are of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.


The SN55182 and SN55183 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and the SN75182 and SN75183 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ . Both devices are available in either the ceramic (J) or plastic (N) dual-in-line package.

**CONTENTS**

| Line Receivers   | Page |
|--|------|
| Schematic, Maximum Ratings, and Recommended Operating Conditions . . . . . | 4-85 |
| Electrical Characteristics and Switching Characteristics . . . . .         | 4-86 |
| Parameter Measurement Information . . . . .                                | 4-87 |
| Typical Characteristics . . . . .  | 4-87 |
| <br>Line Drivers   |      |
| Schematic, Maximum Ratings, and Recommended Operating Conditions . . . . . | 4-90 |
| Electrical Characteristics and Switching Characteristics . . . . .         | 4-91 |
| Parameter Measurement Information . . . . .                                | 4-92 |
| Typical Characteristics . . . . .  | 4-92 |
| Typical Application Data and Thermal Information . . . . .                 | 4-94 |

# TYPES SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

## schematic (each receiver)



Resistor values shown are nominal and in ohms.

## logic

FUNCTION TABLE


| STROBE | DIFF INPUT | OUTPUT |
|--------|------------|--------|
| L      | X          | H      |
| H      | H          | H      |
| H      | L          | L      |

H =  $V_I > V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max

L =  $V_I < V_{IL}$  max or  $V_{ID}$  more negative than  $V_{TL}$  max

X = irrelevant

J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 8 V            |
| Common-mode input voltage   | $\pm 20$ V     |
| Differential input voltage (see Note 2)   | $\pm 20$ V     |
| Strobe input voltage  | 8 V            |
| Output sink current   | 50 mA          |
| Continuous total dissipation at (or below) 70°C free-air temperature (see Note 3) | 600 mW         |
| Operating free-air temperature range: SN55182                                     | -55°C to 125°C |
| SN75182   | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                    | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.  
2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.  
3. For operation of SN55182 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 22.

## recommended operating conditions

|                                       | SN55182 |     |          | SN75182 |     |          | UNIT    |
|---------------------------------------|---------|-----|----------|---------|-----|----------|---------|
|                                       | MIN     | NOM | MAX      | MIN     | NOM | MAX      |         |
| Supply voltage, $V_{CC}$              | 4.5     | 5   | 5.5      | 4.5     | 5   | 5.5      | V       |
| Common-mode input voltage, $V_{IC}$   |         |     | $\pm 15$ |         |     | $\pm 15$ |         |
| High-level output current, $I_{OH}$   |         |     | -400     |         |     | -400     | $\mu$ A |
| Low-level output current, $I_{OL}$    |         |     | 16       |         |     | 16       | mA      |
| Operating free-air temperature, $T_A$ | -55     |     | 125      | 0       |     | 70       | °C      |

# TYPES SN55182, SN75182

## DUAL DIFFERENTIAL LINE RECEIVERS

electrical characteristics over recommended ranges of  $V_{CC}$ ,  $V_{IC}$ , and operating free-air temperature (unless otherwise noted)

| PARAMETER               |   | TEST CONDITIONS†                   |  | MIN  | TYP‡ | MAX  | UNIT          |    |
|-------------------------|---|------------------------------------|--|------|------|------|---------------|----|
| $V_{TH}$                | Differential input high-threshold voltage | $V_O = 2.5\text{ V}$ ,             | $V_{IC} = -3\text{ V to }3\text{ V}$   |      |      | 0.5  | V             |    |
|                         |   | $I_{OH} = -400\ \mu\text{A}$       | $V_{IC} = -15\text{ V to }15\text{ V}$ |      |      | 1    |               |    |
| $V_{TL}$                | Differential input low-threshold voltage  | $V_O = 0.4\text{ V}$ ,             | $V_{IC} = -3\text{ V to }3\text{ V}$   |      |      | -0.5 | V             |    |
|                         |   | $I_{OL} = 16\text{ mA}$ ,          | $V_{IC} = -15\text{ V to }15\text{ V}$ |      |      | -1   |               |    |
| $V_{IH}(\text{strobe})$ | High-level strobe input voltage           |                                    |  | 2.1  |      | 5.5  | V             |    |
| $V_{IL}(\text{strobe})$ | Low-level strobe input voltage            |                                    |  | 0    |      | 0.9  | V             |    |
| $V_{OH}$                | High-level output voltage                 | $V_{ID} = 1\text{ V}$ ,            | $V_{\text{strobe}} = 2.1\text{ V}$ ,   | 2.5  | 4.2  | 5.5  | V             |    |
|                         |   | $I_{OH} = -400\ \mu\text{A}$       | $V_{\text{strobe}} = 0.4\text{ V}$ ,   | 2.5  | 4.2  | 5.5  |               |    |
| $V_{OL}$                | Low-level output voltage                  | $V_{ID} = -1\text{ V}$ ,           | $V_{\text{strobe}} = 2.1\text{ V}$ ,   |      |      |      | V             |    |
|                         |   | $I_{OL} = 16\text{ mA}$            |  | 0.25 |      | 0.4  |               |    |
| $I_I$                   | Input current                             | Inverting input                    | $V_{IC} = 15\text{ V}$                 |      | 3    | 4.2  | mA            |    |
|                         |   |                                    | $V_{IC} = 0\text{ V}$                  |      | 0    | 0.5  |               |    |
|                         |   |                                    | $V_{IC} = -15\text{ V}$                |      | -3   | -4.2 |               |    |
|                         |   | Noninverting input                 | $V_{IC} = 15\text{ V}$                 |      | 5    | 7    | mA            |    |
|                         |   |                                    | $V_{IC} = 0\text{ V}$                  |      | -1   | -1.4 |               |    |
|                         |   |                                    | $V_{IC} = -15\text{ V}$                |      | -7   | -9.8 |               |    |
| $I_{SH}$                | High-level strobe current                 | $V_{\text{strobe}} = 5.5\text{ V}$ |  |      |      | 5    | $\mu\text{A}$ |    |
| $I_{SL}$                | Low-level strobe current                  | $V_{\text{strobe}} = 0$            |  |      |      | -1   | -1.4          | mA |
| $r_i$                   | Input resistance                          | Inverting input                    |  | 3.6  | 5    |      | k $\Omega$    |    |
|                         |   | Noninverting input                 |  | 1.8  | 2.5  |      | k $\Omega$    |    |
| $R_T$                   | Line terminating resistance               | $T_A = 25^\circ\text{C}$           |  | 120  | 170  | 250  | $\Omega$      |    |
| $I_{OS}$                | Short-circuit output current              | $V_{CC} = 5.5\text{ V}$ ,          | $V_O = 0$                              | -2.8 | -4.5 | -6.7 | mA            |    |
| $I_{CC}$                | Supply current<br>(average per receiver)  | $V_{IC} = 15\text{ V}$ ,           | $V_{ID} = -1\text{ V}$                 |      | 4.2  | 6    | mA            |    |
|                         |   | $V_{IC} = 0$ ,                     | $V_{ID} = -0.5\text{ V}$               |      | 6.8  | 10.2 |               |    |
|                         |   | $V_{IC} = -15\text{ V}$ ,          | $V_{ID} = -1\text{ V}$                 |      | 9.4  | 14   |               |    |

† Unless otherwise noted,  $V_{\text{strobe}} > 2.1\text{ V}$  or open.

‡ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and  $V_{IC} = 0$ .



### switching characteristics, $V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$

| PARAMETER    | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|--------------|--|-----|-----|-----|------|
| $t_{PLH}(D)$ | Propagation delay time, low-to-high-level output from differential input |     | 18  | 40  | ns   |
| $t_{PHL}(D)$ | Propagation delay time, high-to-low-level output from differential input |     | 31  | 45  | ns   |
| $t_{PLH}(S)$ | Propagation delay time, low-to-high-level output from strobe input       |     | 9   | 30  | ns   |
| $t_{PHL}(S)$ | Propagation delay time, high-to-low-level output from strobe input       |     | 15  | 25  | ns   |

$R_L = 400\ \Omega$ ,  
 $C_L = 15\text{ pF}$ ,  
See Figure 1

# TYPES SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 10$  ns,  $t_f = 10$  ns,  $t_w = 0.5 \pm 0.1 \mu$ s, PRR = 1 MHz.  
B.  $C_L$  includes probe and jig capacitance.  
C. All diodes are 1N3064 or equivalent.

FIGURE 1—PROPAGATION DELAY TIMES

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4

# TYPES SN55182, SN75182

## DUAL DIFFERENTIAL LINE RECEIVERS

### TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE  
VS  
FREE-AIR TEMPERATURE




FIGURE 5

VOLTAGE TRANSFER CHARACTERISTICS




FIGURE 6

INPUT CURRENT  
VS  
INPUT VOLTAGE




FIGURE 7

TERMINATING RESISTANCE  
VS  
FREE-AIR TEMPERATURE




FIGURE 8



# TYPES SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

## TYPICAL CHARACTERISTICS




FIGURE 9




FIGURE 10





FIGURE 11



INPUT PULSE FOR FIGURE 11




FIGURE 12





FIGURE 13

NOTE 4: Figure 11 shows the maximum width of the illustrated pulse that can be applied differentially without the output changing from the low to high level.

# TYPES SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS


schematic (each driver)



Resistor values shown are nominal and in ohms.

$\nabla$  . . .  $V_{CC}$  bus

J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 7 V            |
| Input voltage   | 5.5 V          |
| Duration of output short-circuit (see Note 2)   | 1 s            |
| Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 3) | 600 mW         |
| Operating free-air temperature range, SN55183   | -55°C to 125°C |
| SN75183   | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                          | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                          | 260°C          |

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.  
 2. Not more than one output should be shorted to ground at a time.  
 3. For operation of SN55183 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 22.

## recommended operating conditions

|                                       | SN55183 |     |     | SN75183 |     |      | UNIT |
|---------------------------------------|---------|-----|-----|---------|-----|------|------|
|                                       | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| Supply voltage, $V_{CC}$              | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| High-level output current, $I_{OH}$   |         |     | -40 |         |     | -40  | mA   |
| Low-level output current, $I_{OL}$    |         |     | 40  |         |     | 40   | mA   |
| Operating free-air temperature, $T_A$ | -55     |     | 125 | 0       |     | 70   | °C   |

# TYPES SN55183, SN75183

## DUAL DIFFERENTIAL LINE DRIVERS

electrical characteristics over recommended ranges of  $V_{CC}$  and operating free-air temperature (unless otherwise noted)

| PARAMETER |   | TEST CONDITIONS   | MIN  | TYP <sup>†</sup> | MAX  | UNIT          |
|-----------|---|---|--|------------------|------|---------------|
| $V_{IH}$  | High-level input voltage                  |   | 2  |                  |      | V             |
| $V_{IL}$  | Low-level input voltage                   |   |  |                  | 0.8  | V             |
| $V_{OH}$  | High-level output voltage                 | $V_{IH} = 2\text{ V}, I_{OH} = -0.8\text{ mA}$<br>$V_{IH} = 2\text{ V}, I_{OH} = -40\text{ mA}$     | 2.4  | 3.3              |      | V             |
| $V_{OL}$  | Low-level output voltage                  |   | $V_{IL} = 0.8\text{ V}, I_{OL} = 32\text{ mA}$<br>$V_{IL} = 0.8\text{ V}, I_{OL} = 40\text{ mA}$ | 0.2              | 0.4  |               |
| $V_{OH}$  | High-level output voltage                 | $V_{IL} = 0.8\text{ V}, I_{OH} = -0.8\text{ mA}$<br>$V_{IL} = 0.8\text{ V}, I_{OH} = -40\text{ mA}$ | 2.4  | 3.3              |      | V             |
| $V_{OL}$  | Low-level output voltage                  |   | $V_{IH} = 2\text{ V}, I_{OL} = 32\text{ mA}$<br>$V_{IH} = 2\text{ V}, I_{OL} = 40\text{ mA}$     | 0.2              | 0.4  |               |
| $I_{IH}$  | High-level input current                  | $V_{IH} = 2.4\text{ V}$   |  |                  | 120  | $\mu\text{A}$ |
| $I_I$     | Input current at maximum input voltage    | $V_{IH} = 5.5\text{ V}$   |  |                  | 2    | mA            |
| $I_{IL}$  | Low-level input current                   | $V_{IL} = 0.4\text{ V}$   |  |                  | -4.8 | mA            |
| $I_{OS}$  | Short-circuit output current <sup>‡</sup> | $V_{CC} = 5\text{ V}, T_A = 125^\circ\text{C}$  | -40  | -100             | -120 | mA            |
| $I_{CC}$  | Supply current (average per driver)       | $V_{CC} = 5\text{ V},$ All inputs at 5 V,<br>No load  |  | 10               | 18   | mA            |

<sup>†</sup>All typical values are at  $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$ .


<sup>‡</sup>Not more than one output should be shorted to ground at a time.

switching characteristics,  $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$


| PARAMETER |   | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|-----------|---|---|-----|-----|-----|------|
| $t_{PLH}$ | Propagation delay time, low-to-high-level Y output            | $C_L = 15\text{ pF},$<br>See Figure 14(a)                         | 8   | 12  |     | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level Y output            |   | 12  | 18  |     | ns   |
| $t_{PLH}$ | Propagation delay time, low-to-high-level Z output            | $C_L = 15\text{ pF},$<br>See Figure 14(a)                         | 6   | 12  |     | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level Z output            |   | 6   | 8   |     | ns   |
| $t_{PLH}$ | Propagation delay time, low-to-high-level differential output | $Z_L = 100\ \Omega$ in series<br>with 500 pF,<br>See Figure 14(b) | 9   | 16  |     | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level differential output |   | 8   | 16  |     | ns   |

# TYPES SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS


## PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT



VOLTAGE WAVEFORMS  
(a)—OUTPUTS Y AND Z



TEST CIRCUIT



VOLTAGE WAVEFORMS  
(b)—DIFFERENTIAL OUTPUT

- NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = 10$  ns,  $t_f = 10$  ns,  $t_w = 0.5 \mu$ s, PRR = 1 MHz.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. Waveforms are monitored on an oscilloscope with  $R_{in} > 1 M\Omega$ .

FIGURE 14—PROPAGATION DELAY TIMES

## TYPICAL CHARACTERISTICS

THRESHOLD VOLTAGE  
VS  
FREE-AIR TEMPERATURE




FIGURE 15

HIGH-LEVEL OUTPUT VOLTAGE  
VS  
OUTPUT CURRENT




FIGURE 16

# TYPES SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

## TYPICAL CHARACTERISTICS




FIGURE 17




FIGURE 18




FIGURE 19





FIGURE 20

# TYPES SN55182, SN75182, SN55183, SN75183 DUAL DIFFERENTIAL RECEIVERS AND DRIVERS

## TYPICAL APPLICATION DATA



NOTES: A. A capacitor may be used for dc isolation of the line terminating resistor. The exact value of this capacitor depends on the data transmission rate.

B. Use of this capacitor to control response time is optional.

FIGURE 21—TRANSMISSION OF DIGITAL DATA OVER TWISTED-PAIR LINE

## THERMAL INFORMATION

SN55182, SN55183  
DISSIPATION DERATING CURVE




FIGURE 22

# SYSTEMS INTERFACE CIRCUIT

# TYPE SN75188 QUADRUPLE LINE DRIVER


BULLETIN NO. DL-S 7311874, SEPTEMBER 1973

- Meets Specifications of EIA RS-232C
- Designed to be Interchangeable with Motorola MC1488L
- Current-Limited Output . . . 10 mA Typical
- Power-Off Output Impedance . . . 300  $\Omega$  Min
- Slew Rate Control by Load Capacitor
- Flexible Supply Voltage Range
- Input Compatible with Most TTL and DTL Circuits

## description

The SN75188 is a monolithic quadruple line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard RS-232C. The device is characterized for operation from 0°C to 75°C.


## schematic (each driver)



FUNCTION TABLE

| A | B | Y |
|---|---|---|
| H | H | L |
| L | X | H |
| X | L | H |

H = high level, L = low level,  
X = irrelevant



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                |
|--|----------------|
| Supply voltage $V_{CC+}$ at (or below) 25°C free-air temperature (see Notes 1 and 2) | 15 V           |
| Supply voltage $V_{CC-}$ at (or below) 25°C free-air temperature (see Notes 1 and 2) | -15 V          |
| Input voltage range  | -15 V to 7 V   |
| Output voltage range   | -15 V to 15 V  |
| Continuous total dissipation at (or below) 54°C free-air temperature (see Note 3)    | 1 W            |
| Operating free-air temperature range   | 0°C to 75°C    |
| Storage temperature range  | -65°C to 175°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                       | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                       | 260°C          |

- NOTES: 1. All voltage values are with respect to the network ground terminal.  
2. For operation above 25°C free-air temperature, refer to the Maximum Supply Voltage Curve, Figure 6.  
3. Derate linearly to 780 mW at 75°C free-air temperature at the rate of 10.4 mW/°C.

# TYPE SN75188

## QUADRUPLE LINE DRIVER

electrical characteristics over operating free-air temperature range,  $V_{CC+} = 9\text{ V}$ ,  $V_{CC-} = -9\text{ V}$   
(unless otherwise noted)

| PARAMETER           |  | TEST CONDITIONS   |  | MIN                 | TYP <sup>†</sup> | MAX    | UNIT          |     |
|---------------------|--|---|--|---------------------|------------------|--------|---------------|-----|
| $V_{IH}$            | High-level input voltage                   |   |  | 1.9                 |                  |        | V             |     |
| $V_{IL}$            | Low-level input voltage                    |   |  |                     |                  | 0.8    | V             |     |
| $V_{OH}$            | High-level output voltage                  | $V_{IL} = 0.8\text{ V}$ ,<br>$R_L = 3\text{ k}\Omega$                 | $V_{CC+} = 9\text{ V}$ ,<br>$V_{CC-} = -9\text{ V}$                | 6                   | 7                |        | V             |     |
|                     |  |   | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_{CC-} = -13.2\text{ V}$          | 9                   | 10.5             |        |               |     |
| $V_{OL}$            | Low-level output voltage                   | $V_{IH} = 1.9\text{ V}$ ,<br>$R_L = 3\text{ k}\Omega$                 | $V_{CC+} = 9\text{ V}$ ,<br>$V_{CC-} = -9\text{ V}$                |                     | -7               | -6     | V             |     |
|                     |  |   | $V_{CC+} = 13.2\text{ V}$ ,<br>$V_{CC-} = -13.2\text{ V}$          |                     | -10.5            | -9     |               |     |
| $I_{IH}$            | High-level input current                   | $V_I = 5\text{ V}$  |  |                     |                  | 10     | $\mu\text{A}$ |     |
| $I_{IL}$            | Low-level input current                    | $V_I = 0$   |  |                     |                  | -1     | -1.6          | mA  |
| $I_{OS(H)}$         | Short-circuit output current at high level | $V_I = 0.8\text{ V}$  | $V_O = 0$  | -6                  | -10              | -12    | mA            |     |
| $I_{OS(L)}$         | Short-circuit output current at low level  | $V_I = 1.9\text{ V}$  | $V_O = 0$  | 6                   | 10               | 12     | mA            |     |
| $r_o$               | Output resistance, power off               | $V_{CC+} = 0$ , $V_{CC-} = 0$ ,<br>$V_O = -2\text{ V to } 2\text{ V}$ |  | 300                 |                  |        | $\Omega$      |     |
| $I_{CC+}$           | Supply current from $V_{CC+}$              | No load   | $V_{CC+} = 9\text{ V}$ ,<br>All inputs at 1.9 V                    |                     | 15               | 20     | mA            |     |
|                     |  |   | All inputs at 0.8 V  |                     | 4.5              | 6      |               |     |
|                     |  |   | $V_{CC+} = 12\text{ V}$ ,<br>All inputs at 1.9 V                   |                     | 19               | 25     |               |     |
|                     |  |   | All inputs at 0.8 V  |                     | 5.5              | 7      |               |     |
|                     |  |   | $V_{CC+} = 15\text{ V}$ ,<br>No load,<br>$T_A = 25^\circ\text{C}$  | All inputs at 1.9 V |                  |        |               | 34  |
| All inputs at 0.8 V |  |   |  | 12                  |                  |        |               |     |
| $I_{CC-}$           | Supply current from $V_{CC-}$              | No load   | $V_{CC-} = -9\text{ V}$ ,<br>All inputs at 1.9 V                   |                     | -13              | -17    | mA            |     |
|                     |  |   | All inputs at 0.8 V  |                     |                  | -0.015 |               |     |
|                     |  |   | $V_{CC-} = -12\text{ V}$ ,<br>All inputs at 1.9 V                  |                     |                  | -18    |               | -23 |
|                     |  |   | All inputs at 0.8 V  |                     |                  | -0.015 |               |     |
|                     |  |   | $V_{CC-} = -15\text{ V}$ ,<br>No load,<br>$T_A = 25^\circ\text{C}$ | All inputs at 1.9 V |                  |        |               | -34 |
| All inputs at 0.8 V |  |   |  | -2.5                |                  |        |               |     |
| $P_D$               | Total power dissipation                    | No load   | $V_{CC+} = 9\text{ V}$ , $V_{CC-} = -9\text{ V}$                   |                     |                  | 333    | mW            |     |
|                     |  |   | $V_{CC+} = 12\text{ V}$ , $V_{CC-} = -12\text{ V}$                 |                     |                  | 576    |               |     |
|                     |  |   | No load  |                     |                  |        |               |     |

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTE 4. The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if  $-6\text{ V}$  is a maximum, the typical value is a more-negative voltage.

switching characteristics,  $V_{CC+} = 9\text{ V}$ ,  $V_{CC-} = -9\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER |  | TEST CONDITIONS  |  | MIN          | TYP | MAX | UNIT          |
|-----------|--|--|--|--------------|-----|-----|---------------|
| $t_{PLH}$ | Propagation delay time, low-to-high-level output       | $R_L = 3\text{ k}\Omega$ ,<br>$C_L = 15\text{ pF}$                               |  |              | 220 | 375 | ns            |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output       |  |  |              | 100 | 175 | ns            |
| $t_{TLH}$ | Transition time, low-to-high-level output <sup>‡</sup> | See Figure 1   |  |              | 55  | 100 | ns            |
| $t_{THL}$ | Transition time, high-to-low-level output <sup>‡</sup> |  |  |              | 45  | 75  | ns            |
| $t_{TLH}$ | Transition time, low-to-high-level output <sup>§</sup> | $R_L = 3\text{ k}\Omega\text{ to } 7\text{ k}\Omega$ ,<br>$C_L = 2500\text{ pF}$ |  |              | 2.5 |     | $\mu\text{s}$ |
| $t_{THL}$ | Transition time, high-to-low-level output <sup>§</sup> |  |  | See Figure 1 |     | 3.0 | $\mu\text{s}$ |



<sup>‡</sup>Measured between 10% and 90% points of output waveform.

<sup>§</sup>Measured between +3 V and -3 V points of output waveform (EIA RS-232C conditions)



# TYPE SN75188 QUADRUPLE LINE DRIVER





## PARAMETER MEASUREMENT INFORMATION



NOTE: A. The pulse generator has the following characteristics:  $t_w = 0.5 \mu s$ , PRR = 1 MHz,  $Z_0 = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.


FIGURE 1—PROPAGATION AND TRANSITION TIMES

## TYPICAL CHARACTERISTICS



# TYPE SN75188 QUADRUPLE LINE DRIVER

## THERMAL INFORMATION MAXIMUM SUPPLY VOLTAGE vs FREE-AIR TEMPERATURE



## TYPICAL APPLICATION DATA




FIGURE 7—LOGIC TRANSLATOR APPLICATIONS

# SYSTEMS INTERFACE CIRCUITS


# TYPES SN75189, SN75189A QUAD LINE RECEIVERS

BULLETIN NO. DL-S 7312035, SEPTEMBER 1973

- Input Resistance . . . 3 k $\Omega$  to 7 k $\Omega$
- Input Signal Range . . .  $\pm 30$  V
- Fully Interchangeable with Motorola MC1489, MC1489A
- Operates From Single 5-V Supply

- Built-in Input Hysteresis (Double Thresholds)
- Response Control Provides:  
Input Threshold Shifting  
Input Noise Filtering
- Satisfies Requirements of EIA RS-232-C


schematic (each receiver)



|    | SN75189 | SN75189A |
|----|---------|----------|
| R1 | 10 k    | 2 k      |

Resistor values shown are nominal and in ohms.

J O R N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



## description

The SN75189 and SN75189A are monolithic quadruple line receivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. A separate response control terminal is provided for each receiver. A resistor or a resistor and bias voltage can be connected between this terminal and ground to shift the input threshold voltage levels. An external capacitor can be connected from this terminal to ground to provide input noise filtering.

## absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 10 V           |
| Input voltage   | $\pm 30$ V     |
| Output current  | 20 mA          |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) | 1 W            |
| Operating free-air temperature range  | 0°C to 75°C    |
| Storage temperature range   | -65°C to 175°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                    | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

NOTES: 1. Voltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 12.

# TYPES SN75189, SN75189A

## QUAD LINE RECEIVERS

electrical characteristics over operating free-air temperature range,  $V_{CC} = 5V \pm 1\%$ , (unless otherwise noted)

| PARAMETER                                 | TEST FIGURE | TEST CONDITIONS†                  | SN75189 |       | SN75189A |      |       | UNIT |     |
|---|-------------|-----------------------------------|---------|-------|----------|------|-------|------|-----|
|   |             |                                   | MIN     | TYP‡  | MAX      | MIN  | TYP‡  |      | MAX |
| $V_{T+}$ Positive-going threshold voltage | 1           |                                   | 1       |       | 1.5      | 1.75 | 1.9   | 2.25 | V   |
| $V_{T-}$ Negative-going threshold voltage | 1           |                                   | 0.75    |       | 1.25     | 0.75 | 0.97  | 1.25 | V   |
| $V_{OH}$ High-level output voltage        | 1           | $V_I = 0.75V$ , $I_{OH} = -0.5mA$ | 2.6     | 4     | 5        | 2.6  | 4     | 5    | V   |
|   |             | Input open, $I_{OH} = -0.5mA$     | 2.6     | 4     | 5        | 2.6  | 4     | 5    |     |
| $V_{OL}$ Low-level output voltage         | 1           | $V_I = 3V$ , $I_{OL} = 10mA$      |         | 0.2   | 0.45     |      | 0.2   | 0.45 | V   |
| $I_{IH}$ High-level input current         | 2           | $V_I = 25V$                       |         | 3.6   | 8.3      |      | 3.6   | 8.3  | mA  |
|   |             | $V_I = 3V$                        |         | 0.43  |          |      | 0.43  |      |     |
| $I_{IL}$ Low-level input current          | 2           | $V_I = -25V$                      |         | -3.6  | -8.3     |      | -3.6  | -8.3 | mA  |
|   |             | $V_I = -3V$                       |         | -0.43 |          |      | -0.43 |      |     |
| $I_{OS}$ Short-circuit output current     | 3           |                                   |         | -3    |          | -3   |       | mA   |     |
| $I_{CC}$ Supply current                   | 2           | $V_I = 5V$ , Outputs open         |         | 20    | 26       |      | 20    | 26   | mA  |

†All characteristics are measured with the response control terminal open.

‡All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

switching characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS†                  | MIN | TYP | MAX | UNIT |
|--|-------------|-----------------------------------|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 4           | $C_L = 15pF$ , $R_L = 3.9k\Omega$ |     | 25  | 85  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             | $C_L = 15pF$ , $R_L = 390\Omega$  |     | 25  | 50  |      |
| $t_{TLH}$ Transition time, low-to-high-level output        |             | $C_L = 15pF$ , $R_L = 3.9k\Omega$ |     | 120 | 175 | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             | $C_L = 15pF$ , $R_L = 390\Omega$  |     | 10  | 20  |      |

### PARAMETER MEASUREMENT INFORMATION‡




FIGURE 1— $V_{T+}$ ,  $V_{T-}$ ,  $V_{OH}$ ,  $V_{OL}$




FIGURE 2— $I_{IH}$ ,  $I_{IL}$ ,  $I_{CC}$






FIGURE 3— $I_{OS}$



TEST CIRCUIT

- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50\Omega$ ,  $t_w = 500ns$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064 or equivalent.







VOLTAGE WAVEFORMS

FIGURE 4—SWITCHING TIMES

§ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.





# TYPES SN75189, SN75189A QUAD LINE RECEIVERS

## TYPICAL CHARACTERISTICS



# TYPES SN75189, SN75189A QUAD LINE RECEIVERS

## TYPICAL CHARACTERISTICS



**NOTE 3:** This figure shows the maximum amplitude of a positive-going pulse that, starting from zero volts, will not cause a change of the output level.

# **MOS Memory Interface Circuits**





# MOS MEMORY INTERFACE CIRCUITS SELECTION GUIDE

| FEATURE                    |                      | SN75361A                                      | SN75362*   | SN75366  | SN55367*<br>SN75367*                                   | SN75368*   | SN75369*                                   | SN75370   | UNIT |
|----------------------------|----------------------|---|--|--|--|--|--|---|------|
| Function                   |                      | Dual<br>TTL-MOS<br>Driver                     | Dual<br>TTL-MOS<br>Driver  | Quad<br>TTL-MOS<br>Driver  | Quad<br>TTL-CMOS<br>Driver                             | Dual<br>ECL 10K-<br>MOS<br>Driver  | Dual<br>Current<br>Input-<br>MOS<br>Driver | Dual<br>Read/Write<br>Amplifier<br>for<br>TMS4062 |      |
| Power Supplies<br>Required |                      | V <sub>CC1</sub> = 5<br>V <sub>CC2</sub> = 20 | V <sub>CC1</sub> = 5<br>V <sub>CC2</sub> = 20<br>V <sub>CC3</sub> = 24 | V <sub>CC1</sub> = 5<br>V <sub>CC2</sub> = 20<br>V <sub>CC3</sub> = 24 | V <sub>CC1</sub> = 5<br>V <sub>CC2</sub> = 12          | V <sub>CC1</sub> = 5<br>V <sub>CC2</sub> = 20<br>V <sub>CC3</sub> = 24<br>V <sub>EE</sub> = -5.2 | V <sub>CC</sub> =<br>V <sub>EE</sub> +20   | V <sub>SS</sub> = 20<br>V <sub>REF</sub> = 7      | V    |
| Output<br>Voltages         | V <sub>OH</sub> min  | V <sub>CC2</sub> -1                           | V <sub>CC2</sub> -0.3  | V <sub>CC2</sub> -0.3  | V <sub>CC2</sub> -2                                    | V <sub>CC2</sub> -0.3  | V <sub>CC</sub> -1                         | See Data<br>Sheet                                 | V    |
|                            | V <sub>OL</sub> max  | 0.3   | 0.3  | 0.3  | 0.3  | 0.3  | 0.3  |   |      |
| Propagation                | t <sub>PLH</sub> typ | 36  | 30   | 31   | 30   | 30   | 30   | See Data<br>Sheet                                 | ns   |
| Delay Times                | t <sub>PHL</sub> typ | 31  | 30   | 30   | 30   | 30   | 30   |   |      |
| Package Types              |                      | J, N, P                                       | P  | J, N   | J, JB, N, SB   | J, N   | J, N, P                                    | JB, N   |      |
| Special Features           |                      |   | V <sub>CC3</sub><br>pull-up  | V <sub>CC3</sub><br>pull-up  | Three-State<br>outputs,<br>Short-circuit<br>protection | V <sub>CC3</sub><br>pull-up  | Series<br>resistor<br>input                | Variable<br>supply<br>voltages                    |      |

\*To be announced


# SYSTEMS INTERFACE CIRCUITS

# TYPES SN55180, SN75180 DUAL TTL-TO-MOS LEVEL CONVERTERS


BULLETIN NO. DL-S 7311765, AUGUST 1972—REVISED SEPTEMBER 1973

- Output Compatible with All MOS Devices
- Inputs Fully Compatible with Most TTL and DTL Circuits
- Designed to be Interchangeable with National Semiconductor DM7800 and DM8800
- Standard 5 V Logic Supply Voltage
- Variable VCC2 and VCC3 Supply Voltages
- 31-Volt Maximum Output Swing
- 1 mW Dissipation with Output at High Level

schematic



Resistor values shown are nominal and in ohms.



## description

The SN55180 and SN75180 are dual voltage-level converters designed for interfacing between TTL or DTL voltage levels and those levels associated with high-impedance junction or MOS FET-type devices. These devices offer the system designer the flexibility of tailoring the output voltage swing to his application. This can be accomplished by varying the VCC2 and VCC3 supply voltage within the ranges shown in Figure 1. Typical applications include interfacing with MOS shift registers and analog gates.

The SN55180 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN75180 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |  |
|---|--|
| Supply voltage VCC1 (see Note 1)  | 7 V  |
| Supply voltage VCC2 (see Note 1)  | -30 V  |
| Supply voltage VCC3 (see Note 1)  | 30 V   |
| VCC3 to VCC2 voltage differential   | 40 V   |
| Input voltage (see Note 1)  | 5.5 V  |
| Continuous total dissipation at (or below) $70^{\circ}\text{C}$ free-air temperature (see Note 2) | 300 mW   |
| Operating free-air temperature range: SN55180 Circuits  | $-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ |
| SN75180 Circuits  | $0^{\circ}\text{C}$ to $70^{\circ}\text{C}$    |
| Storage temperature range   | $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$ |
| Lead temperature 1/16 inch from case for 60 seconds   | $300^{\circ}\text{C}$                          |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation of the SN55180 above  $70^{\circ}\text{C}$  free-air temperature, refer to Dissipation Derating Curve, Figure 6.

# TYPES SN55180, SN75180 DUAL TTL-TO-MOS LEVEL CONVERTERS

## recommended operating conditions

|  | SN55180 |     |     | SN75180 |     |      | UNIT |
|--|---------|-----|-----|---------|-----|------|------|
|  | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| Supply voltage, $V_{CC1}$                | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| Supply voltage, $V_{CC2}$ (See Figure 1) | -8      |     | -25 | -8      |     | -25  | V    |
| Supply voltage, $V_{CC3}$ (See Figure 1) |         |     | +25 |         |     | +25  | V    |
|  |         |     | -20 |         |     | -20  | V    |
| Operating free-air temperature, $T_A$    | -55     |     | 125 | 0       |     | 70   | °C   |

Figure 1 shows the boundary conditions within which it is recommended that the SN55180 and SN75180 be operated for proper functioning of these converters. The range of operation for supply  $V_{CC2}$  is shown on the horizontal axis.  $V_{CC2}$  must be between -25 V and -8 V. The allowable range for  $V_{CC3}$  is governed by  $V_{CC2}$ . After a value for  $V_{CC2}$  has been chosen,  $V_{CC3}$  may be selected as any value along a vertical line passing through the  $V_{CC2}$  value and terminated by the boundaries of the recommended operating region. A voltage difference between supplies of at least 5 volts should be maintained for adequate output voltage swing.




FIGURE 1

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see note 3)

| PARAMETER   | TEST CONDITIONS†  | MIN             | TYP‡ | MAX           | UNIT          |
|---|---|-----------------|------|---------------|---------------|
| $V_{IH}$ High-level input voltage   |   | 2               |      |               | V             |
| $V_{IL}$ Low-level input voltage  |   |                 |      | 0.8           | V             |
| $V_{OH}$ High-level output voltage  | $V_{CC1} = \text{MIN}$ , $V_I = 0.8 \text{ V}$ , $I_{OH} = 0$ | $V_{CC3} - 0.2$ |      |               | V             |
| $V_{OL}$ Low-level output voltage   | $V_{CC1} = \text{MIN}$ , $V_I = 2 \text{ V}$                  |                 |      | $V_{CC2} + 2$ | V             |
| $R_{\text{pull-up}}$ Output pull-up resistor (internal)                     | $T_A = 25^\circ\text{C}$                                      | 11.5            | 16   | 20            | k $\Omega$    |
| $I_{IH}$ High-level input current   | $V_{CC1} = \text{MAX}$ , $V_I = 2.4 \text{ V}$                |                 |      | 5             | $\mu\text{A}$ |
| $I_I$ Input current at maximum input voltage                                | $V_{CC1} = \text{MAX}$ , $V_I = 5.5 \text{ V}$                |                 |      | 1             | mA            |
| $I_{IL}$ Low-level input current  | $V_{CC1} = \text{MAX}$ , $V_I = 0.4 \text{ V}$                |                 | 0.2  | 0.4           | mA            |
| $I_{CC1(H)}$ Supply current from $V_{CC1}$ , outputs high (both converters) | $V_{CC1} = \text{MAX}$ , all inputs at 0 V, outputs open      |                 | 440  | 820           | $\mu\text{A}$ |
| $I_{CC1(L)}$ Supply current from $V_{CC1}$ , outputs low (both converters)  | $V_{CC1} = \text{MAX}$ , all inputs at 4.5 V, outputs open    |                 | 1.7  | 3.2           | mA            |
| $I_{CC3(H)}$ Supply current from $V_{CC3}$ , outputs high (both converters) | $V_{CC3} = \text{MAX}$ , all inputs at 0.8 V, outputs open    |                 |      | 20            | $\mu\text{A}$ |

NOTE 3: Minimum and maximum limits apply for all allowable values of  $V_{CC2}$  and  $V_{CC3}$ .

† For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type.

## switching characteristics


| PARAMETER  | TEST FIGURE | TEST CONDITIONS                      | MIN | TYP‡ | MAX | UNIT |
|--|-------------|--------------------------------------|-----|------|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 2           | $C_L = 15 \text{ pF}$ , See Figure 2 |     | 85   |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             | $C_L = 15 \text{ pF}$ , See Figure 2 |     | 85   |     | ns   |

‡ All typical values are at  $V_{CC1} = 5 \text{ V}$ ,  $V_{CC2} = -22 \text{ V}$ ,  $V_{CC3} = 8 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


# TYPES SN55180, SN75180

## DUAL TTL-TO-MOS LEVEL CONVERTERS

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 10 \text{ ns}$ ,  $t_f = 10 \text{ ns}$ , PRR = 500 kHz,  $t_w = 500 \text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 2

### TYPICAL CHARACTERISTICS†




FIGURE 3




FIGURE 4




FIGURE 5

†Data for temperatures below 0°C and above 70°C is applicable to SN55180 circuits only.

# TYPES SN55180, SN75180 DUAL TTL-TO-MOS LEVEL CONVERTERS

## THERMAL INFORMATION




FIGURE 6

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

AS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

# SYSTEMS INTERFACE CIRCUITS

# TYPES SN75207, SN75208 DUAL SENSE AMPLIFIERS FOR MOS MEMORIES

BULLETIN NO. DL-S 7311793, JULY 1973

## features

- Plug-in Replacement for SN75107A, SN75108A with Improved Characteristics
- $\pm 10$  mV Guaranteed Input Sensitivity
- TTL Compatible
- Standard Supply Voltages . . .  $\pm 5$  V
- Differential Input Common-Mode Voltage Range of  $\pm 3$  V
- Strobe Inputs for Channel Selection

## applications

- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver

## description


The SN75207 and SN75208 are pin-for-pin replacements for the SN75107A and SN75108A, respectively. The improved input sensitivity makes them more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes them more useful in line receiver applications by allowing use of longer transmission line lengths. The SN75207 features a TTL-compatible active-pull-up output. The SN75208 features an open-collector output that permits wired-AND logic connections with similar output configurations. Both devices are designed for operation from 0°C to 70°C and are available in the ceramic dual-in-line (J) package or in the plastic dual-in-line (N) package.

FUNCTION TABLE

| DIFFERENTIAL<br>INPUTS<br>A-B | STROBES |   | OUTPUT<br>Y   |
|-------------------------------|---------|---|---------------|
|                               | G       | S |               |
| $V_{ID} \geq 10$ mV           | X       | X | H             |
| $-10$ mV $< V_{ID} < 10$ mV   | X       | L | H             |
|                               | L       | X | H             |
| $V_{ID} \leq -10$ mV          | H       | H | INDETERMINATE |
|                               | X       | L | H             |
|                               | L       | X | H             |
|                               | H       | H | L             |


H = high level, L = low level, X = irrelevant

J OR N  
DUAL-IN-LINE PACKAGE



NC—No internal connection

## schematic



NOTES: A.  $R^* = 1$  k $\Omega$  for SN75207 and 750  $\Omega$  for SN75208.

B. Resistor values shown are nominal and in ohms.

C. Components shown with dashed lines are applicable to the SN75207 only.

$\nabla$  . . .  $V_{CC}$  bus

# TYPES SN75207, SN75208

## DUAL SENSE AMPLIFIERS FOR MOS MEMORIES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


|   |  |
|---|--|
| Supply voltage $V_{CC+}$ (see Note 1)   | 7 V  |
| Supply voltage $V_{CC-}$ (see Note 1)   | -7 V   |
| Differential input voltage (see Note 2) | $\pm 6$ V                                      |
| Common-mode input voltage (see Note 1)  | $\pm 5$ V                                      |
| Strobe input voltage (see Note 1)       | 5.5 V  |
| Operating free-air temperature          | $0^{\circ}\text{C}$ to $70^{\circ}\text{C}$    |
| Storage temperature range               | $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$ |

### recommended operating conditions (see note 3)

|  | SN75207, SN75208 |     |       | UNIT               |
|--|------------------|-----|-------|--------------------|
|  | MIN              | NOM | MAX   |                    |
| Supply voltage $V_{CC+}$ (see Note 1)                              | 4.75             | 5   | 5.25  | V                  |
| Supply voltage $V_{CC-}$ (see Note 1)                              | -4.75            | -5  | -5.25 | V                  |
| Output sink current  |                  |     | -16   | mA                 |
| Differential input voltage (see Notes 2 and 4)                     | -5 <sup>†</sup>  |     | 5     | V                  |
| Common-mode input voltage (see Notes 1 and 4)                      | -3 <sup>†</sup>  |     | 3     | V                  |
| Input voltage range, any differential input to ground (see Note 4) | -5 <sup>†</sup>  |     | 3     | V                  |
| Operating free-air temperature                                     | 0                |     | 70    | $^{\circ}\text{C}$ |

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.  
 2. Differential voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.  
 3. When using only one channel of the line receiver, the inputs of the other channel should be grounded.  
 4. The recommended combinations of input voltage fall within the shaded area of the figure below.

RECOMMENDED COMBINATIONS OF  
INPUT VOLTAGES FOR LINE  
RECEIVERS



### definition of input logic levels<sup>†</sup>

|             |  | TEST<br>FIGURE | MIN  | MAX   | UNIT |
|-------------|--|----------------|------|-------|------|
| $V_{IDH}$   | High-level input voltage between differential inputs | 1              | 0.01 | 5     | V    |
| $V_{IDL}$   | Low-level input voltage between differential inputs  | 1              | -5   | -0.01 | V    |
| $V_{IH(S)}$ | High-level input voltage at strobe inputs            | 3              | 2    | 5.5   | V    |
| $V_{IL(S)}$ | Low-level input voltage at strobe inputs             | 3              | 0    | 0.8   | V    |

<sup>†</sup>The algebraic convention, where the most-positive (least-negative) limit is designated maximum, is used in this data sheet with logic input voltage levels only.

# TYPES SN75207, SN75208

## DUAL SENSE AMPLIFIERS FOR MOS MEMORIES

electrical characteristics over operating free-air temperature range (unless otherwise noted)

| PARAMETER  | TEST FIGURE | TEST CONDITIONS†   |  |   | SN75207 |      |     | SN75208 |      |     | UNIT              |     |    |
|--|-------------|--|--|---|---------|------|-----|---------|------|-----|-------------------|-----|----|
|  |             |  |  |   | MIN     | TYP‡ | MAX | MIN     | TYP‡ | MAX |                   |     |    |
| $I_I$ Input current into 1A or 2A                      | 2           | $V_{CC+} = \text{MAX},$<br>$V_{IC} = -3 \text{ V to } 3 \text{ V}$ | $V_{CC-} = \text{MAX},$  | $V_{ID} = 0.5 \text{ V}$<br>$V_{ID} = -2 \text{ V}$ | 30      | 75   |     | 30      | 75   |     | $\mu\text{A}$     |     |    |
| $I_I$ Input current into 1B or 2B                      | 2           | $V_{CC+} = \text{MAX},$<br>$V_{IC} = -3 \text{ V to } 3 \text{ V}$ | $V_{CC-} = \text{MAX},$  | $V_{ID} = -0.5 \text{ V}$<br>$V_{ID} = 2 \text{ V}$ | 30      | 75   |     | 30      | 75   |     | $\mu\text{A}$     |     |    |
| $I_{IH}$ High-level input current into 1G or 2G        | 4           | $V_{CC+} = \text{MAX},$<br>$V_{IH(S)} = 2.4 \text{ V}$             | $V_{CC-} = \text{MAX},$  |   |         |      |     | 40      |      |     | $\mu\text{A}$     |     |    |
|  |             | $V_{CC+} = \text{MAX},$<br>$V_{IH(S)} = \text{MAX } V_{CC+}$       | $V_{CC-} = \text{MAX},$  |   |         |      |     | 1       |      |     | 1                 | mA  |    |
| $I_{IL}$ Low-level input current into 1G or 2G         | 4           | $V_{CC+} = \text{MAX},$<br>$V_{IL(S)} = 0.4 \text{ V}$             | $V_{CC-} = \text{MAX},$  |   |         |      |     | -1.6    |      |     | mA                |     |    |
| $I_{IH}$ High-level input current into S               | 4           | $V_{CC+} = \text{MAX},$<br>$V_{IH(S)} = 2.4 \text{ V}$             | $V_{CC-} = \text{MAX},$  |   |         |      |     | 80      |      |     | $\mu\text{A}$     |     |    |
|  |             | $V_{CC+} = \text{MAX},$<br>$V_{IH(S)} = \text{MAX } V_{CC+}$       | $V_{CC-} = \text{MAX},$  |   |         |      |     | 2       |      |     | 2                 | mA  |    |
| $I_{IL}$ Low-level input current into S                | 4           | $V_{CC+} = \text{MAX},$<br>$V_{IL(S)} = 0.4 \text{ V}$             | $V_{CC-} = \text{MAX},$  |   |         |      |     | -3.2    |      |     | mA                |     |    |
| $V_{OH}$ High-level output voltage                     | 3           | $V_{CC+} = \text{MIN},$<br>$I_{OH} = -400 \mu\text{A},$            | $V_{CC-} = \text{MIN},$<br>$V_{IC} = -3 \text{ V to } 3 \text{ V}$ |   | 2.4     |      |     |         |      |     | V                 |     |    |
| $V_{OL}$ Low-level output voltage                      | 3           | $V_{CC+} = \text{MIN},$<br>$I_{OL} = 16 \text{ mA},$               | $V_{CC-} = \text{MIN},$<br>$V_{IC} = -3 \text{ V to } 3 \text{ V}$ |   |         |      |     | 0.4     |      |     | V                 |     |    |
| $I_{OH}$ High-level output current                     | 3           | $V_{CC+} = \text{MIN},$<br>$V_{OH} = \text{MAX } V_{CC+}$          | $V_{CC-} = \text{MIN},$  |   |         |      |     |         |      |     | 250 $\mu\text{A}$ |     |    |
| $I_{OS}$ Short-circuit output current¶                 | 5           | $V_{CC+} = \text{MAX},$  | $V_{CC-} = \text{MAX}$   |   | -18     | -70  |     |         |      |     | mA                |     |    |
| $I_{CCH+}$ Supply current from $V_{CC+}$ , output high | 6           | $V_{CC+} = \text{MAX},$<br>$T_A = 25^\circ\text{C}$                | $V_{CC-} = \text{MAX},$  |   |         |      |     | 18      | 30   |     | 18                | 30  | mA |
|  |             | $V_{CC+} = \text{MAX},$<br>$T_A = 25^\circ\text{C}$                | $V_{CC-} = \text{MAX},$  |   |         |      |     | -8.4    | -15  |     | -8.4              | -15 | mA |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC+} = 5 \text{ V}, V_{CC-} = -5 \text{ V}, T_A = 25^\circ\text{C}$ .

¶ Not more than one output should be shorted at a time.

switching characteristics,  $V_{CC+} = 5 \text{ V}, V_{CC-} = -5 \text{ V}, T_A = 25^\circ\text{C}$


| PARAMETER  | TEST FIGURE | TEST CONDITIONS                         | SN75207 |     |     | SN75208 |     |     | UNIT |  |
|--|-------------|---|---------|-----|-----|---------|-----|-----|------|--|
|  |             |   | MIN     | TYP | MAX | MIN     | TYP | MAX |      |  |
| $t_{PLH(D)}$ Propagation delay time, low-to-high-level output from differential inputs A and B | 7           | $R_L = 470 \Omega, C_L = 15 \text{ pF}$ |         |     |     |         |     |     |      |  |
| $t_{PHL(D)}$ Propagation delay time, high-to-low-level output from differential inputs A and B |             |   |         |     |     |         |     |     |      |  |
| $t_{PLH(S)}$ Propagation delay time, low-to-high-level output from strobe input G or S         |             |   |         |     |     |         |     |     |      |  |
| $t_{PHL(S)}$ Propagation delay time, high-to-low-level output from strobe input G or S         |             |   |         |     |     |         |     |     |      |  |



# TYPES SN75207, SN75208 DUAL SENSE AMPLIFIERS FOR MOS MEMORIES


## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits†




NOTE: When testing one channel, the inputs of the other channel are grounded.

FIGURE 1— $V_{IDH}$  and  $V_{IDL}$



NOTE: Each pair of differential inputs is tested separately. The other pair of inputs are grounded.

FIGURE 2— $I_{IH}$  and  $I_{IL}$



TEST TABLE

| SN75207  | SN75208  | $V_{ID}$ | STROBE 1G or 2G | STROBE S    |
|----------|----------|----------|-----------------|-------------|
| TEST     |          | APPLY    |                 |             |
| $V_{OH}$ | $I_{OH}$ | +10 mV   | $V_{IH}(S)$     | $V_{IH}(S)$ |
| $V_{OH}$ | $I_{OH}$ | -10 mV   | $V_{IL}(S)$     | $V_{IH}(S)$ |
| $V_{OH}$ | $I_{OH}$ | -10 mV   | $V_{IH}(S)$     | $V_{IL}(S)$ |
| $V_{OL}$ | $V_{OL}$ | -10 mV   | $V_{IH}(S)$     | $V_{IH}(S)$ |

NOTES: 1.  $V_{IC} = -3\text{ V to }3\text{ V}$ .

2. When testing one channel, the inputs of the other channel should be grounded.

FIGURE 3— $V_{IH}(S)$ ,  $V_{IL}(S)$ ,  $V_{OH}$ ,  $V_{OL}$ , and  $I_{OH}$


†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN75207, SN75208

## DUAL SENSE AMPLIFIERS FOR MOS MEMORIES


### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



| TEST                  | INPUT 1A | INPUT 2A | STROBE 1G   | STROBE S    | STROBE 2G   |
|-----------------------|----------|----------|-------------|-------------|-------------|
| $I_{IH}$ at Strobe 1G | +10 mV   | Gnd      | $V_{IH}(S)$ | Gnd         | Gnd         |
| $I_{IH}$ at Strobe 2G | Gnd      | +10 mV   | Gnd         | Gnd         | $V_{IH}(S)$ |
| $I_{IH}$ at Strobe S  | +10 mV   | +10 mV   | Gnd         | $V_{IH}(S)$ | Gnd         |
| $I_{IL}$ at Strobe 1G | -10 mV   | Gnd      | $V_{IL}(S)$ | 4.5 V       | Gnd         |
| $I_{IL}$ at Strobe 2G | Gnd      | -10 mV   | Gnd         | 4.5 V       | $V_{IL}(S)$ |
| $I_{IL}$ at Strobe S  | -10 mV   | -10 mV   | 4.5 V       | $V_{IL}(S)$ | 4.5 V       |

FIGURE 4— $I_{IH}(G)$ ,  $I_{IL}(G)$ ,  $I_{IH}(S)$ , and  $I_{IL}(S)$



- NOTES: 1. Each channel is tested separately.  
2. Not more than one output should be grounded at a time.

FIGURE 5— $I_{OS}$





FIGURE 6— $I_{CC+}$  and  $I_{CC-}$


†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN75207, SN75208 DUAL SENSE AMPLIFIERS FOR MOS MEMORIES

## PARAMETER MEASUREMENT INFORMATION



### TEST CIRCUIT



### VOLTAGE WAVEFORMS



- NOTES:
1. The pulse generators have the following characteristics:  $Z_{OUT} = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ ,  $t_{w1} = 500 \text{ ns}$  with  $\text{PRR} = 1 \text{ MHz}$ ,  $t_{w2} = 1 \text{ ms}$  with  $\text{PRR} = 500 \text{ kHz}$ .
  2. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  3.  $C_L$  includes probe and jig capacitance.
  4. All diodes are 1N916.

FIGURE 7—PROPAGATION DELAY TIMES

# TYPES SN75207, SN75208

## DUAL SENSE AMPLIFIERS FOR MOS MEMORIES

### TYPICAL APPLICATION DATA




Receivers are SN75207 or SN75208; drivers are SN55109, SN75109, SN55110, or SN75110

### DATA-BUS OR PARTY-LINE SYSTEM


**PRECAUTIONS:** When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 volts and +3 volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.

schematic (each driver)



Resistor values are nominal and in ohms.

J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

|  |                |
|--|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)                          | 7 V            |
| Input current  | 4 mA           |
| Continuous total dissipation                                   | 800 mW         |
| Operating free-air temperature range                           | 0°C to 70°C    |
| Storage temperature range                                      | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package | 260°C          |

**recommended operating conditions**

|                                       | MIN  | NOM | MAX  | UNIT |
|---------------------------------------|------|-----|------|------|
| Supply voltage, $V_{CC}$              | 4.75 | 5   | 5.25 | V    |
| High-level input current, $I_{IH}$    | 0.5  |     | 2    | mA   |
| Low-level input current, $I_{IL}$     | 0    |     | 0.1  | mA   |
| Operating free-air temperature, $T_A$ | 0    |     | 70   | °C   |

**electrical characteristics over recommended operating free-air temperature range**

| PARAMETER                                       | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|---|--|-----|-----|-----|------|
| $V_{OH}$ High-level output voltage              | $V_{CC} = 4.75 \text{ V}$ , $I_{IH} = 500 \mu\text{A}$ ,<br>$I_{OH} = -80 \mu\text{A}$ | 2.4 |     |     | V    |
| $V_{OL}$ Low-level output voltage               | $V_{CC} = 4.75 \text{ V}$ , $I_{IL} = 100 \mu\text{A}$ ,<br>$I_{OL} = 3.2 \text{ mA}$  |     |     | 0.4 | V    |
| $I_{OH}$ High-level output current              | $V_{CC} = 4.75 \text{ V}$ , $I_{IH} = 500 \mu\text{A}$ ,<br>$V_O = 1 \text{ V}$        | -5  |     |     | mA   |
|   | $V_{CC} = 5.25 \text{ V}$ , $I_{IH} = 500 \mu\text{A}$ ,<br>$V_O = 0.25 \text{ V}$     |     |     | -15 |      |
| $I_{CCL}$ Total supply current, all outputs low | $V_{CC} = 5 \text{ V}$ , $I_{IL} = 100 \mu\text{A}$ ,<br>$I_O = 0$                     |     | 20  | 35  | mA   |

NOTE 1: Voltage values are with respect to network ground terminal.


# TYPE SN75270

## 7-UNIT MOS-TO-TTL CONVERTER ARRAY

switching characteristics,  $T_A = 25^\circ\text{C}$


| PARAMETER  | TEST CONDITIONS                                | MIN | TYP | MAX | UNIT |
|--|--|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | $V_{CC} = 5\text{ V}$ , $C_L = 15\text{ pF}$ , |     | 30  |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output | $R_L = 1.5\text{ k}\Omega$ , See Figure 1      |     | 8   |     | ns   |

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50\ \Omega$ ,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ ,  $PRR = 500\text{ kHz}$ ,  $t_w = 500\text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.

### TEST CIRCUIT




### VOLTAGE WAVEFORMS

FIGURE 1

**MOS MEMORY INTERFACE**

- Dual Positive-Logic NAND TTL-to-MOS Driver
- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- VCC2 Supply Voltage Variable over Wide Range to 24 Volts Maximum
- TTL and DTL Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation
- Low Standby Power Dissipation




**description**


The SN75361A is a monolithic integrated dual TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including the '1103 and TMS4062.

The SN75361A operates from the TTL 5-volt supply and the MOS V<sub>SS</sub> supply in many applications. This device has been optimized for operation with VCC2 supply voltage from 16 volts to 20 volts; however, it is designed so as to be useable over a much wider range of VCC2.

The SN75361A is characterized for operation from 0°C to 70°C.



**schematic (each driver)**



**TENTATIVE DATA SHEET**

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

# TYPE SN75361A

## DUAL TTL-TO-MOS DRIVER

---

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                |
|--|----------------|
| Supply voltage range of $V_{CC1}$ (see Note 1)                                     | -0.5 V to 7 V  |
| Supply voltage range of $V_{CC2}$  | -0.5 V to 25 V |
| Input voltage  | 5.5 V          |
| Inter-input voltage (see Note 2)   | 5.5 V          |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3): |                |
| J or N package   | 1300 mW        |
| P package  | 1000 mW        |
| Operating free-air temperature range   | 0°C to 70°C    |
| Storage temperature range  | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                     | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N or P package                | 260°C          |

- NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. This rating applies between the A input of either driver and the common E input.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 17.

### recommended operating conditions

|                                       | MIN  | NOM | MAX  | UNIT |
|---------------------------------------|------|-----|------|------|
| Supply voltage, $V_{CC1}$             | 4.75 | 5   | 5.25 | V    |
| Supply voltage, $V_{CC2}$             | 4.75 | 20  | 24   | V    |
| Operating free-air temperature, $T_A$ | 0    |     | 70   | °C   |



# TYPE SN75361A DUAL TTL-TO-MOS DRIVER

electrical characteristics over recommended ranges of  $V_{CC1}$ ,  $V_{CC2}$ , and operating free-air temperature (unless otherwise noted)

| PARAMETER    |  | TEST CONDITIONS                           |                        | MIN           | TYP <sup>†</sup> | MAX           | UNIT    |
|--------------|--|---|------------------------|---------------|------------------|---------------|---------|
| $V_{IH}$     | High-level input voltage                           |   |                        | 2             |                  |               | V       |
| $V_{IL}$     | Low-level input voltage                            |   |                        |               |                  | 0.8           | V       |
| $V_I$        | Input clamp voltage                                | $I_I = -12$ mA                            |                        |               |                  | -1.5          | V       |
| $V_{OH}$     | High-level output voltage                          | $V_{IL} = 0.8$ V,                         | $I_{OH} = -50$ $\mu$ A | $V_{CC2}-1$   | $V_{CC2}-0.7$    |               | V       |
|              |  | $V_{IL} = 0.8$ V,                         | $I_{OH} = -10$ mA      | $V_{CC2}-2.3$ | $V_{CC2}-1.8$    |               | V       |
| $V_{OL}$     | Low-level output voltage                           | $V_{IH} = 2$ V,                           | $I_{OL} = 10$ mA       |               | 0.15             | 0.3           | V       |
|              |  | $V_{CC2} = 15$ V to 24 V, $V_{IH} = 2$ V, | $I_{OL} = 40$ mA       |               | 0.25             | 0.5           | V       |
| $V_O$        | Output clamp voltage                               | $V_I = 0$ V,                              | $I_{OH} = 20$ mA       |               |                  | $V_{CC2}+1.5$ | V       |
| $I_I$        | Input current at maximum input voltage             | $V_I = 5.5$ V                             |                        |               |                  | 1             | mA      |
| $I_{IH}$     | High-level input current                           | $V_I = 2.4$ V                             | A inputs               |               |                  | 40            | $\mu$ A |
|              |  |   | E input                |               |                  | 80            |         |
| $I_{IL}$     | Low-level input current                            | $V_I = 0.4$ V                             | A inputs               |               | -1               | -1.6          | mA      |
|              |  |   | E input                |               | -2               | -3.2          |         |
| $I_{CC1(H)}$ | Supply current from $V_{CC1}$ , both outputs high  | $V_{CC1} = 5.25$ V,                       | $V_{CC2} = 24$ V,      |               | 2                | 4             | mA      |
| $I_{CC2(H)}$ | Supply current from $V_{CC2}$ , both outputs high  | All inputs at 0 V,                        | No load                |               |                  | 0.5           |         |
| $I_{CC1(L)}$ | Supply current from $V_{CC1}$ , both outputs low   | $V_{CC1} = 5.25$ V,                       | $V_{CC2} = 24$ V,      |               | 16               | 24            | mA      |
| $I_{CC2(L)}$ | Supply current from $V_{CC2}$ , both outputs low   | All inputs at 5 V,                        | No load                |               | 7                | 11            |         |
| $I_{CC2(S)}$ | Supply current from $V_{CC2}$ , stand-by condition | $V_{CC1} = 0$ V,                          | $V_{CC2} = 24$ V,      |               |                  | 0.5           | mA      |
|              |  | All inputs at 5 V,                        | No load                |               |                  |               |         |



<sup>†</sup>All typical values are at  $V_{CC1} = 5$  V,  $V_{CC2} = 20$  V, and  $T_A = 25^\circ$  C.

switching characteristics,  $V_{CC1} = 5$  V,  $V_{CC2} = 20$  V,  $T_A = 25^\circ$  C

| PARAMETER |  | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |    |
|-----------|--|--|-----|-----|-----|------|----|
| $t_{DLH}$ | Delay time, low-to-high-level output             | $C_L = 390$ pF,<br>$R_D = 10$ $\Omega$ ,<br>See Figure 1 |     | 11  | 20  | ns   |    |
| $t_{DHL}$ | Delay time, high-to-low-level output             |  |     | 10  | 18  | ns   |    |
| $t_{TLH}$ | Transition time, low-to-high-level output        |  |     | 25  | 40  | ns   |    |
| $t_{THL}$ | Transition time, high-to-low-level output        |  |     | 21  | 35  | ns   |    |
| $t_{PLH}$ | Propagation delay time, low-to-high-level output |  |     | 10  | 36  | 55   | ns |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output |  |     | 10  | 31  | 47   | ns |

# TYPE SN75361A DUAL TTL-TO-MOS DRIVER

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, Z<sub>out</sub> ≈ 50 Ω.  
B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

# TYPE SN75361A DUAL TTL-TO-MOS DRIVER

## TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 2

LOW-LEVEL OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




FIGURE 3

TOTAL DISSIPATION  
(BOTH DRIVERS)  
vs  
FREQUENCY




FIGURE 5

VOLTAGE TRANSFER CHARACTERISTICS




FIGURE 4

# TYPE SN75361A

## DUAL TTL-TO-MOS DRIVER

### TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

# TYPE SN75361A DUAL TTL-TO-MOS DRIVER

## TYPICAL APPLICATION DATA




FIGURE 12—INTERCONNECTION OF SN75361A DEVICES WITH TMS4062-TYPE P-CHANNEL MOS RAM.




FIGURE 13—INTERCONNECTION OF SN75361A DEVICES WITH '1103-TYPE SILICON-GATE MOS RAM

# TYPE SN75361A DUAL TTL-TO-MOS DRIVER

## TYPICAL APPLICATION DATA





FIGURE 14—INTERCONNECTION OF SN75361A DEVICES WITH TMS7001-TYPE N-CHANNEL MOS RAM

\*To be announced



NOTE:  $R_D \approx 10 \Omega$  to  $30 \Omega$  (optional).

FIGURE 15—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75361A APPLICATIONS

Applications using SN75361A as interface devices between TTL inputs and the address, control, and timing inputs for three types of MOS RAMs are shown in Figures 12, 13, and 14. A silicon diode is used in Figures 13 and 14 to increase the SN75361A high-level output voltage to obtain the desired high-level input voltage required by these MOS RAMs. An extra power supply could be used in place of the diode.

Figures 12, 13, and 14 show the use of the SN75361A over a wide range of  $V_{CC2}$  supply voltages. The device may even be used as a TTL gate, if desired, by connecting  $V_{CC2}$  to 5 volts.

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor to use depends on the specific load characteristics and switching speed. A typical value would be between  $10 \Omega$  and  $30 \Omega$ . See Figure 15.

### THERMAL INFORMATION

#### power dissipation precautions

Significant power may be dissipated in the SN75361A driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 5 shows the power dissipated in a typical SN75361A as a function of load capacitance and frequency. Average power dissipated by this driver can be broken into three components:

$$P_T(AV) = P_{DC}(AV) + P_C(AV) + P_S(AV)$$

where  $P_{DC}(AV)$  is the steady-state power dissipation with the output high or low,  $P_C(AV)$  is the power level during charging or discharging of the load capacitance, and  $P_S(AV)$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$P_{DC}(AV) = \frac{P_L t_L + P_H t_H}{T}$$

$$P_C(AV) \approx C V_C^2 f$$

$$P_S(AV) = \frac{P_{LH} t_{LH} + P_{HL} t_{HL}}{T}$$

where the times are as defined in Figure 16.

$P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation and  $C$  is load capacitance.

The SN75361A is so designed that  $P_S$  is a negligible portion of  $P_T$  in most applications. Except at very high frequencies,  $t_L + t_H \gg t_{LH} + t_{HL}$  so that  $P_S$  can be neglected. Figure 5 for no load demonstrates this point. The power dissipation contributions from both channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume both channels are operating identically with  $C = 200$  pF,  $f = 2$  MHz,  $V_{CC1} = 5$  V,  $V_{CC2} = 20$  V, and duty cycle = 60% outputs high ( $t_H/T = 0.6$ ). Also, assume  $V_{OH} = 19.3$  V,  $V_{OL} = 0.1$  V,  $P_S$  is negligible, and that the current from  $V_{CC2}$  is negligible when the output is high.

On a per-channel basis using data sheet values:

$$P_{DC}(AV) = \left[ (5 \text{ V}) \left( \frac{2 \text{ mA}}{2} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{2} \right) \right] (0.6) + \left[ (5 \text{ V}) \left( \frac{16 \text{ mA}}{2} \right) + (20 \text{ V}) \left( \frac{7 \text{ mA}}{2} \right) \right] (0.4)$$

$$P_{DC}(AV) = 47 \text{ mW per channel}$$

$$P_C(AV) \approx (200 \text{ pF}) (19.2 \text{ V})^2 (2 \text{ MHz})$$

$$P_C(AV) \approx 148 \text{ mW per channel.}$$


For the total device dissipation of the two channels:

$$P_T(AV) \approx 2 (47 + 148)$$


$$P_T(AV) \approx 390 \text{ mW typical for total package.}$$

**TYPE SN75361A  
DUAL TTL-TO-MOS DRIVER**

**THERMAL INFORMATION**



**FIGURE 16—OUTPUT VOLTAGE WAVEFORM**




**FIGURE 17**



**MOS MEMORY INTERFACE**

- Quad Positive-Logic NAND TTL-to-MOS Driver
- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- Designed to be Interchangeable with Intel 3207
- VCC2 Supply Voltage Variable over Wide Range to 24 Volts Maximum
- VCC3 Supply Voltage Pin Available
- VCC3 Pin Can Be Connected to VCC2 Pin in Some Applications
- TTL and DTL Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- Two Common Enable Inputs per Gate-Pair
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation
- Low Standby Power Dissipation




**description**

The SN75365 is a monolithic integrated quad TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including the '1103 and TMS4062.

The SN75365 operates from the TTL 5-volt supply and the MOS V<sub>SS</sub> and V<sub>BB</sub> supplies in many applications. This device has been optimized for operation with VCC2 supply voltage from 16 volts to 20 volts, and with nominal VCC3 supply voltage from 3 volts to 4 volts higher than VCC2. However, it is designed so as to be useable over a much wider range of VCC2 and VCC3. In some applications the VCC3 power supply can be eliminated by connecting the VCC3 pin to the VCC2 pin.

The SN75365 is characterized for operation from 0°C to 70°C.

**schematic (each driver)**



# TYPE SN75365

## QUAD TTL-TO-MOS DRIVER

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage range of $V_{CC1}$ (see Note 1)                                    | -0.5 V to 7 V  |
| Supply voltage range of $V_{CC2}$   | -0.5 V to 25 V |
| Supply voltage range of $V_{CC3}$   | -0.5 V to 30 V |
| Input voltage   | 5.5 V          |
| Inter-input voltage (see Note 2)  | 5.5 V          |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) | 1300 mW        |
| Operating free-air temperature range  | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: J package                    | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

- NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.  
 2. This rating applies between any two inputs of any one of the gates.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 18.

### recommended operating conditions

|   | MIN       | NOM | MAX  | UNIT |
|---|-----------|-----|------|------|
| Supply voltage, $V_{CC1}$                                     | 4.75      | 5   | 5.25 | V    |
| Supply voltage, $V_{CC2}$                                     | 4.75      | 20  | 24   | V    |
| Supply voltage, $V_{CC3}$                                     | $V_{CC2}$ | 24  | 28   | V    |
| Voltage difference between supply voltages: $V_{CC3}-V_{CC2}$ | 0         | 4   | 10   | V    |
| Operating free-air temperature, $T_A$                         | 0         |     | 70   | °C   |

# TYPE SN75365 QUAD TTL-TO-MOS DRIVER

electrical characteristics over recommended ranges of  $V_{CC1}$ ,  $V_{CC2}$ ,  $V_{CC3}$  and operating free-air temperature (unless otherwise noted)

| PARAMETER    |  | TEST CONDITIONS  |                  | MIN             | TYP†            | MAX             | UNIT    |
|--------------|--|--|------------------|-----------------|-----------------|-----------------|---------|
| $V_{IH}$     | High-level input voltage                           |  |                  | 2               |                 |                 | V       |
| $V_{IL}$     | Low-level input voltage                            |  |                  |                 |                 | 0.8             | V       |
| $V_I$        | Input clamp voltage                                | $I_I = -12$ mA   |                  |                 |                 | -1.5            | V       |
| $V_{OH}$     | High-level output voltage                          | $V_{CC3} = V_{CC2} + 3$ V, $V_{IL} = 0.8$ V, $I_{OH} = -100$ $\mu$ A |                  | $V_{CC2} - 0.3$ | $V_{CC2} - 0.1$ |                 | V       |
|              |  | $V_{CC3} = V_{CC2} + 3$ V, $V_{IL} = 0.8$ V, $I_{OH} = -10$ mA       |                  | $V_{CC2} - 1.2$ | $V_{CC2} - 0.9$ |                 |         |
|              |  | $V_{CC3} = V_{CC2}$ , $V_{IL} = 0.8$ V, $I_{OH} = -50$ $\mu$ A       |                  | $V_{CC2} - 1$   | $V_{CC2} - 0.7$ |                 |         |
|              |  | $V_{CC3} = V_{CC2}$ , $V_{IL} = 0.8$ V, $I_{OH} = -10$ mA            |                  | $V_{CC2} - 2.3$ | $V_{CC2} - 1.8$ |                 |         |
| $V_{OL}$     | Low-level output voltage                           | $V_{IH} = 2$ V, $I_{OL} = 10$ mA                                     |                  | 0.15            |                 | 0.3             | V       |
|              |  | $V_{CC3} = 15$ V to 28 V, $V_{IH} = 2$ V, $I_{OL} = 40$ mA           |                  | 0.25            |                 | 0.5             |         |
| $V_O$        | Output clamp voltage                               | $V_I = 0$ V, $I_{OH} = 20$ mA  |                  |                 |                 | $V_{CC2} + 1.5$ | V       |
| $I_I$        | Input current at maximum input voltage             | $V_I = 5.5$ V  |                  |                 |                 | 1               | mA      |
| $I_{IH}$     | High-level input current                           | $V_I = 2.4$ V  | A inputs         |                 | 40              |                 | $\mu$ A |
|              |  |  | E1 and E2 inputs |                 | 80              |                 |         |
| $I_{IL}$     | Low-level input current                            | $V_I = 0.4$ V  | A inputs         |                 | -1              |                 | mA      |
|              |  |  | E1 and E2 inputs |                 | -2              |                 |         |
| $I_{CC1(H)}$ | Supply current from $V_{CC1}$ , all outputs high   | $V_{CC1} = 5.25$ V, $V_{CC2} = 24$ V, $V_{CC3} = 28$ V, No load      |                  | 4               |                 | 8               | mA      |
| $I_{CC2(H)}$ | Supply current from $V_{CC2}$ , all outputs high   |  |                  | -2.2            |                 | +0.25           |         |
| $I_{CC3(H)}$ | Supply current from $V_{CC3}$ , all outputs high   |  |                  | 2.2             |                 | 3.5             |         |
| $I_{CC1(L)}$ | Supply current from $V_{CC1}$ , all outputs low    | $V_{CC1} = 5.25$ V, $V_{CC2} = 24$ V, $V_{CC3} = 28$ V, No load      |                  | 31              |                 | 47              | mA      |
| $I_{CC2(L)}$ | Supply current from $V_{CC2}$ , all outputs low    |  |                  | 0.25            |                 |                 |         |
| $I_{CC3(L)}$ | Supply current from $V_{CC3}$ , all outputs low    |  |                  | 16              |                 | 25              |         |
| $I_{CC2(H)}$ | Supply current from $V_{CC2}$ , all outputs high   | $V_{CC1} = 5.25$ V, $V_{CC3} = 24$ V, No load                        |                  | 0.25            |                 |                 | mA      |
| $I_{CC3(H)}$ | Supply current from $V_{CC3}$ , all outputs high   |  |                  | 0.5             |                 |                 |         |
| $I_{CC2(S)}$ | Supply current from $V_{CC2}$ , stand-by condition | $V_{CC1} = 0$ V, $V_{CC3} = 24$ V, No load                           |                  | 0.25            |                 |                 | mA      |
| $I_{CC3(S)}$ | Supply current from $V_{CC3}$ , stand-by condition |  |                  | 0.5             |                 |                 |         |



† All typical values are at  $V_{CC1} = 5$  V,  $V_{CC2} = 20$  V,  $V_{CC3} = 24$  V, and  $T_A = 25^\circ$  C.

switching characteristics,  $V_{CC1} = 5$  V,  $V_{CC2} = 20$  V,  $V_{CC3} = 24$  V,  $T_A = 25^\circ$  C

| PARAMETER |  | TEST CONDITIONS                                    |  | MIN | TYP | MAX | UNIT |    |
|-----------|--|--|--|-----|-----|-----|------|----|
| $t_{DLH}$ | Delay time, low-to-high-level output             | $C_L = 200$ pF, $R_D = 24$ $\Omega$ , See Figure 1 |  | 11  |     | 20  | ns   |    |
| $t_{DHL}$ | Delay time, high-to-low-level output             |  |  | 10  |     | 18  | ns   |    |
| $t_{TLH}$ | Transition time, low-to-high-level output        |  |  | 20  |     | 33  | ns   |    |
| $t_{THL}$ | Transition time, high-to-low-level output        |  |  | 20  |     | 33  | ns   |    |
| $t_{PLH}$ | Propagation delay time, low-to-high-level output |  |  | 10  |     | 31  | 48   | ns |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output |  |  | 10  |     | 30  | 46   | ns |

# TYPE SN75365 QUAD TTL-TO-MOS DRIVER

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

# TYPE SN75365 QUAD TTL-TO-MOS DRIVER

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

# TYPE SN75365

## QUAD TTL-TO-MOS DRIVER

### TYPICAL CHARACTERISTICS




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

# TYPE SN75365 QUAD TTL-TO-MOS DRIVER

## TYPICAL APPLICATION DATA




FIGURE 13—INTERCONNECTION OF SN75365 DEVICES WITH TMS4062-TYPE P-CHANNEL MOS RAM




FIGURE 14—INTERCONNECTION OF SN75365 DEVICES WITH '1103-TYPE SILICON-GATE MOS RAM

# TYPE SN75365

## QUAD TTL-TO-MOS DRIVER

### TYPICAL APPLICATION DATA





FIGURE 15—INTERCONNECTION OF SN75365 DEVICES WITH TMS7001-TYPE N-CHANNEL MOS RAM

\*To be announced



NOTE:  $R_D \approx 10 \Omega$  TO  $30 \Omega$  (optional).

FIGURE 16—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75365 APPLICATIONS

Applications using SN75365 as interface devices between TTL inputs and the address, control, and timing inputs for three types of MOS RAMs are shown in Figures 13, 14, and 15. The  $V_{CC3}$  supply pin of the SN75365 may be connected to the  $V_{CC2}$  pin as shown in Figure 13 or connected to a separate voltage higher than  $V_{CC2}$  as shown in Figures 14 and 15.

Figures 13, 14, and 15 show the use of the SN75365 over a wide range of  $V_{CC2}$  and  $V_{CC3}$  supply voltages. The device may even be used as a TTL gate, if desired, by connecting  $V_{CC2}$  and  $V_{CC3}$  to 5 volts.

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between  $10 \Omega$  and  $30 \Omega$ . See Figure 16.



### THERMAL INFORMATION

#### power dissipation precautions

Significant power may be dissipated in the SN75365 driver when charging and discharging high capacitance loads over a wide voltage range at high-frequencies. Figure 6 shows the power dissipated in a typical SN75365 as a function of frequency and load capacitance. Average power dissipated by this driver can be broken into three components:

$$P_T(AV) = P_{DC}(AV) + P_C(AV) + P_S(AV)$$

where  $P_{DC}(AV)$  is the steady-state power dissipation with the output high or low,  $P_C(AV)$  is the power level during charging or discharging of the load capacitance, and  $P_S(AV)$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$P_{DC}(AV) = \frac{P_L t_L + P_H t_H}{T}$$

$$P_C(AV) \approx C V_C^2 f$$

$$P_S(AV) = \frac{P_{LH} t_{LH} + P_{HL} t_{HL}}{T}$$

where the times are as defined in Figure 17.

$P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation and  $C$  is load capacitance.

The SN75365 is so designed that  $P_S$  is a negligible portion of  $P_T$  in most applications. Except at very high frequencies,  $t_L + t_H \gg t_{LH} + t_{HL}$  so that  $P_S$  can be neglected. Figure 6 for no load demonstrates this point. The power dissipation contributions from all four channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume all four channels are operating identically with  $C = 100$  pF,  $f = 2$  MHz,  $V_{CC1} = 5$  V,  $V_{CC2} = 20$  V,  $V_{CC3} = 24$  V and duty cycle = 60% outputs high ( $t_H/T = 0.6$ ). Also, assume  $V_{OH} = 20$  V,  $V_{OL} = 0.1$  V,  $P_S$  is negligible, and that the current from  $V_{CC2}$  is negligible when the output is low.

On a per-channel basis using data sheet values:

$$P_{DC}(AV) = \left[ (5 \text{ V}) \left( \frac{4 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{-2.2 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \left[ (5 \text{ V}) \left( \frac{31 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{16 \text{ mA}}{4} \right) \right] (0.4)$$

$$P_{DC}(AV) = 58 \text{ mW per channel}$$

$$P_C(AV) \approx (100 \text{ pF}) (19.9 \text{ V})^2 (2 \text{ MHz})$$

$$P_C(AV) \approx 79 \text{ mW per channel.}$$


For the total device dissipation of the four channels:

$$P_T(AV) \approx 4 (58 + 79)$$


$$P_T(AV) \approx 548 \text{ mW typical for total package.}$$

**TYPE SN75365  
QUAD TTL-TO-MOS DRIVER**

**THERMAL INFORMATION**



**FIGURE 17—OUTPUT VOLTAGE WAVEFORM**



**FIGURE 18**

**DUAL READ/WRITE AMPLIFIER FOR INTERFACING BETWEEN  
TTL AND TMS4062-TYPE MOS RANDOM-ACCESS MEMORY (RAM)**

**performance features**

- Node Terminals Connect Directly to I/O Terminals of TMS4062 (AMS6002) and Similar MOS RAMs
- In Write Mode, Write Driver Provides Complementary High-Voltage Outputs at Node Terminals
- In Read Mode, Read Amplifier Responds to Small Differential-Input Current in Node Terminals

**ease of design features**

- TTL and DTL Compatible Diode-Clamped Inputs
- TTL and DTL Compatible Data Outputs
- 50-mA Data Output Sink-Current Capability
- Data Outputs May Be Wire-AND Connected
- Operates Over Wide Range of Supply Voltages
- Minimizes or Eliminates External Components



**description**

The SN75370 is a monolithic integrated circuit read/write amplifier that is designed to interface the Input/Output (I/O) terminals of the TMS4062 (AMS6002) and similar type MOS RAMs with TTL.

The device contains two separate channels. Each channel consists of a write driver and a read amplifier, which are common at the input/output node (N) terminals. These terminals are outputs for the write driver and inputs for the read amplifier. In the write mode, the write driver circuit is designed to write MOS-level binary information into the MOS RAM under control of TTL inputs. In the read mode, the read amplifier is designed to read MOS-level binary information from the MOS RAM and convert it to TTL levels at the data output. This is controlled by TTL inputs also.

Data outputs are constructed so that they may be wire-AND connected to other outputs and/or be connected to an external pull-up resistor, if desired. The device has a chip-enable input common to both channels which can be used to enable the entire device. Internal voltage regulators permit circuit operation over a wide range of supply voltages.

**functional block diagram (each channel)**




**FUNCTION TABLE**

| MODE     | VOLTAGE INPUTS |    |    | VOLTAGE OUTPUTS |    |    | DIFFERENTIAL CURRENT INPUT<br>N1-N0 | OUTPUT<br>Y |
|----------|----------------|----|----|-----------------|----|----|-------------------------------------|-------------|
|          | CE             | WE | RE | D               | N0 | N1 |                                     |             |
| Write 0  | H              | L  | H  | L               | H  | L  | X                                   | H           |
| Write 1  | H              | L  | H  | H               | L  | H  | X                                   | H           |
| Read 0   | H              | H  | L  | X               | L  | L  | L                                   | L           |
| Read 1   | H              | H  | L  | X               | L  | L  | H                                   | H           |
| Standby  | H              | H  | H  | X               | L  | L  | X                                   | H           |
| Disabled | L              | X  | X  | X               | L  | L  | X                                   | Off         |

H = high level (voltage or current), L = low level (voltage or current), X = irrelevant  
Input levels at CE, WE, RE, and D, and output levels at Y are TTL-compatible.  
Voltage output levels at N fall between V<sub>SS</sub> and V<sub>REF</sub>.

**TENTATIVE DATA SHEET**

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**schematic**


- NOTES: A. Resistor values shown are nominal and in ohms.  
 B. Internally regulated voltages, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>, and V<sub>5</sub> are connected to the designated points on both read/write channels.

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage range, $V_{SS}$ (see Note 1)                                       | -0.5 V to 25 V |
| Supply voltage range, $V_{REF}$   | -0.5 V to 15 V |
| Voltage-difference range between supply voltages, $V_{SS}-V_{REF}$                | -0.5 V to 20 V |
| Input voltage at CE, WE, RE, or D   | 5.5 V          |
| Output voltage at Y   | 7 V            |
| Continuous output current into Y  | 50 mA          |
| Continuous current into any node terminal   | $\pm 40$ mA    |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) | 1300 mW        |
| Operating free-air temperature range  | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |
| Lead temperature 1/16 inch from case for 60 seconds: JB package                   | 300°C          |
| Lead temperature 1/16 inch from case for 10 seconds: N package                    | 260°C          |

NOTES: 1. Voltage values are with respect to the  $V_{DD}$  terminal unless otherwise noted.  
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 35.

### recommended operating conditions

|  | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| Supply voltage, $V_{SS}$                                     | 17  | 20  | 22  | V    |
| Supply voltage, $V_{REF}$                                    | 4.5 | 7   | 10  | V    |
| Voltage difference between supply voltages, $V_{SS}-V_{REF}$ | 8   | 13  | 16  | V    |
| Operating free-air temperature, $T_A$                        | 0   |     | 70  | °C   |




FIGURE 1—MAXIMUM SAFE OPERATING AREA AND RECOMMENDED OPERATING AREA

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES

### definition of input logic levels

| PARAMETER        |  | B<br>(LEAST<br>POSITIVE) | A<br>(MOST<br>POSITIVE) | UNIT |
|------------------|--|--------------------------|-------------------------|------|
| V <sub>IH</sub>  | High-level input voltage at CE, WE, RE, or D                         | 2                        |                         | V    |
| V <sub>IL</sub>  | Low-level input voltage at CE, WE, RE, or D                          |                          | 0.8                     | V    |
| I <sub>IDH</sub> | High-level differential input current in node terminals (see Note 3) | 50                       |                         | μA   |
| I <sub>IHL</sub> | Low-level differential input current in node terminals (see Note 3)  |                          | -50                     | μA   |

NOTE 3:  $I_{ID} = I_{N1} - I_{N0}$  with current into a terminal being a positive value.

### electrical characteristics over recommended ranges of V<sub>SS</sub>, V<sub>REF</sub>, and operating free-air temperature (unless otherwise noted)

| PARAMETER        | TEST FIGURE | TEST CONDITIONS   | MIN                                      | TYP†   | MAX  | UNIT |
|------------------|-------------|---|--|--|--|------|
| V <sub>I</sub>   | 2           | I <sub>I</sub> = -12 mA   |  |  | -1.5                                       | V    |
| V <sub>ONH</sub> | 3           | V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>NH</sub> = 0<br>V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>NH</sub> = -40 mA | V <sub>SS</sub> -2<br>V <sub>SS</sub> -3 | V <sub>SS</sub> -1.6<br>V <sub>SS</sub> -2     |  | V    |
| V <sub>ONL</sub> | 3           | V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>NL</sub> = 0<br>V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>NL</sub> = 20 mA  | V <sub>REF</sub><br>V <sub>REF</sub>     | V <sub>REF</sub> +0.2<br>V <sub>REF</sub> +1.2 | V <sub>REF</sub> +1<br>V <sub>REF</sub> +2 | V    |
| I <sub>OH</sub>  | 4           | V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>IDH</sub> = 50 μA,<br>V <sub>OH</sub> = 5.5 V, I <sub>OH</sub> = -200 μA                 |  |  | 100  | μA   |
| V <sub>OH</sub>  | 4           | V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>IDH</sub> = 50 μA,<br>I <sub>OH</sub> = -200 μA  | 2.2                                      | 2.8  | 4.5  | V    |
| V <sub>OL</sub>  | 4           | V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>IDL</sub> = -50 μA,<br>I <sub>OL</sub> = 50 mA   |  | 0.25   | 0.4  | V    |
| I <sub>I</sub>   | 5           | V <sub>I</sub> = 5.5 V  |  |  | 1  | mA   |
| I <sub>IH</sub>  | 5           | V <sub>I</sub> = 2.4 V  |  |  | 40   | μA   |
| I <sub>IH</sub>  | 5           | V <sub>I</sub> = 2.4 V  |  | -150   | +80<br>-600                                | μA   |
| I <sub>IL</sub>  | 2           | V <sub>I</sub> = 0.4 V  |  | -0.7   | -1.6                                       | mA   |
| r <sub>N</sub>   | 6           | V <sub>SS</sub> open, V <sub>REF</sub> = 0, I <sub>N</sub> = 500 μA,<br>T <sub>A</sub> = 25°C   | 0.7                                      | 1‡   | 1.3  | kΩ   |
| I <sub>OS</sub>  | 7           | V <sub>O</sub> = 0 V  | CE at 2 V<br>CE at 0.8 V                 | -3.2   | -4.5<br>-1                                 | mA   |

See next page for supply current and dissipation.

†All typical values, except for r<sub>N</sub> and I<sub>REF</sub>(D, O), are at V<sub>SS</sub> = 20 V, V<sub>REF</sub> = 7 V, T<sub>A</sub> = 25°C.

‡Typical value of r<sub>N</sub> is with V<sub>SS</sub> open, V<sub>REF</sub> = 0 V, T<sub>A</sub> = 25°C.

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES

supply current and dissipation over operating free-air temperature range (unless otherwise noted)

| PARAMETER  | MODE                               | TEST FIGURE | TEST CONDITIONS   | MIN            | TYP <sup>†</sup> | MAX | UNIT |
|--|------------------------------------|-------------|---|----------------|------------------|-----|------|
| I <sub>SS(D)</sub> Current from V <sub>SS</sub>      | Disabled                           | 8           | V <sub>SS</sub> = 20 V, V <sub>REF</sub> = 7 V                              | 27             | 35               |     | mA   |
| I <sub>REF(D)</sub> Current from V <sub>REF</sub>    |                                    |             |   | -20            | -25              |     | mA   |
| P <sub>D</sub> Dissipation                           | Standby                            | 8           | V <sub>SS</sub> = 20 V, V <sub>REF</sub> = 7 V                              | 410            | 500              |     | mW   |
| I <sub>SS(SB)</sub> Current from V <sub>SS</sub>     |                                    |             |   | 31             | 39               |     | mA   |
| I <sub>REF(SB)</sub> Current from V <sub>REF</sub>   |                                    |             |   | -12            | -18              |     | mA   |
| P <sub>SB</sub> Dissipation                          |                                    |             |   | 540            | 690              |     | mW   |
| I <sub>SS(R1)</sub> Current from V <sub>SS</sub>     | Read-1                             | 8           | V <sub>SS</sub> = 20 V, V <sub>REF</sub> = 7 V,<br>I <sub>N1</sub> = 100 μA | 31             | 39               |     | mA   |
| I <sub>REF(R1)</sub> Current from V <sub>REF</sub>   |                                    |             |   | -12            | -18              |     | mA   |
| P <sub>R1</sub> Dissipation                          |                                    |             |   | 540            | 690              |     | mW   |
| I <sub>SS(R0)</sub> Current from V <sub>SS</sub>     | Read-0                             | 8           | V <sub>SS</sub> = 20 V, V <sub>REF</sub> = 7 V,<br>I <sub>N0</sub> = 100 μA | 31             | 39               |     | mA   |
| I <sub>REF(R0)</sub> Current from V <sub>REF</sub>   |                                    |             |   | 4              | 10               |     | mA   |
| P <sub>R0</sub> Dissipation                          |                                    |             |   | 640            | 790              |     | mW   |
| I <sub>SS(W)</sub> Current from V <sub>SS</sub>      | Write                              | 8           | V <sub>SS</sub> = 20 V, V <sub>REF</sub> = 7 V,<br>See Note 4               | 53             | 66               |     | mA   |
| I <sub>REF(W)</sub> Current from V <sub>REF</sub>    |                                    |             |   | -23            | -31              |     | mA   |
| P <sub>W</sub> Dissipation                           |                                    |             |   | 910            | 1100             |     | mW   |
| I <sub>REF(D, O)</sub> Current from V <sub>REF</sub> | Disabled,<br>V <sub>SS</sub> -open | 8           | V <sub>SS</sub> open, V <sub>REF</sub> = 10 V                               | 2 <sup>‡</sup> | 5                |     | mA   |

<sup>†</sup>All typical values, except for r<sub>N</sub> and I<sub>REF(D, O)</sub>, are at V<sub>SS</sub> = 20 V, V<sub>REF</sub> = 7 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>Typical value of I<sub>REF(D, O)</sub> is with V<sub>SS</sub> open, V<sub>REF</sub> = 7 V, T<sub>A</sub> = 25°C.

NOTE 4: Duty cycle in the write mode must be low enough to maintain the average dissipation within the continuous dissipation rated limit when averaged over short intervals.

switching characteristics, V<sub>SS</sub> = 20 V, V<sub>REF</sub> = 7 V, C<sub>I/O</sub> = 40 pF, R<sub>L</sub> = 400 Ω, T<sub>A</sub> = 25°C

| PARAMETER <sup>‡</sup> | FROM (INPUT) | TO (OUTPUT) | TEST FIGURE | TEST CONDITIONS           | MIN | TYP | MAX | UNIT |
|------------------------|--------------|-------------|-------------|---------------------------|-----|-----|-----|------|
| t <sub>PLH</sub>       | WE           | N           | 10          |                           | 52  | 80  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 31  | 47  |     |      |
| t <sub>PLH</sub>       | D            | N           | 11          |                           | 44  | 70  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 30  | 45  |     |      |
| t <sub>PLH</sub>       | CE           | N           | 12          |                           | 60  | 95  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 43  | 65  |     |      |
| t <sub>PLH</sub>       | RE           | Y           | 13          | I <sub>ID</sub> = -100 μA | 13  | 20  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 19  | 28  |     |      |
| t <sub>PLH</sub>       | CE           | Y           | 14          | I <sub>ID</sub> = -100 μA | 25  | 38  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 32  | 48  |     |      |
| t <sub>PLH</sub>       | N0           | Y           | 15          |                           | 25  | 40  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 25  | 40  |     |      |
| t <sub>PLH</sub>       | N1           | Y           | 16          |                           | 25  | 40  |     | ns   |
| t <sub>PHL</sub>       |              |             |             |                           | 25  | 40  |     |      |
| t <sub>PLH</sub>       | WE           | Y           | 17          | I <sub>N1</sub> = 100 μA  | 135 | 190 |     | ns   |
| t <sub>PHL</sub>       |              |             |             | I <sub>N0</sub> = 100 μA  | 125 | 190 |     |      |


<sup>‡</sup>t<sub>PLH</sub> = propagation delay time, low-to-high-level output.

t<sub>PHL</sub> = propagation delay time, high-to-low-level output.

# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES


## PARAMETER MEASUREMENT INFORMATION

d-c test circuits†




NOTES: A. WE, RE, and D inputs are tested for two conditions of CE: CE at 4.5 V and CE at 0 V.  
B. When WE is low, these parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle < 20%.

FIGURE 2— $V_I$  and  $I_{IL}$



NOTE A: When WE is low, these parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle  $\leq 20\%$ .

FIGURE 3— $V_{IH}$ ,  $V_{IL}$ ,  $V_{ONH}$ , and  $V_{ONL}$



NOTES: A. I/O terminals are used as inputs.  
B. For testing purposes:  $I_{IDH} = I_{N1}$  with  $I_{N0} = 0$ . (Current into  $I_{N1}$  terminal only.)  
 $-I_{IDL} = I_{N0}$  with  $I_{N1} = 0$ . (Current into  $I_{N0}$  terminal only.)  
C. When WE is low, these parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle < 20%.

FIGURE 4— $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $I_{OL}$ ,  $V_{OH}$ ,  $V_{OL}$ ,  $I_{OH}$


†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.



# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES


## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



- NOTES: A. WE, RE, and D inputs are tested for two conditions of CE: CE at 4.5 V and CE at 0 V.  
 B. When WE is low, these parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle  $\leq 20\%$ .

FIGURE 5— $I_1$  and  $I_{1H}$



- NOTE A: Resistance  $r_N$  is calculated using the equation:  $r_N = \frac{V_N}{I_N}$

FIGURE 6— $r_N$




FIGURE 7— $I_{OS}$


†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)

| TEST TABLE                         |       |       |       |       |
|------------------------------------|-------|-------|-------|-------|
| MODE                               | CE    | WE    | RE    | D     |
| Disabled                           | 0 V   | 0 V   | 0 V   | 4.5 V |
| Standby                            | 4.5 V | 4.5 V | 4.5 V | 4.5 V |
| Read-1                             | 4.5 V | 4.5 V | 0 V   | 4.5 V |
| Read-0                             | 4.5 V | 4.5 V | 0 V   | 0 V   |
| Write                              | 4.5 V | 0 V   | 4.5 V | 4.5 V |
| Disabled,<br>V <sub>SS</sub> -open | 0 V   | 0 V   | 0 V   | 0 V   |




- NOTES: A.  $I_{SS}$  and  $I_{REF}$  are measured simultaneously with both halves of circuit biased identically.  
 B. All node terminals are open except as noted otherwise in test conditions.  
 C. When WE is low, these parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle  $< 20\%$ .  
 D. Dissipation is calculated using the equation  $P = V_{SS} \cdot I_{SS} + V_{REF} \cdot I_{REF}$ .

FIGURE 8— $I_{SS}$ ,  $I_{REF}$ , and P

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## switching characteristics




- NOTES: A. Refer to this figure and notes for all switching tests.  
 B. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 C.  $C_L$  and  $C_{1/O}$  include probe and jig capacitance.  
 D. Input conditions for channel not under test: WE and RE at 2.4 V, D at 0.4 V.  
 E. N terminals are connected only to  $C_{1/O}$  unless otherwise noted.

FIGURE 9—SWITCHING TEST CIRCUIT

# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)




NOTES: A. See Figure 9.

B. Output N0 is tested with D at 0.4 V and output N1 is tested with D at 2.4 V.

C. Input conditions for other inputs of channel under test: CE at 2.4 V, RE at 2.4 V.

FIGURE 10—VOLTAGE WAVEFORMS, WE TO N



NOTES: A. See Figure 9.

B. Input conditions for other inputs of channel under test: CE at 2.4 V, WE at 0.4 V, RE at 2.4 V.


FIGURE 11—VOLTAGE WAVEFORMS, D TO N

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES


### PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



- NOTES: A. See Figure 9.  
 B. Output N0 is tested with D at 0.4 V and output N1 is tested with D at 2.4 V.  
 C. Input conditions for all other inputs of channel under test: WE at 0.4 V, RE at 2.4 V.

FIGURE 12—VOLTAGE WAVEFORMS, CE TO N




- NOTES: A. See Figure 9.  
 B. Input conditions for all other inputs of channel under test: CE at 2.4 V, WE at 2.4 V, D at 0.4 V.  
 C.  $I_{N0} = 100 \mu A$ .

FIGURE 13—VOLTAGE WAVEFORMS, RE TO Y

# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES


## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



- NOTES: A. See Figure 9.  
 B. Input conditions for all other inputs of channel under test: WE at 2.4 V, RE at 0.4 V, D at 0.4 V.  
 C.  $I_{NO} = 100\ \mu\text{A}$ .

FIGURE 14—VOLTAGE WAVEFORMS, CE TO Y



- NOTES: A. See Figure 9.  
 B. Input conditions for all other inputs of channel under test: CE at 2.4 V, WE at 2.4 V, RE at 0.4 V, D at 2.4 V.


FIGURE 15—VOLTAGE WAVEFORMS, NO TO Y

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES


### PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



- NOTES: A. See Figure 9.  
 B. Input conditions for other inputs of channel under test: CE at 2.4 V, WE at 2.4 V, RE at 0.4 V, D at 2.4 V.

FIGURE 16—VOLTAGE WAVEFORMS, N1 TO Y









- NOTES: A. See Figure 9.  
 B.  $t_{PLH}$  is tested with  $I_{N1} = 100\ \mu\text{A}$ , D at 0.4 V, CE at 2.4 V, RE at 0.4 V.  
 C.  $t_{PHL}$  is tested with  $I_{N0} = 100\ \mu\text{A}$ , D at 2.4 V, CE at 2.4 V, RE at 0.4 V.  
 D. Duty cycle of input WE pulse generator is 50%.

FIGURE 17—VOLTAGE WAVEFORMS, WE TO Y

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES

### TYPICAL CHARACTERISTICS



# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES

### TYPICAL CHARACTERISTICS




FIGURE 24




FIGURE 25




FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29



# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

## TYPICAL APPLICATION DATA

Figure 30 illustrates a typical MOS memory system using SN75370, TMS4062, and SN75361A. All inputs and outputs from this system are TTL-compatible. The SN75361A is a high-speed monolithic dual TTL-to-MOS driver. The address SN75361As select a cell in each of the 72 TMS4062s. In Figure 30 the I/O terminals of the eight TMS4062 RAMs in each row have been connected to the node terminals of the associated SN75370 channel. Time multiplexing of the column of RAMs (M) by the SN75361A Clock/CS and Reset drivers is then used to write into or read from the cells that have been selected by the address SN75361As.




FIGURE 30—BLOCK DIAGRAM OF TOTALLY TTL-COMPATIBLE 8K X 9-BIT MOS-MEMORY SYSTEM USING SN75370, TMS4062, AND SN75361A

# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

## TYPICAL APPLICATION DATA





FIGURE 31—INTERCONNECTION OF SN75370 WITH TMS4062 MOS RAM



NOTE A: Pull-up resistor  $R_L$  is not necessary, but may be desirable for faster low-to-high-level transition of data output and increased TTL high-level noise margin. The value of  $R_L$  is determined by the user based upon the constraints of the system.

FIGURE 32—METHODS OF USING DATA OUTPUTS OF SN75370

# TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

## TYPICAL APPLICATION DATA




FIGURE 33—TYPICAL OPERATING INPUT VOLTAGE WAVEFORMS FOR SN75370




FIGURE 34—SWITCHING POWER TO  $V_{SS}$  TERMINAL OF SN75370 USING P-N-P TRANSISTOR

# TYPE SN75370

## DUAL-CHANNEL INTERFACE TO MOS MEMORIES

### THERMAL INFORMATION

Power generated by the device depends on the mode of operation and the supply voltages used. Under some conditions, the SN75370 may generate sufficient instantaneous power to exceed, on average, the rated continuous power dissipation capability of the package. Appropriate duty-cycling of high-power conditions must be used to keep average power generated by the SN75370 within ratings.

Figure 33 shows typical methods to lower average power dissipation by pulsing the CE, WE, and RE inputs. Highest power occurs when both channels are in the write mode. Usually the write mode must be duty-cycled to reduce average power. Figure 33 (d) and Figure 34 demonstrate the use of a discrete P-N-P transistor to switch power to the V<sub>SS</sub> terminal of the SN75370 to minimize average power. In addition, forced-air cooling or heat-sinking techniques may be used to increase the dissipation capability of the SN75370.

The following example illustrates a method to calculate average d-c supply power for the SN75370. The typical average power over a period T will be calculated using Figure 33(a). Assume both channels are operating identically, except in read mode when one channel is reading a 1 and the other channel is reading a 0. Let V<sub>SS</sub> = 20 V, V<sub>REF</sub> = 7 V and T<sub>A</sub> = 25°C.

$$P_{AV} = \frac{t_W P_W + t_R P_R + t_{SB} P_{SB} + t_D P_D}{T}$$

$$T = t_W + t_R + t_{SB} + t_D$$

Typical power for each mode is stated in the electrical characteristics table. This example uses duty cycles (t/T) estimated from Figure 33(a). These values are then substituted in order:

$$P_{AV} = (0.25) (910) + (0.25) \left( \frac{560+640}{2} \right) + (0.2) (560) + (0.3) (410)$$

$$P_{AV} = 613 \text{ mW}$$




FIGURE 35

# SYSTEMS INTERFACE CIRCUITS


# TYPES SN75491, SN75492 MOS-TO-VLED DRIVERS

BULLETIN NO. DL-S 7311769, OCTOBER 1972—REVISED SEPTEMBER 1973


## QUAD SEGMENT DRIVER AND HEX DIGIT DRIVER FOR INTERFACING BETWEEN MOS AND VISIBLE-LIGHT-EMITTING-DIODE (VLED) DISPLAYS

- 50-mA Source or Sink Capability (SN75491)
- 250-mA Sink Capability (SN75492)
- Low Input Current for MOS Compatibility
- Low Standby Power
- High-Gain Darlingtons Circuits

SN75491  
N DUAL-IN-LINE PACKAGE (TOP VIEW)



SN75492  
N DUAL-IN-LINE PACKAGE (TOP VIEW)




### description


The SN75491 and SN75492 are designed to be used together with MOS integrated circuits and with common-cathode VLED's in serially addressed multi-digit displays. This time-multiplexed system, which uses a segment-address-and-digit-scan method of VLED drive, minimizes the number of drivers required.

### schematic

SN75491 (each driver)



SN75492 (each driver)



# TYPES SN75491, SN75492

## MOS-TO-VLED DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                          | SN75491        | SN75492        | UNIT |
|--|--------------------------|----------------|----------------|------|
| Input voltage range (see Note 1)                                       |                          | -5 to $V_{SS}$ | -5 to $V_{SS}$ | V    |
| Collector (output) voltage (see Note 2)                                |                          | 10             | 10             | V    |
| Collector (output)-to-input voltage                                    |                          | 10             | 10             | V    |
| Emitter-to-ground voltage ( $V_I \geq 5$ V)                            |                          | 10             |                | V    |
| Emitter-to-input voltage   |                          | 5              |                | V    |
| Voltage at $V_{SS}$ terminal with respect to any other device terminal |                          | 10             | 10             | V    |
| Collector (output) current   | each collector (output)  | 50             | 250            | mA   |
|  | all collectors (outputs) | 200            | 600            |      |
| Continuous total dissipation   |                          | 800            | 800            | mW   |
| Operating free-air temperature range                                   |                          | 0 to 70        | 0 to 70        | °C   |
| Storage temperature range  |                          | -65 to 150     | -65 to 150     | °C   |
| Lead temperature 1/16 inch from case for 10 seconds                    |                          | 260            | 260            | °C   |

- NOTES: 1. The input is the only device terminal which may be negative with respect to ground.  
2. Voltage values are with respect to network ground terminal unless otherwise noted.

### SN75491 electrical characteristics (unless otherwise noted $V_{SS} = 10$ V, $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER                                       | TEST CONDITIONS  | MIN | TYP <sup>†</sup> | MAX | UNIT          |
|---|--|-----|------------------|-----|---------------|
| $V_{CE(on)}$ On-state collector-emitter voltage | Input = 8.5 V through 1 k $\Omega$ , $V_E = 5$ V,<br>$I_C = 50$ mA, $T_A = 25^\circ\text{C}$ |     | 0.9              | 1.2 | V             |
|   | Input = 8.5 V through 1 k $\Omega$ , $V_E = 5$ V,<br>$I_C = 50$ mA                           |     |                  | 1.5 |               |
| $I_{C(off)}$ Off-state collector current        | $V_C = 10$ V, $V_E = 0$ , $I_I = 40$ $\mu\text{A}$   |     |                  | 100 | $\mu\text{A}$ |
|   | $V_C = 10$ V, $V_E = 0$ , $V_I = 0.7$ V  |     |                  | 100 |               |
| $I_I$ Input current at maximum input voltage    | $V_I = 10$ V, $V_E = 0$ , $I_C = 20$ mA  |     | 2.2              | 3.3 | mA            |
| $I_E$ Emitter reverse current                   | $V_I = 0$ , $V_E = 5$ V, $I_C = 0$   |     |                  | 100 | $\mu\text{A}$ |
| $I_{SS}$ Current into $V_{SS}$ terminal         |  |     |                  | 1   | mA            |

### SN75492 electrical characteristics (unless otherwise noted $V_{SS} = 10$ V, $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER                                    | TEST CONDITIONS   | MIN | TYP <sup>†</sup> | MAX | UNIT          |
|--|---|-----|------------------|-----|---------------|
| $V_{OL}$ Low-level output voltage            | Input = 6.5 V through 1 k $\Omega$ , $I_{OL} = 250$ mA,<br>$T_A = 25^\circ\text{C}$ |     | 0.9              | 1.2 | V             |
|  | Input = 6.5 V through 1 k $\Omega$ , $I_{OL} = 250$ mA                              |     |                  | 1.5 |               |
| $I_{OH}$ High-level output current           | $V_{OH} = 10$ V, $I_I = 40$ $\mu\text{A}$   |     |                  | 200 | $\mu\text{A}$ |
|  | $V_{OH} = 10$ V, $V_I = 0.5$ V  |     |                  | 200 |               |
| $I_I$ Input current at maximum input voltage | $V_I = 10$ V, $I_{OL} = 20$ mA  |     | 2.2              | 3.3 | mA            |
| $I_{SS}$ Current into $V_{SS}$ terminal      |   |     |                  | 1   | mA            |

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$

# TYPES SN75491, SN75492 MOS-TO-VLED DRIVERS



## SN75491 switching characteristics, $V_{SS} = 7.5 \text{ V}$ , $T_A = 25^\circ \text{ C}$

| PARAMETER  | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|--|--|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output (collector) | $V_{IH} = 4.5 \text{ V}$ , $V_E = 0$ ,     |     | 100 |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output (collector) | $R_L = 200 \Omega$ , $C_L = 15 \text{ pF}$ | 20  |     |     | ns   |

## SN75492 switching characteristics, $V_{SS} = 7.5 \text{ V}$ , $T_A = 25^\circ \text{ C}$

| PARAMETER  | TEST CONDITIONS                                | MIN | TYP | MAX | UNIT |
|--|--|-----|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | $V_{IH} = 7.5 \text{ V}$ , $R_L = 39 \Omega$ , |     | 300 |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output | $C_L = 15 \text{ pF}$                          | 30  |     |     | ns   |

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUITS

VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $PRR = 100 \text{ kHz}$ ,  $t_w = 1 \mu\text{s}$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 1—PROPAGATION DELAY TIMES

### TYPICAL CHARACTERISTICS




FIGURE 2

# TYPES SN75491, SN75492

## MOS-TO-VLED DRIVERS

### TYPICAL CHARACTERISTICS




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8



# TYPES SN75491, SN75492 MOS-TO-VLED DRIVERS

## TYPICAL APPLICATION DATA

Figure 9 is an example of time multiplexing the individual digits in a visible display to minimize display circuitry. Up to twelve digits, each of which use a seven-segment display with decimal point, may be displayed using only two SN75491 and two SN75492 drivers.




FIGURE 9—INTERFACING BETWEEN MOS CALCULATOR CIRCUIT  
AND VLED MULTI-DIGIT DISPLAY

# TYPES SN75491, SN75492

## MOS-TO-VLED DRIVERS

### TYPICAL APPLICATION DATA




FIGURE 10—QUAD OR HEX RELAY DRIVER




FIGURE 11—QUAD OR HEX LAMP DRIVER




FIGURE 12—MOS-TO-TTL LEVEL SHIFTER





FIGURE 13—QUAD HIGH-CURRENT N-P-N TRANSISTOR DRIVER



NOTE A: This circuit may be used as a digit driver for common-anode VLED displays.

FIGURE 14—QUAD OR HEX HIGH-CURRENT P-N-P TRANSISTOR DRIVER




FIGURE 15—BASE/EMITTER SELECT N-P-N TRANSISTOR DRIVER

# TYPES SN75491, SN75492 MOS-TO-VLED DRIVERS

## TYPICAL APPLICATION DATA




FIGURE 16—STROBED "NOR" DRIVER




FIGURE 17—SN75491 USED AS AN INTERFACE CIRCUIT BETWEEN THE BALANCED 30-MHz OUTPUT OF AN RF AMPLIFIER AND A COAXIAL CABLE

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS









# **Magnetic Memory and Peripheral Drivers**



# DRIVER SELECTION GUIDE

## memory drivers

| TYPE           | SN75303  | SN75308   | SN75324  |
|----------------|--|---|--|
| Block Diagrams |   |    |   |
| Features       | <ul style="list-style-type: none"> <li>• Monolithic Array of Eight 150-mA N-P-N Transistors</li> <li>• <math>V_{(BR)CBO} = 25\text{ V Min}</math></li> <li>• <math>V_{(BR)CEO} = 18\text{ V Min}</math></li> <li>• <math>V_{CE(sat)} = 0.75\text{ V Max}</math> at <math>I_C = 150\text{ mA}</math></li> <li>• <math>t_{PHL} = 14\text{ ns Typ}</math></li> <li>• <math>t_{PLH} = 18\text{ ns Typ}</math></li> </ul> | <ul style="list-style-type: none"> <li>• Monolithic Array of Eight 600-mA N-P-N Transistors</li> <li>• <math>V_{(BR)CBO} = 25\text{ V Min}</math></li> <li>• <math>V_{(BR)CEO} = 10\text{ V Min}</math></li> <li>• <math>V_{CE(sat)} = 0.55\text{ V Typ}</math> at <math>I_C = 500\text{ mA}</math></li> <li>• <math>t_{on} = 36\text{ ns Typ}</math></li> <li>• <math>t_{off} = 23\text{ ns Typ}</math></li> </ul> | <ul style="list-style-type: none"> <li>• Dual 400-mA Sink/Source Memory Switch</li> <li>• Single 14-V Power Supply</li> <li>• TTL-Compatible Inputs</li> <li>• Internal Decoding and Timing Gates</li> <li>• Source Output Terminals Swing between 14 V and Gnd</li> </ul> |
| Applications   | <ul style="list-style-type: none"> <li>• Core Memories</li> <li>• Read-Only Memories</li> <li>• Plated-Wire Memories</li> </ul>  | <ul style="list-style-type: none"> <li>• Core Memories</li> <li>• Read-Only Memories</li> <li>• Plated-Wire Memories</li> </ul>   | <ul style="list-style-type: none"> <li>• Core Memories</li> </ul>  |
| Package Types  | N  | J, N  | J, N   |

| TYPE           | SN55325, SN75325   | SN55326, SN75326  | SN55327, SN75327  |
|----------------|--|---|---|
| Block Diagrams |   |    |    |
| Features       | <ul style="list-style-type: none"> <li>• Dual 600-mA Sink/Source Memory Switch</li> <li>• Inputs Accept TTL Decoder Signals</li> <li>• 5-V Power Supply and <math>V_{CC2}</math> Variable to 24 V Max</li> <li>• Output Sink Collector Clamp Diodes</li> <li>• Source Output Terminals Swing between <math>V_{CC2}</math> and GND</li> </ul> | <ul style="list-style-type: none"> <li>• Quad 600-mA Sink Memory Driver</li> <li>• Inputs Accept TTL Decoder Signals</li> <li>• Single 5-V Power Supply</li> <li>• 24-V Output Capability</li> <li>• Output Collector Clamp Diodes</li> </ul> | <ul style="list-style-type: none"> <li>• Quad 600-mA Memory Switch</li> <li>• Inputs Accept TTL Decoder Signals</li> <li>• 5-V Power Supply and <math>V_{CC2}</math> Variable to 24 V Max</li> <li>• Output Terminals Swing between <math>V_{CC2}</math> and GND</li> </ul> |
| Applications   | <ul style="list-style-type: none"> <li>• Core Memories</li> <li>• Plated-Wire Memories</li> <li>• High-Voltage, High-Current Drivers</li> </ul>  | <ul style="list-style-type: none"> <li>• Core Memories</li> <li>• Plated-Wire Memories</li> <li>• Inhibit Drivers</li> <li>• High-Voltage, High-Current Drivers</li> </ul>  | <ul style="list-style-type: none"> <li>• Core Memories</li> <li>• Plated-Wire Memories</li> <li>• High-Voltage, High-Current Drivers</li> </ul>   |
| Package Types  | Series 55: J, JB, N, SB<br>Series 75: J, N, SB   | J, JB, N, SB<br>J, N, SB  | J, JB, N, SB<br>J, N, SB  |

# DRIVER SELECTION GUIDE

## peripheral drivers

| TYPES         | SN55450B<br>SN75450B<br>SN55460<br>SN75460   | SN55451B<br>SN75451B<br>SN55461<br>SN75461                       | SN55452B<br>SN75452B<br>SN55462<br>SN75462                        | SN55453B<br>SN75453B<br>SN55463<br>SN75463                      | SN55454B<br>SN75454B<br>SN55464<br>SN75464                       |
|---------------|--|--|---|---|--|
| Block Diagram |  |  |   |   |  |
| Features      | <ul style="list-style-type: none"> <li>• Positive-AND†</li> <li>• Two Uncommitted Output Transistors</li> </ul>  | <ul style="list-style-type: none"> <li>• Positive-AND</li> </ul> | <ul style="list-style-type: none"> <li>• Positive-NAND</li> </ul> | <ul style="list-style-type: none"> <li>• Positive-OR</li> </ul> | <ul style="list-style-type: none"> <li>• Positive-NOR</li> </ul> |
| Applications  | <p>Two TTL gates and two high-current output transistors on one chip. Each transistor is capable of sinking 300 mA through a resistive load returned to 20 V for Series 55450B/75450B or 30 V for Series 55460/75460.</p> <ul style="list-style-type: none"> <li>• Lamp Drivers</li> <li>• Relay Drivers</li> <li>• MOS Drivers</li> <li>• Line Drivers</li> <li>• Core Drivers</li> <li>• Power Drivers</li> <li>• Logic Buffers</li> </ul> |  |   |   |  |
| Package       | Series 55  | J, JB  | JP, L   | JP, L   | JP, L  |
| Types         | Series 75  | J, N   | L, P  | L, P  | L, P   |

†With output transistor base connected externally to output of gate.



# SYSTEMS INTERFACE CIRCUIT

# TYPE SN75303 2-BY-4 TRANSISTOR ARRAY

BULLETIN NO. DLS 7311239, JANUARY 1971—REVISED SEPTEMBER 1973


## 150-mA MEMORY DRIVER

- Maximum  $V_{CE(sat)}$  of 750 mV at 150 mA  $I_C$
- Maximum  $V_{BE}$  of 1.1 V at 150 mA  $I_C$
- Minimum  $h_{FE}$  of 15 at 150 mA  $I_C$


### description

Each SN75303 is a monolithic array of eight n-p-n transistors designed for use in core, thin-film, and plated-wire memories as a medium-current word-line driver. Selection is by base-emitter activation. The SN75303 is characterized for operation from 0°C to 70°C.

N DUAL-IN-LINE PACKAGE (TOP VIEW)



### schematic



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                |
|--|----------------|
| Collector-base voltage                 | 25 V           |
| Collector-emitter voltage (see Note 1) | 18 V           |
| Emitter-base voltage                   | 5 V            |
| Continuous collector current           | 200 mA         |
| Continuous total package dissipation   | 250 mW         |
| Operating free-air temperature range   | 0°C to 70°C    |
| Storage temperature range              | -65°C to 150°C |

NOTE 1: This value applies when the base-emitter diode is open-circuited.

# TYPE SN75303

## 2-BY-4 TRANSISTOR ARRAY

electrical characteristics at 25°C free-air temperature (unless otherwise noted)<sup>†</sup>

| PARAMETER            |  | TEST CONDITIONS   |            | MIN  | TYP  | MAX  | UNIT |
|----------------------|--|---|------------|------|------|------|------|
| V(BR)CBO             | Collector-base breakdown voltage                                       | I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0                                  |            | 25   |      |      | V    |
| V(BR)CEO             | Collector-emitter breakdown voltage                                    | I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0, See Note 2                      |            | 18   |      |      | V    |
| V(BR)CES             | Collector-emitter breakdown voltage                                    | I <sub>C</sub> = 1 mA, V <sub>BE</sub> = 0                                  |            | 25   |      |      | V    |
| V(BR)EBO             | Emitter-base breakdown voltage   | I <sub>E</sub> = 10 μA, I <sub>C</sub> = 0                                  |            | 5    |      |      | V    |
| h <sub>FE</sub>      | Static forward current transfer ratio                                  | V <sub>CE</sub> = 2 V, I <sub>C</sub> = 30 mA                               | See Note 2 | 20   | 35   |      |      |
|                      |  | V <sub>CE</sub> = 2 V, I <sub>C</sub> = 30 mA, T <sub>A</sub> = 0°C         |            | 15   |      |      |      |
|                      |  | V <sub>CE</sub> = 2 V, I <sub>C</sub> = 150 mA                              |            | 15   | 25   |      |      |
| V <sub>BE</sub>      | Base-emitter voltage   | I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA                               | See Note 2 | 0.7  | 0.8  | 0.9  | V    |
|                      |  | I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA, T <sub>A</sub> = 0°C to 70°C |            | 0.65 | 0.95 |      |      |
|                      |  | I <sub>B</sub> = 15 mA, I <sub>C</sub> = 150 mA                             |            | 0.8  | 1    | 1.1  |      |
| V <sub>CE(sat)</sub> | Collector-emitter saturation voltage                                   | I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA                               | See Note 2 | 0.2  |      | 0.4  | V    |
|                      |  | I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA, T <sub>A</sub> = 70°C        |            |      |      | 0.45 |      |
|                      |  | I <sub>B</sub> = 15 mA, I <sub>C</sub> = 150 mA                             |            | 0.5  |      | 0.75 |      |
| C <sub>obo</sub>     | Common-base open-circuit output capacitance (1 transistor)             | V <sub>CB</sub> = 5 V, I <sub>E</sub> = 0, f = 140 kHz, See Note 3          |            | 5    |      |      | pF   |
| C <sub>ibo</sub>     | Common-base open-circuit input capacitance (4 transistors in parallel) | V <sub>EB</sub> = 0.5 V, I <sub>C</sub> = 0, f = 140 kHz, See Note 4        |            | 40   |      |      | pF   |

NOTES: 2. These parameters must be measured using pulse techniques, t<sub>w</sub> = 300 μs, duty cycle ≤ 2%.

3. For measuring C<sub>obo</sub>, the emitter of the transistor under test and all terminals of the other transistors are open.

4. For measuring C<sub>ibo</sub>, the four base terminals are connected in parallel. The emitter terminal of the transistors not under test and all the collector terminals are open.

switching characteristics at 25°C free-air temperature<sup>‡</sup>


| PARAMETER        |  | TEST CONDITIONS <sup>‡</sup>  |  | MIN | TYP | MAX | UNIT |
|------------------|--|---|--|-----|-----|-----|------|
| t <sub>THL</sub> | Transition time, high-to-low-level output        | I <sub>C</sub> = 100 mA, I <sub>B(1)</sub> = 10 mA, V <sub>BE(off)</sub> = 0, R <sub>L</sub> = 43 Ω, C <sub>L</sub> ≤ 15 pF, See Figure 1   |  | 8   | 12  |     | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output |   |  | 14  | 22  |     |      |
| t <sub>TLH</sub> | Transition time, low-to-high-level output        | I <sub>C</sub> = 100 mA, I <sub>B(1)</sub> = 10 mA, I <sub>B(2)</sub> = -10 mA, R <sub>L</sub> = 43 Ω, C <sub>L</sub> ≤ 15 pF, See Figure 2 |  | 6   | 12  |     | ns   |
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output |   |  | 18  | 30  |     |      |

<sup>†</sup>Test conditions and limits apply separately to each transistor unless otherwise noted. The terminals of the transistors not under test are open during the measurement of these characteristics.


<sup>‡</sup>Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

# TYPE SN75303 2-BY-4 TRANSISTOR ARRAY

## PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 1— $t_{THL}$  and  $t_{PHL}$



TEST CIRCUIT



VOLTAGE WAVEFORMS






FIGURE 2— $t_{TLH}$  and  $t_{PLH}$

- NOTES: a. The input waveforms are supplied by a generator with the following characteristics:  $Z_{OUT} = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_w \approx 70 \text{ ns}$ , duty cycle  $\leq 2\%$ .  
b.  $C_L$  includes probe and jig capacitance.

# TYPE SN75303

## 2-BY-4 TRANSISTOR ARRAY

### TYPICAL CHARACTERISTICS



NOTE 2: These parameters must be measured using pulse techniques,  $t_w = 300 \mu s$ , duty cycle  $\leq 2\%$ .

# TYPE SN75303 2-BY-4 TRANSISTOR ARRAY

## TYPICAL APPLICATION DATA

### Use of the SN75303 in High-Speed Read-Only Memories

Significant advantages result from the use of a high-speed, read-only memory (ROM) in computers and calculators. This ROM is used for control, as a function generator, or for performing highly repetitive routines such as multiplying, dividing, or calculating square roots. The read-only memory has permanently stored data and usually operates with a very fast cycle time. It can perform repetitive operations much more efficiently and faster than the larger and slower read-write memory in the computer or calculator.

The SN75303 two-by-four transistor array is designed to perform the word-line drive or select function for medium current, high-speed, read-only memories organized in the word-oriented (2D) or linear-select configuration. Such memories use magnetic memory elements such as plated wires, planar thin-films, transformers (as in a braided-wire memory), or ferrite switch cores. They also may utilize passive elements such as resistors, capacitors, or diodes. The typical organization of a word-oriented ROM is shown in the figure below.

Information is read from the ROM by selecting the desired word line. This is accomplished by appropriate activation of one base-select and one emitter-select line. The transistor in the SN75303 array at the intersection of the selected base and emitter lines will be activated, thus sinking current from the word-line load resistor,  $R_L$ , connected to its collector. Energy is coupled from the selected word line to the sense lines by the memory elements (ME) located at the intersections of the word line and the sense lines. The presence of an ME can represent a stored logic 1 bit of information while the absence of an ME represents a stored logic 0 bit. (The desired information is stored in such a memory during fabrication and is not electrically alterable.)

The stored word is read out at the sense-amplifier outputs. The selection of a sense amplifier will depend on the type of ME used in the memory and may take the form of a special amplifier, a comparator, or a logic gate.




FIGURE 8

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS


AS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

# SYSTEMS INTERFACE CIRCUIT

# TYPE SN75308 2 X 4 TRANSISTOR ARRAY

BULLETIN NO. DL-S 7311439, FEBRUARY 1971—REVISED SEPTEMBER 1973

JOR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



- For High-Current Switching . . . to 600 mA Rated Collector Current
- Low Storage Time . . . 13 ns Typical
- Cross-Coupled Bases and Emitters Arranged for Selection

## description

The SN75308 is an array of eight high-current (600 mA max) n-p-n transistors designed for use in linear select (2D) memory designs utilizing ferrite cores, plated wire, planar film, diodes, resistors, or other memory elements. One of eight transistors can be switched by selection of the appropriate base and emitter inputs. Drive of the base and emitter inputs can be provided by available circuits such as the SN7440, SN75450, and SN75451. The SN75308 transistors feature fast switching times.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Collector-base voltage . . . . .                            | 25 V           |
| Collector-emitter voltage (see Note 1) . . . . .            | 25 V           |
| Collector-emitter voltage (see Note 2) . . . . .            | 10 V           |
| Emitter-base voltage . . . . .                              | 4.5 V          |
| Continuous current, each collector . . . . .                | 600 mA         |
| Continuous total package dissipation (see Note 3) . . . . . | 800 mW         |
| Operating free-air temperature range . . . . .              | 0°C to 70°C    |
| Storage temperature range . . . . .                         | -65°C to 150°C |

NOTES: 1. This value applies when the base-emitter diode is short-circuited.

2. This value applies between 100  $\mu$ A and 10 mA collector current when the base-emitter diode is open-circuited.

3. This value applies for any combination provided the ratings of single transistors are not exceeded.

# TYPE SN75308

## 2 X 4 TRANSISTOR ARRAY

electrical characteristics for each transistor at 25°C free-air temperature †

| PARAMETER            |  | TEST CONDITIONS  |            | MIN  | TYP | MAX | UNIT |
|----------------------|--|--|------------|------|-----|-----|------|
| V <sub>(BR)CBO</sub> | Collector-base breakdown voltage                                       | I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0                          |            | 25   |     |     | V    |
| V <sub>(BR)CEO</sub> | Collector-emitter breakdown voltage                                    | I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0, See Note 4               |            | 10   |     |     | V    |
| V <sub>(BR)CES</sub> | Collector-emitter breakdown voltage                                    | I <sub>C</sub> = 100 μA, V <sub>BE</sub> = 0                         |            | 25   |     |     | V    |
| V <sub>(BR)EBO</sub> | Emitter-base breakdown voltage   | I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0                          |            | 5    |     |     | V    |
| V <sub>(BR)CU</sub>  | Collector-substrate breakdown voltage                                  | I <sub>C</sub> = 100 μA, I <sub>B</sub> = 0, I <sub>E</sub> = 0      |            | 25   |     |     | V    |
| h <sub>FE</sub>      | Static forward current transfer ratio                                  | V <sub>CB</sub> = 1 V, I <sub>E</sub> = 30 mA                        | See Note 4 | 15   |     |     |      |
|                      |  | V <sub>CB</sub> = 1 V, I <sub>E</sub> = 100 mA                       |            | 20   |     |     |      |
|                      |  | V <sub>CB</sub> = 1 V, I <sub>E</sub> = 500 mA                       |            | 20   |     |     |      |
| V <sub>BE</sub>      | Base-emitter voltage   | I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA                        | See Note 4 | 0.73 | 1   |     | V    |
|                      |  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                      |            | 0.82 | 1.1 |     |      |
|                      |  | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                      |            | 1.0  | 1.2 |     |      |
|                      |  | I <sub>B</sub> = 50 mA, I <sub>C</sub> = 500 mA                      |            | 1.1  | 1.3 |     |      |
| V <sub>CE(sat)</sub> | Collector-emitter saturation voltage                                   | I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA                        | See Note 4 | 0.15 | 0.3 |     | V    |
|                      |  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                      |            | 0.2  | 0.4 |     |      |
|                      |  | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                      |            | 0.36 | 0.6 |     |      |
|                      |  | I <sub>B</sub> = 50 mA, I <sub>C</sub> = 500 mA                      |            | 0.55 | 0.8 |     |      |
| h <sub>fe</sub>      | Small-signal common-emitter forward current transfer ratio             | V <sub>CE</sub> = 10 V, I <sub>C</sub> = 100 mA, f = 100 MHz         |            | 2    |     |     |      |
| C <sub>obo</sub>     | Common-base open-circuit output capacitance (1 transistor)             | V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0, f = 140 kHz, See Note 5  |            | 18   |     |     | pF   |
| C <sub>ibo</sub>     | Common-base open-circuit input capacitance (2 transistors in parallel) | V <sub>EB</sub> = 0.5 V, I <sub>C</sub> = 0, f = 140 kHz, See Note 6 |            | 65   |     |     | pF   |

- NOTES: 4. These parameters must be measured using pulse techniques, t<sub>w</sub> = 200 μs, duty cycle ≤ 2%.  
 5. For measuring C<sub>obo</sub>, the emitter terminal of the transistor under test and all terminals of the other transistors are open.  
 6. For measuring C<sub>ibo</sub>, the base terminals are connected in parallel. The emitter terminals of the transistors not under test and all the collector terminals are open.

switching characteristics at 25°C free-air temperature †


| PARAMETER        |               | TEST CONDITIONS‡  |  | TYP | UNIT |
|------------------|---------------|---|--|-----|------|
| t <sub>d</sub>   | Delay time    | I <sub>C</sub> = 500 mA, I <sub>B</sub> (1) = 50 mA,    |  | 16  | ns   |
| t <sub>r</sub>   | Rise time     | V <sub>BE(off)</sub> = -0.9 V, R <sub>L</sub> = 28.7 Ω, |  | 20  |      |
| t <sub>on</sub>  | Turn-on time  | C <sub>L</sub> = 15 pF, See Figure 1                    |  | 36  |      |
| t <sub>s</sub>   | Storage time  | I <sub>C</sub> = 500 mA, I <sub>B</sub> (1) = 50 mA,    |  | 13  |      |
| t <sub>f</sub>   | Fall time     | I <sub>B</sub> (2) = -50 mA, R <sub>L</sub> = 28.7 Ω,   |  | 10  |      |
| t <sub>off</sub> | Turn-off time | C <sub>L</sub> = 15 pF, See Figure 1                    |  | 23  |      |

† Test conditions and limits apply separately to each transistor unless otherwise noted. The terminals of the transistors not under test are open during the measurement of these characteristics.


‡ Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

**TYPE SN75308**  
**2 X 4 TRANSISTOR ARRAY**

**PARAMETER MEASUREMENT INFORMATION**



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**

- NOTES: A. The input waveform is supplied by a generator with the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $t_w \approx 100 \text{ ns}$ , duty cycle  $\leq 2\%$ .  
 B.  $C_L$  includes probe and jig capacitance.

**FIGURE 1—SWITCHING CHARACTERISTICS**



# TYPE SN75308

## 2 X 4 TRANSISTOR ARRAY

### TYPICAL CHARACTERISTICS

STATIC FORWARD CURRENT TRANSFER RATIO  
vs  
EMITTER CURRENT




FIGURE 2

BASE-EMITTER VOLTAGE  
vs  
COLLECTOR CURRENT




FIGURE 3

COLLECTOR-EMITTER SATURATION VOLTAGE  
vs  
COLLECTOR CURRENT




FIGURE 4

NORMALIZED COLLECTOR-EMITTER  
BREAKDOWN VOLTAGE  
vs  
BASE-EMITTER RESISTANCE




FIGURE 5


NOTE 4: These parameters must be measured using pulse techniques.  $t_w = 200\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

# TYPE SN75308


## 2 X 4 TRANSISTOR ARRAY

### TYPICAL APPLICATION DATA

The SN75308 two-by-four transistor array is designed to perform the word-line drive or select function for medium current, high-speed, read-only memories organized in the word-oriented (2D) or linear-select configuration. Such memories use magnetic memory elements such as plated wires, planar thin-films, transformers (as in a braided-wire memory), or ferrite switch cores. They also may utilize passive elements such as resistors, capacitors, or diodes. The typical organization of a word-oriented ROM is shown on the SN75303 data sheet; a base and emitter selection technique is shown below. A similar selection circuit can be used with the SN75303 although with it the SN75451's need not be paralleled.



schematic



TEXAS INSTRUMENTS

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement. TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POS

# SYSTEMS INTERFACE CIRCUIT

# TYPE SN75324 MEMORY DRIVER WITH DECODE INPUTS

BULLETIN NO. DL-S 7311169, APRIL 1969—REVISED SEPTEMBER 1973

## SERIES 75 MEMORY DRIVER

### PERFORMANCE

- fast switching times
- 400-mA output capability
- internal decoding and timing circuitry
- dual sink/source outputs
- output short-circuit protection

### EASE OF DESIGN

- TTL or DTL compatibility
- eliminates transformer coupling
- reduces drive-line lengths
- increases reliability
- minimizes external components

### description

The SN75324 is a monolithic memory driver with decode inputs designed for use with magnetic memories. The device contains two 400-milliampere (source/sink) switch pairs, with decoding capability from four address lines. Two address inputs (B and C) are used for mode selection, i.e., source or sink. The other two address inputs (A and D) are used for switch-pair selection, i.e., output switch-pair Y/Z or W/X respectively.

The sink circuit is composed of an inverting switch with a transistor-transistor-logic (TTL) input. The source circuit is an emitter-follower driven from a TTL input stage.

The SN75324 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

| INPUTS  |        |   |      | OUTPUTS |   |      |     |     |     |     |
|---------|--------|---|------|---------|---|------|-----|-----|-----|-----|
| ADDRESS | TIMING |   | SINK | SOURCES |   | SINK |     |     |     |     |
| A       | B      | C | D    | E       | F | G    | W   | X   | Y   | Z   |
| L       | L      | H | H    | H       | H | H    | ON  | OFF | OFF | OFF |
| L       | H      | L | H    | H       | H | H    | OFF | ON  | OFF | OFF |
| H       | H      | L | L    | H       | H | H    | OFF | OFF | ON  | OFF |
| H       | L      | H | L    | H       | H | H    | OFF | OFF | OFF | ON  |
| X       | X      | X | X    | L       | X | X    | OFF | OFF | OFF | OFF |
| X       | X      | X | X    | X       | L | X    | OFF | OFF | OFF | OFF |
| X       | X      | X | X    | X       | X | L    | OFF | OFF | OFF | OFF |


H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at one time:  
When all timing inputs are high, two of the address inputs must be low.

J CERAMIC DUAL-IN-LINE PACKAGE (TOP VIEW)



N PLASTIC DUAL-IN-LINE PACKAGE (TOP VIEW)



NC—No internal connection  
GND 1 and GND 2 are to be used in parallel

# TYPE SN75324

## MEMORY DRIVER WITH DECODE INPUTS

### absolute maximum ratings over operating case temperature range (unless otherwise noted)

|  |                |
|--|----------------|
| Supply voltage $V_{CC}$ (See Note 1) . . . . .                                   | 17 V           |
| Input voltage (See Note 2) . . . . .   | 5.5 V          |
| Operating case temperature range . . . . .                                       | 0°C to 70°C    |
| Continuous total power dissipation at (or below) 70°C case temperature . . . . . | 800 mW         |
| Storage temperature range. . . . .   | -65°C to 150°C |

- NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. Input signals must be zero or positive with respect to network ground terminal.

### electrical characteristics (unless otherwise noted, $V_{CC} = 14\text{ V}$ , $T_C = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP† | MAX | UNIT          |
|--|-------------|--|------|------|-----|---------------|
| $V_{IH}$ High-level input voltage                  | 1           |  | 3.5  |      |     | V             |
| $V_{IL}$ Low-level input voltage                   | 1           |  |      |      | 0.8 | V             |
| $I_{IH}$ High-level input current, address inputs  | 1           | $V_I = 5\text{ V}$   |      |      | 200 | $\mu\text{A}$ |
| $I_{IH}$ High-level input current, timing inputs   | 1           | $V_I = 5\text{ V}$   |      |      | 100 | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current, address inputs   | 1           | $V_I = 0\text{ V}$   |      |      | -6  | mA            |
| $I_{IL}$ Low-level input current, timing inputs    | 1           | $V_I = 0\text{ V}$   |      |      | -12 | mA            |
| $V_{(sat)}$ Sink saturation voltage                | 2           | $I_{sink} \approx 420\text{ mA}$ , $R_L = 53\ \Omega$      | 0.75 | 0.85 |     | V             |
| $V_{(sat)}$ Source saturation voltage              | 2           | $I_{source} \approx -420\text{ mA}$ , $R_L = 47.5\ \Omega$ | 0.75 | 0.85 |     | V             |
| $I_{off}$ Output off-state current                 | 1           | $V_I = 0\text{ V}$   | 125  | 200  |     | $\mu\text{A}$ |
| $I_{CC}$ Supply current, all sources and sinks off | 3           | $V_I = 0\text{ V}$   | 12.5 | 15   |     | mA            |
| $I_{CC}$ Supply current, either sink selected      | 4           |  | 30   | 42   |     | mA            |
| $I_{CC}$ Supply current, either source selected    | 4           |  | 25   | 35   |     | mA            |

† All typical values are at  $T_C = 25^\circ\text{C}$ .

# TYPE SN75324

## MEMORY DRIVER WITH DECODE INPUTS


switching characteristics,  $V_{CC} = 14\text{ V}$ ,  $T_C = 25^\circ\text{C}$

| PARAMETER        |   | TEST FIGURE | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|------------------|---|-------------|---|-----|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level source output | 5           | R <sub>L1</sub> = 53 Ω,<br>R <sub>L2</sub> = 500 Ω,<br>C <sub>L</sub> = 20 pF |     |     | 90  | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level source output | 5           |   |     |     | 50  | ns   |
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level sink output   | 6           | R <sub>L</sub> = 53 Ω,<br>C <sub>L</sub> = 20 pF                              |     |     | 110 | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level sink output   | 6           |   |     |     | 40  | ns   |
| t <sub>s</sub>   | Sink storage time                                       | 6           |   |     |     | 70  | ns   |

6

# TYPE SN75324 MEMORY DRIVER WITH DECODE INPUTS


schematic



# TYPE SN75324 MEMORY DRIVER WITH DECODE INPUTS

## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits†




TEST TABLE FOR  $I_{IL}$

| APPLY 3.5 V          | GROUND  | TEST $I_{IL}$ |
|----------------------|---------|---------------|
| B, C, E, F, and G    | A and D | A             |
| B, C, E, F, and G    | A and D | D             |
| A, D, E, F, and G    | B and C | B             |
| A, D, E, F, and G    | B and C | C             |
| A, B, C, D, F, and G | E       | E             |
| A, B, C, D, E, and G | F       | F             |
| A, B, C, D, E, and F | G       | G             |

- NOTES: 1. Check  $V_{IH}$  and  $V_{IL}$  per Function Table.  
 2. Measure  $I_{IL}$  per Test Table.  
 3. When measuring  $I_{IH}$ , all other inputs are at ground. Each input is tested separately.

FIGURE 1— $V_{IL}$ ,  $V_{IH}$ ,  $I_{IL}$ ,  $I_{IH}$ , and  $I_{off}$



NOTE: This parameter must be using pulse techniques.  $t_w = 500$  ns, duty cycle  $\leq 1\%$ .

FIGURE 2 —  $V_{(sat)}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPE SN75324

## MEMORY DRIVER WITH DECODE INPUTS

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits † (continued)





FIGURE 3 -  $I_{CC}$  (ALL OUTPUTS OFF)



- NOTES:
1. Ground A and B, apply 3.5 V to C and D, and measure  $I_{CC}$  (output W is on).
  2. Ground B and D, apply 3.5 V to A and C, and measure  $I_{CC}$  (output Z is on).
  3. Ground A and C, apply 3.5 V to B and D, and measure  $I_{CC}$  (output X is on).
  4. Ground C and D, apply 3.5 V to A and B, and measure  $I_{CC}$  (output Y is on).

FIGURE 4 -  $I_{CC}$  (ONE OUTPUT ON)


† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.




# TYPE SN75324 MEMORY DRIVER WITH DECODE INPUTS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS



- NOTES: 1. The input waveform is supplied by a generator with the following characteristics:  $t_r = t_f = 10$  ns, duty cycle  $\leq 1\%$ , and  $Z_{out} \approx 50 \Omega$ .  
 2. When measuring delay times at output X, apply +5 V to input D, and ground A. When measuring delay times at output Y, apply +5 V to input A, and ground D.  
 3.  $C_L$  includes probe and jig capacitance.  
 4. Unless otherwise noted all resistors are 0.5 W.

FIGURE 5 — SOURCE-OUTPUT SWITCHING TIMES

# TYPE SN75324 MEMORY DRIVER WITH DECODE INPUTS

## PARAMETER MEASUREMENT INFORMATION

### switching characteristics



- NOTES: 1. The input waveform is supplied by a generator with the following characteristics:  $t_r = t_f = 10$  ns, duty cycle  $\leq 1\%$ ,  $Z_{out} \approx 50 \Omega$ .  
 2. When measuring delay times at output W, apply +5 V to input D, and ground A. When measuring delay times at output Z, apply +5 V to input A, and ground D.  
 3.  $C_L$  includes probe and jig capacitance.

FIGURE 6 - SINK-OUTPUT SWITCHING TIMES

## SERIES 55/75 MEMORY DRIVER featuring

### PERFORMANCE

- 600-mA Output Capability
- Fast Switching Times
- Output Short-Circuit Protection
- Dual Sink and Dual Source Outputs
- Minimum Time Skew between Address and Output Current Rise
- 24-Volt Output Capability

### EASE OF DESIGN

- Source Base Drive Externally Adjustable
- TTL or DTL Compatibility
- Input Clamping Diodes
- Transformer Coupling Eliminated
- Reliability Increased
- Drive-Line Lengths Reduced
- Use of External Components Minimized

### description

The SN55325 and SN75325 are monolithic integrated circuit memory drivers with logic inputs and are designed for use with magnetic memories.

The devices contain two 600-milliamper source-switch pairs and two 600-milliamper sink-switch pairs. Source selection is determined by one of two logic inputs, and source turn-on is determined by the source strobe. Likewise, sink selection is determined by one of two logic inputs, and sink turn-on is determined by the sink strobe. This arrangement allows selection of one of the four switches and its subsequent turn-on with minimum time skew of the output current rise.


When  $R_{int}$  and node R are connected together, the amount of base drive available for the source-1 or source-2 output transistor is set internally by a 575-ohm resistor. This method provides adequate base drive for source currents up to 375 mA with a  $V_{CC2}$  voltage of 15 volts or 600 mA with a  $V_{CC2}$  voltage of 24 volts.

When source currents greater than 375 mA are required, it is recommended that a resistor of the appropriate value be connected between  $V_{CC2}$  and node R and  $R_{int}$  must remain open. By using this method the source base current may usually be regulated within  $\pm 5\%$ . An advantage of this method of setting the base drive is that the power dissipated by this resistor is external to the package and allows the integrated circuit to operate at higher source currents for a given junction temperature.

Each sink-output collector has an internal pull-up resistor in parallel with a clamping diode connected to  $V_{CC2}$ . This arrangement provides protection from voltage surges associated with switching inductive loads.

The SN55325 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN75325 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

J, JB, OR N DUAL-IN-LINE  
OR SB FLAT PACKAGE (TOP VIEW)



TRUTH TABLE

| ADDRESS INPUTS |   | STROBE INPUTS |   | OUTPUTS      |            |             |     |     |     |
|----------------|---|---------------|---|--------------|------------|-------------|-----|-----|-----|
| SOURCE<br>A    | B | SINK<br>C     | D | SOURCE<br>S1 | SINK<br>S2 | SOURCE<br>W | X   | Y   | Z   |
| L              | H | X             | X | L            | H          | ON          | OFF | OFF | OFF |
| H              | L | X             | X | L            | H          | OFF         | ON  | OFF | OFF |
| X              | X | L             | H | H            | L          | OFF         | OFF | ON  | OFF |
| X              | X | H             | L | H            | L          | OFF         | OFF | OFF | ON  |
| X              | X | X             | X | H            | H          | OFF         | OFF | OFF | OFF |
| H              | H | H             | H | X            | X          | OFF         | OFF | OFF | OFF |

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

# TYPES SN55325, SN75325

## MEMORY DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                      | SN55325    | SN75325    | UNIT |
|--|----------------------|------------|------------|------|
| Supply voltage $V_{CC1}$ (see Note 1)  |                      | 7          | 7          | V    |
| Supply voltage $V_{CC2}$ (see Note 1)  |                      | 25         | 25         | V    |
| Input voltage (any address or strobe input)                                    |                      | 5.5        | 5.5        | V    |
| Continuous total dissipation at (or below) 100°C case temperature (see Note 2) |                      | 1          | 1          | W    |
| Operating free-air temperature range   |                      | -55 to 125 | 0 to 70    | °C   |
| Storage temperature range  |                      | -65 to 150 | -65 to 150 | °C   |
| Lead temperature 1/16 inch from case for 60 seconds                            | J, JB, or SB package | 300        | 300        | °C   |
| Lead temperature 1/16 inch from case for 10 seconds                            | N package            | 260        | 260        | °C   |

- NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. For operation above 100°C case temperature, refer to Dissipation Derating Curve, Figure 20. For dissipation ratings in free-air, see Figure 21.

electrical characteristics over rated operating free-air temperature range (unless otherwise noted)

| PARAMETER     |  | TEST FIGURE | TEST CONDITIONS  | SN55325     |      |     | SN75325 |      |     | UNIT          |
|---------------|--|-------------|--|-------------|------|-----|---------|------|-----|---------------|
|               |  |             |  | MIN         | TYP† | MAX | MIN     | TYP† | MAX |               |
| $V_{IH}$      | High-level input voltage                         | 1 & 2       |  | 2           |      |     | 2       |      |     | V             |
| $V_{IL}$      | Low-level input voltage                          | 3 & 4       |  |             |      | 0.8 |         |      | 0.8 | V             |
| $V_I$         | Input clamp voltage                              | 5           | $V_{CC1} = 4.5\text{ V}$ ,<br>$I_I = -10\text{ mA}$ ,<br>$V_{CC2} = 24\text{ V}$ ,<br>$T_A = 25^\circ\text{C}$   | -1.3        | -1.7 |     | -1.3    | -1.7 |     | V             |
| $I_{(off)}$   | Source-collectors terminal off-state current     | 1           | $V_{CC1} = 4.5\text{ V}$ ,<br>$V_{CC2} = 24\text{ V}$ ,<br>$T_A = 25^\circ\text{C}$  | Full range‡ |      |     | 200     |      |     | $\mu\text{A}$ |
|               |  |             |  | 3           | 150  |     | 3       | 200  |     |               |
| $V_{OH}$      | High-level sink output voltage                   | 2           | $V_{CC1} = 4.5\text{ V}$ ,<br>$I_O = 0$ ,<br>$V_{CC2} = 24\text{ V}$   | 19          | 23   |     | 19      | 23   |     | V             |
| $V_{(sat)}$   | Saturation voltage‡                              | 3           | Source outputs<br>$V_{CC1} = 4.5\text{ V}$ ,<br>$V_{CC2} = 15\text{ V}$ ,<br>$R_L = 24\ \Omega$ ,<br>$I_{(source)} \approx -600\text{ mA}$ ,<br>See Note 3 | Full range‡ |      |     | 0.9     |      |     | V             |
|               |  |             |  | 0.43        | 0.7  |     | 0.43    | 0.75 |     |               |
|               |  | 4           | Sink outputs<br>$V_{CC1} = 4.5\text{ V}$ ,<br>$V_{CC2} = 15\text{ V}$ ,<br>$R_L = 24\ \Omega$ ,<br>$I_{(sink)} \approx 600\text{ mA}$ ,<br>See Note 3      | Full range‡ |      |     | 0.9     |      |     |               |
|               |  |             |  | 0.43        | 0.7  |     | 0.43    | 0.75 |     |               |
| $I_I$         | Input current at maximum input voltage           | 5           | $V_{CC1} = 5.5\text{ V}$ ,<br>$V_I = 5.5\text{ V}$ ,<br>$V_{CC2} = 24\text{ V}$  | 1           |      |     | 1       |      |     | mA            |
|               |  |             |  | 2           |      |     | 2       |      |     |               |
| $I_{IH}$      | High-level input current                         | 5           | $V_{CC1} = 5.5\text{ V}$ ,<br>$V_I = 2.4\text{ V}$ ,<br>$V_{CC2} = 24\text{ V}$  | 3           |      |     | 3       |      |     | $\mu\text{A}$ |
|               |  |             |  | 6           |      |     | 80      |      |     |               |
| $I_{IL}$      | Low-level input current                          | 5           | $V_{CC1} = 5.5\text{ V}$ ,<br>$V_I = 0.4\text{ V}$ ,<br>$V_{CC2} = 24\text{ V}$  | -1          |      |     | -1      |      |     | mA            |
|               |  |             |  | -2          |      |     | -3.2    |      |     |               |
| $I_{CC(off)}$ | Supply current, all sources and sinks off        | 6           | $V_{CC1} = 5.5\text{ V}$ ,<br>$T_A = 25^\circ\text{C}$   | 14          |      |     | 14      |      |     | mA            |
|               |  |             |  | 7.5         |      |     | 20      |      |     |               |
| $I_{CC1}$     | Supply current from $V_{CC1}$ , either sink on   | 7           | $V_{CC1} = 5.5\text{ V}$ ,<br>$I_{(sink)} = 50\text{ mA}$ ,<br>$T_A = 25^\circ\text{C}$  | 55          | 70   |     | 55      | 70   |     | mA            |
| $I_{CC2}$     | Supply current from $V_{CC2}$ , either source on | 8           | $V_{CC1} = 5.5\text{ V}$ ,<br>$I_{(source)} = -50\text{ mA}$ ,<br>$T_A = 25^\circ\text{C}$ ,<br>See Note 3   | 32          | 50   |     | 32      | 50   |     | mA            |

† All typical values are at  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output is to be on at any one time.

§ Full range for SN55325 is  $-55^\circ\text{C}$  to  $125^\circ\text{C}$  and for SN75325 is  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

NOTE 3: These parameters must be measured using pulse techniques.  $t_w = 200\ \mu\text{s}$ , duty cycle  $< 2\%$ .


# TYPES SN55325, SN75325 MEMORY DRIVERS

switching characteristics,  $V_{CC1} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


| PARAMETER† | TO (OUTPUT)       | TEST FIGURE | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|------------|-------------------|-------------|--|-----|-----|-----|------|
| $t_{PLH}$  | Source collectors | 9           | $V_{CC2} = 15\text{ V}$ , $R_L = 24\ \Omega$ ,<br>$C_L = 25\text{ pF}$       | 25  | 50  |     | ns   |
| $t_{PHL}$  |                   |             |  | 25  | 50  |     |      |
| $t_{TLH}$  | Source outputs    | 10          | $V_{CC2} = 20\text{ V}$ , $R_L = 1\text{ k}\Omega$ ,<br>$C_L = 25\text{ pF}$ | 55  |     |     | ns   |
| $t_{THL}$  |                   |             |  | 7   |     |     |      |
| $t_{PLH}$  | Sink outputs      | 9           | $V_{CC2} = 15\text{ V}$ , $R_L = 24\ \Omega$ ,<br>$C_L = 25\text{ pF}$       | 20  | 45  |     | ns   |
| $t_{PHL}$  |                   |             |  | 20  | 45  |     |      |
| $t_{TLH}$  | Sink outputs      | 9           | $V_{CC2} = 15\text{ V}$ , $R_L = 24\ \Omega$ ,<br>$C_L = 25\text{ pF}$       | 7   | 15  |     | ns   |
| $t_{THL}$  |                   |             |  | 9   | 20  |     |      |
| $t_s$      | Sink outputs      | 9           | $V_{CC2} = 15\text{ V}$ , $R_L = 24\ \Omega$ ,<br>$C_L = 25\text{ pF}$       | 15  | 30  |     | ns   |

- †  $t_{PLH}$  = propagation delay time, low-to-high-level output  
 †  $t_{PHL}$  = propagation delay time, high-to-low-level output  
 †  $t_{TLH}$  = transition time, low-to-high-level output  
 †  $t_{THL}$  = transition time, high-to-low-level output  
 †  $t_s$  = storage time

## schematic



Component values shown are nominal.


 ...  $V_{CC1}$  bus

# TYPES SN55325, SN75325

## MEMORY DRIVERS

d-c test circuits†


### PARAMETER MEASUREMENT INFORMATION



**TEST TABLE**

| A   | B   | S1  |
|-----|-----|-----|
| GND | GND | 2 V |
| 2 V | 2 V | GND |

FIGURE 1— $V_{IH}$  AND  $I_{(off)}$



**TEST TABLE**

| C     | D     | S2  | Y        | Z        |
|-------|-------|-----|----------|----------|
| 2 V   | 4.5 V | GND | $V_{OH}$ | OPEN     |
| GND   | 4.5 V | 2 V | $V_{OH}$ | OPEN     |
| 4.5 V | 2 V   | GND | OPEN     | $V_{OH}$ |
| 4.5 V | GND   | 2 V | OPEN     | $V_{OH}$ |


FIGURE 2— $V_{IH}$  AND  $V_{OH}$

† Arrows indicate actual direction of current flow.

# TYPES SN55325, SN75325 MEMORY DRIVERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits (continued)<sup>†</sup>




TEST TABLE

| A     | B     | S1    | W    | X    |
|-------|-------|-------|------|------|
| 0.8 V | 4.5 V | 0.8 V | GND  | OPEN |
| 4.5 V | 0.8 V | 0.8 V | OPEN | GND  |

NOTE A: These parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle  $< 2\%$ .

FIGURE 3— $V_{IL}$  AND SOURCE  $V_{(sat)}$



TEST TABLE

| C     | D     | S2    | Y     | Z     |
|-------|-------|-------|-------|-------|
| 0.8 V | 4.5 V | 0.8 V | $R_L$ | OPEN  |
| 4.5 V | 0.8 V | 0.8 V | OPEN  | $R_L$ |

NOTE A: These parameters must be measured using pulse techniques.  $t_w = 200 \mu s$ , duty cycle  $< 2\%$ .

FIGURE 4— $V_{IL}$  AND SINK  $V_{(sat)}$

<sup>†</sup> Arrows indicate actual direction of current flow.

# TYPES SN55325, SN75325 MEMORY DRIVERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits (continued)<sup>†</sup>




FIGURE 5— $V_I$ ,  $I_I$ ,  $I_{IH}$ , AND  $I_{IL}$

### TEST TABLES

$I_I$ ,  $I_{IH}$

|  | TEST TABLE |             |
|--|------------|-------------|
|  | GROUND     | APPLY 5.5 V |
| APPLY $V_I = 5.5$ V,<br>MEASURE $I_I$    |            |             |
| APPLY $V_I = 2.4$ V,<br>MEASURE $I_{IH}$ |            |             |
| A  | S1         | B, C, S2, D |
| S1                                       | A, B       | C, S2, D    |
| B  | S1         | A, C, S2, D |
| C  | S2         | A, S1, B, D |
| S2                                       | C, D       | A, S1, B    |
| D  | S2         | A, S1, B, C |

$V_I$ ,  $I_{IL}$

|  | TEST TABLE      |             |
|--|-----------------|-------------|
|  | GROUND          | APPLY 5.5 V |
| APPLY $V_I = 0.4$ V,<br>MEASURE $I_{IL}$ |                 |             |
| APPLY $I_I = -10$ mA,<br>MEASURE $V_I$   |                 |             |
| A  | S1, B, C, S2, D |             |
| S1                                       | A, B, C, S2, D  |             |
| B  | A, S1, C, S2, D |             |
| C  | A, S1, B, S2, D |             |
| S2                                       | A, S1, B, C, D  |             |
| D  | A, S1, B, C, S2 |             |




FIGURE 6— $I_{CC1}(\text{off})$  AND  $I_{CC2}(\text{off})$


<sup>†</sup>Arrows indicate actual direction of current flow.



# TYPES SN55325, SN75325 MEMORY DRIVERS

## PARAMETER MEASUREMENT INFORMATION


d-c test circuits (continued)<sup>†</sup>



TEST TABLE

| C   | D   | S2  | Y            | Z            |
|-----|-----|-----|--------------|--------------|
| GND | 5 V | GND | $I_{(sink)}$ | OPEN         |
| 5 V | GND | GND | OPEN         | $I_{(sink)}$ |

FIGURE 7— $I_{CC1}$ , EITHER SINK ON



TEST TABLE

| A   | B   | S1  |
|-----|-----|-----|
| GND | 5 V | GND |
| 5 V | GND | GND |


FIGURE 8— $I_{CC2}$ , EITHER SOURCE ON

<sup>†</sup>Arrows indicate actual direction of current flow.

# TYPES SN55325, SN75325 MEMORY DRIVERS

## PARAMETER MEASUREMENT INFORMATION


switching characteristics



TEST CIRCUIT

TEST TABLE

| PARAMETER   | OUTPUT UNDER TEST | INPUT    | CONNECT TO 5 V |
|---|-------------------|----------|----------------|
| $t_{PLH}$ and $t_{PHL}$   | Source collectors | A and S1 | B, C, D and S2 |
|   |                   | B and S1 | A, C, D and S2 |
| $t_{PLH}$ , $t_{PHL}$ ,<br>$t_{TLH}$ , $t_{THL}$ ,<br>and $t_s$ | Sink output Y     | C and S2 | A, B, D and S1 |
|   | Sink output Z     | D and S2 | A, B, C and S1 |




- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , duty cycle  $\leq 1\%$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 9—SWITCHING TIMES

# TYPES SN55325, SN75325 MEMORY DRIVERS


## PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST TABLE

| PARAMETER               | OUTPUT UNDER TEST | INPUT    | CONNECT TO 5 V  |
|-------------------------|-------------------|----------|-----------------|
| $t_{TLH}$ and $t_{THL}$ | Source output W   | A and S1 | B, C, D, and S2 |
|                         | Source output X   | B and S1 | A, C, D, and S2 |



- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , duty cycle  $\leq 1\%$ .  
 B.  $C_L$  includes probe and jig capacitance.

FIGURE 10—TRANSITION TIMES OF SOURCE OUTPUTS

# TYPES SN55325, SN75325 MEMORY DRIVERS

## TYPICAL CHARACTERISTICS

OFF-STATE CURRENT INTO SOURCE COLLECTORS




FIGURE 11

HIGH-LEVEL SINK OUTPUT VOLTAGE




FIGURE 12

SOURCE OR SINK SATURATION VOLTAGE




FIGURE 13

SOURCE OR SINK SATURATION VOLTAGE




FIGURE 14

SUPPLY CURRENT, ALL SOURCES AND SINKS OFF






FIGURE 15

# TYPES SN55325, SN75325 MEMORY DRIVERS

## TYPICAL APPLICATION DATA

### balanced bipolar logic-line driver

The circuit shown in Figure 16 converts standard TTL logic to bipolar logic. Bipolar logic is primarily used in transmitting data or clock pulses over long lines. This line-driver may be operated from a single 5-volt supply; however, the output drive may be increased by raising the supply voltage to the source collectors. The circuit features a tri-state output which is off during the absence of data, thus not dissipating high power. It provides a balanced drive circuit giving maximum noise immunity when used with the proper line receiver. Large drive levels can be used to further increase noise immunity. The circuit is capable of driving twisted-pair lines of several miles in length or low-impedance coaxial lines.




† R and C are adjusted to give the desired bipolar output pulse width.

FIGURE 16—BALANCED BIPOLAR LOGIC-LINE DRIVER

# TYPES SN55325, SN75325 MEMORY DRIVERS


## TYPICAL APPLICATION DATA

In memory-drive applications the SN75325 (or for full-temperature operation, the SN55325) can be connected in any of several ways. Typically, however, sources and sinks are arranged in pairs from which many drive-lines branch off as shown in Figure 17. Here each drive-line is served by a unique combination of two source/sink pairs so that a selection matrix is formed. To select drive-line 13, SN74154 No. 1 must be set to 3 (with mode select high), enabling source X of SN75325 No. 2 to drive lines 12 through 15, and SN74154 No. 2 must be set to 2, providing a sink at Y of SN75325 No. 4 for drive-line 13 only. Alternatively, to drive current in drive-line 13 in the opposite direction, only the mode-select voltage would be changed from high to low. The size of such a matrix is limited only by the number of drive-lines that a source/sink pair can serve. This number in turn depends on the capacitive and inductive load that each drive-line of the particular system imposes on the driver. A 256-drive-line selection matrix is shown in Figure 18. These 256 drive-lines are sufficient to serve  $(256/2)^2 = 16,384$  individual cores.



NOTE A: This optional mode-select and timing-strobe technique can be used in place of the SN7440 mode-select and SN74154 timing-strobe when minimum time skew is desired.

FIGURE 17—SN75325 USED AS A MEMORY DRIVER  
TO SELECT ONE OF SIXTEEN DRIVE LINES



NOTES: A. Outputs from one SN74154 decoder are connected to each SN75325 as shown in Figure 17. Source strobe and sink strobe from an SN7440 are connected to each SN75325 as shown in Figure 17.

B. The division of the drive-line bus into four segments reduces the capacitive load on the SN75325 driver.

FIGURE 18—SN75325 SERVING 256 DRIVE LINES IN A MAGNETIC MEMORY

# TYPES SN55325, SN75325 MEMORY DRIVERS

---

## TYPICAL APPLICATION DATA

### external resistor calculation

A typical magnetic-memory word-drive requirement is shown in Figure 19. A source-output transistor of one SN75325 delivers load current ( $I_L$ ). The sink-output transistor of another SN75325 sinks this current.

The value of the external pull-up resistor ( $R_{ext}$ ) for a particular memory application may be determined using the following equation:

$$R_{ext} = \frac{16 [V_{CC2(min)} - V_S - 2.2]}{I_L - 1.6 [V_{CC2(min)} - V_S - 2.9]} \quad (\text{Equation 1})$$

where:  $R_{ext}$  is in  $k\Omega$ ,

$V_{CC2(min)}$  is the lowest expected value of  $V_{CC2}$  in volts,

$V_S$  is the source output voltage in volts with respect to ground,

$I_L$  is in mA.

The power dissipated in resistor  $R_{ext}$  during the load current pulse duration is calculated using Equation 2,

$$P_{R_{ext}} \approx \frac{I_L}{16} [V_{CC2(min)} - V_S - 2] \quad (\text{Equation 2})$$

where:  $P_{R_{ext}}$  is in mW.

After solving for  $R_{ext}$ , the magnitude of the source collector current ( $I_{CS}$ ) is determined from Equation 3,

$$I_{CS} \approx 0.94 I_L \quad (\text{Equation 3})$$

where:  $I_{CS}$  is in mA.

As an example, let  $V_{CC2(min)} = 20$  V and  $V_L = 3$  V while  $I_L$  of 500 mA flows.

Using Equation 1,

$$R_{ext} = \frac{16 (20 - 3 - 2.2)}{500 - 1.6 (20 - 3 - 2.9)} = 0.5 \text{ k}\Omega$$

and from Equation 2,

$$P_{R_{ext}} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$

The amount of the memory system current source ( $I_{CS}$ ) from Equation 3 is:

$$I_{CS} \approx 0.94 (500) \approx 470 \text{ mA}$$


In this example the regulated source-output transistor base current through the external pull-up resistor ( $R_{ext}$ ) and the source gate is approximately 30 mA. This current and  $I_{CS}$  comprise  $I_L$ .



# TYPES SN55325, SN75325 MEMORY DRIVERS

## TYPICAL APPLICATION DATA

external resistor calculation (continued)




NOTES: A. For clarity, partial logic diagrams of two SN75325's are shown.  
B. Source and sink shown are in different packages.

FIGURE 19

## THERMAL INFORMATION

CASE TEMPERATURE  
DISSIPATION DERATING CURVE



NOTE A: Rated operating free-air temperature ranges must be observed regardless of heat-sinking.

FIGURE 20

FREE-AIR TEMPERATURE  
DISSIPATION DERATING CURVE




FIGURE 21

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS

**SERIES 55/75 MEMORY DRIVERS**  
featuring

**SN55326, SN75326 PERFORMANCE**

- Quad Positive-OR Sink Memory Drivers
- 600-mA Output Current Sink Capability
- 24-V Output Capability
- Clamp Voltage Variable to 24 V


**SN55327, SN75327 PERFORMANCE**

- Quad Memory Switches
- 600-mA Output Current Capability
- VCC2 Drive Voltage Variable to 24 V
- Output Capable of Swinging Between VCC2 and Ground

**EASE OF DESIGN**


- High-Repetition-Rate Driver Compatible with High-Speed Magnetic Memories
- Inputs Compatible with TTL Decoders
- Minimum Time Skew between Strobe and Output-Current Rise
- Pulse-Transformer Coupling Eliminated
- Drive-Line Lengths Reduced

SN55326, SN75326  
J, JB, OR N DUAL-IN-LINE OR  
SB FLAT PACKAGE (TOP VIEW)



NC—No internal connection

SB85327, SN75327  
J, JB, OR N DUAL-IN-LINE OR  
SB FLAT PACKAGE (TOP VIEW)



**description**

The SN55326, SN55327, SN75326, and SN75327 are monolithic integrated circuit quadruple memory drivers. These devices accept standard TTL decoder input signals and provide high-current and high-voltage output levels suitable for driving magnetic memory elements. Output transistor selection is determined by using one of the four address inputs and the common timing strobe.

The SN55326 and SN75326 memory drivers can sink up to 600 milliamperes and operate from a single 5-volt supply. Each driver is similar to the sink drivers of the SN55325/SN75325. The four output transistors share a common base-drive resistor and it is recommended that only one of the four driver gates be selected at a time. Output-transistor base current may be increased by connecting an external resistor between  $R_{ext}$  (pin 4) and  $V_{CC}$ . Each output collector is protected from voltage surges during inductive switching by a clamp diode in parallel with its internal pull-up resistor. The two clamp pins may be returned to a power supply of from 4.5 volts to 24 volts.

The SN55327 and SN75327 memory switches can source or sink up to 600 milliamperes and operate from two supplies; one of five volts and the other from 4.5 volts to 24 volts. Each switch is similar to the source drivers of the SN55325/SN75325. They can function as either sink drivers or source drivers since the voltages at the output transistor terminals are capable of swinging between  $V_{CC2}$  and ground. The four output transistors share a common base-drive resistor and it is recommended that only one of the four outputs be selected at a time. An internal base-drive resistor is available on the chip and can be

TENTATIVE DATA SHEET

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

# TYPES SN55326, SN55327, SN75326, SN75327

## MEMORY DRIVERS

### description (continued)

used by connecting Node R (pin 4) to  $R_{int}$  (pin 5). This resistor provides adequate base current to the output transistors for output sink currents up to 375 milliamperes with  $V_{CC2}$  at 15 volts or 600 milliamperes with  $V_{CC2}$  at 24 volts. Base current can be regulated to within  $\pm 5$  percent by substituting for this resistor an external resistor connected between Node R (pin 4) and  $V_{CC2}$  with  $R_{int}$  (pin 5) remaining open. This method is preferable in high-duty-cycle, high-power applications since the power dissipated in this resistor is outside the package. When a source current and  $V_{CC2}$  voltage other than the above values are required, it is recommended that the base drive be supplied through an external resistor of the appropriate value calculated using Equation 1 shown in the SN55325, SN75325 data sheet.

The SN55326 and SN55327 circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN75326 and SN75327 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

| INPUTS  |   |   |   |        | OUTPUTS |     |     |     |
|---------|---|---|---|--------|---------|-----|-----|-----|
| ADDRESS |   |   |   | STROBE | W       | X   | Y   | Z   |
| A       | B | C | D | S      |         |     |     |     |
| L       | H | H | H | L      | ON      | OFF | OFF | OFF |
| H       | L | H | H | L      | OFF     | ON  | OFF | OFF |
| H       | H | L | H | L      | OFF     | OFF | ON  | OFF |
| H       | H | H | L | L      | OFF     | OFF | OFF | ON  |
| H       | H | H | H | X      | OFF     | OFF | OFF | OFF |
| X       | X | X | X | H      | OFF     | OFF | OFF | OFF |

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  | SN55326        | SN75326        | SN55327        | SN75327        | UNIT               |
|--|----------------|----------------|----------------|----------------|--------------------|
| Supply voltage, $V_{CC}$ or $V_{CC1}$ (see Note 1)   | 7              | 7              | 7              | 7              | V                  |
| Supply voltage, $V_{CC2}$  |                |                | 25             | 25             | V                  |
| Input voltage, any address or strobe   | 5.5            | 5.5            | 5.5            | 5.5            | V                  |
| Output collector voltage   | 25             | 25             | 25             | 25             | V                  |
| Output clamp voltage   | 25             | 25             |                |                | V                  |
| Output collector current   | 750            | 750            | 750            | 750            | mA                 |
| Continuous total dissipation at (or below) $100^{\circ}\text{C}$ case temperature (see Note 2) | 1              | 1              | 1              | 1              | W                  |
| Operating free-air temperature range   | $-55$ to $125$ | $0$ to $70$    | $-55$ to $125$ | $0$ to $70$    | $^{\circ}\text{C}$ |
| Storage temperature range  | $-65$ to $150$ | $-65$ to $150$ | $-65$ to $150$ | $-65$ to $150$ | $^{\circ}\text{C}$ |
| Lead temperature $1/16$ inch from case for 60 seconds: J, JB, or SB package                    | 300            | 300            | 300            | 300            | $^{\circ}\text{C}$ |
| Lead temperature $1/16$ inch from case for 10 seconds: N package                               | 260            | 260            | 260            | 260            | $^{\circ}\text{C}$ |

### recommended operating conditions

|                                       | SN55326 |     |     | SN75326 |     |     | SN55327 |     |     | SN75327 |     |     | UNIT               |
|---------------------------------------|---------|-----|-----|---------|-----|-----|---------|-----|-----|---------|-----|-----|--------------------|
|                                       | MIN     | NOM | MAX | MIN     | NOM | MAX | MIN     | NOM | MAX | MIN     | NOM | MAX |                    |
| Supply voltage, $V_{CC}$ or $V_{CC1}$ | 4.5     | 5   | 5.5 | 4.5     | 5   | 5.5 | 4.5     | 5   | 5.5 | 4.5     | 5   | 5.5 | V                  |
| Supply voltage, $V_{CC2}$             |         |     |     |         |     |     | 4.5     |     | 24  | 4.5     |     | 24  | V                  |
| Output collector voltage              |         |     | 24  |         |     | 24  |         |     | 24  |         |     | 24  | V                  |
| Output-clamp voltage, $V_{(clamp)}$   | 4.5     |     | 24  | 4.5     |     | 24  |         |     |     |         |     |     | V                  |
| Output collector current              |         |     | 600 |         |     | 600 |         |     | 600 |         |     | 600 | mA                 |
| Operating free-air temperature, $T_A$ | $-55$   |     | 125 | 0       |     | 70  | $-55$   |     | 125 | 0       |     | 70  | $^{\circ}\text{C}$ |

NOTES: 1. Voltage values are with respect to network ground terminal(s).

2. For operation above  $100^{\circ}\text{C}$  case temperature, refer to Dissipation Derating Curve, Figure 1. For dissipation ratings in free-air, see Figure 2.

# TYPES SN55326, SN55327, SN75326, SN75327

## MEMORY DRIVERS

SN55326, SN75326 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER             |  | TEST CONDITIONS†  | SN55326                |      |      | SN75326 |      |      | UNIT |
|-----------------------|--|---|------------------------|------|------|---------|------|------|------|
|                       |  |   | MIN                    | TYP‡ | MAX  | MIN     | TYP‡ | MAX  |      |
| V <sub>IH</sub>       | High-level input voltage               |   | 2                      |      |      | 2       |      |      | V    |
| V <sub>IL</sub>       | Low-level input voltage                |   |                        |      | 0.8  |         |      | 0.8  | V    |
| V <sub>I</sub>        | Input clamp voltage                    | V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -10 mA, T <sub>A</sub> = 25°C                   |                        | -1   | -1.7 |         | -1   | -1.7 | V    |
| V <sub>OH</sub>       | High-level output voltage              | V <sub>CC</sub> = 4.5 V, I <sub>O</sub> = 0   | 19                     | 23   |      | 19      | 23   |      | V    |
| V <sub>(sat)</sub>    | Saturation voltage                     | V <sub>CC</sub> = 4.5 V, I <sub>(sink)</sub> = 600 mA§, T <sub>A</sub> = 25°C, See Note 3 |                        |      | 0.9  |         |      | 0.9  | V    |
| V <sub>F(clamp)</sub> | Output-clamp-diode forward voltage     | V <sub>(clamp)</sub> = 0, I <sub>(clamp)</sub> = -10 mA, T <sub>A</sub> = 25°C            |                        |      | 1.5  |         |      | 1.5  | V    |
| I <sub>(clamp)</sub>  | Output-clamp current, one output on    | I <sub>(sink)</sub> = 50 mA, T <sub>A</sub> = 25°C  |                        | 5    | 7    |         | 5    | 7    | mA   |
| I <sub>I</sub>        | Input current at maximum input voltage | Address   |                        |      | 1    |         |      | 1    | mA   |
|                       |  | Strobe  | V <sub>I</sub> = 5.5 V |      | 4    |         |      | 4    |      |
| I <sub>IH</sub>       | High-level input current               | Address   |                        |      | 40   |         |      | 40   | μA   |
|                       |  | Strobe  | V <sub>I</sub> = 2.4 V |      | 160  |         |      | 160  |      |
| I <sub>IL</sub>       | Low-level input current                | Address   |                        | -1   | -1.6 |         | -1   | -1.6 | mA   |
|                       |  | Strobe  | V <sub>I</sub> = 0.4 V |      | -4   | -6.4    |      | -4   |      |
| I <sub>CC(off)</sub>  | Supply current, all outputs off        | All inputs at 5 V, T <sub>A</sub> = 25°C  | 18                     | 25   |      | 18      | 25   |      | mA   |
| I <sub>CC(on)</sub>   | Supply current, one output on          | I <sub>(sink)</sub> = 50 mA, T <sub>A</sub> = 25°C  | 58                     | 75   |      | 58      | 75   |      | mA   |

SN55326, SN75326 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER¶       | TO (OUTPUT)   | TEST CONDITIONS§  | MIN | TYP                | MAX | UNIT |
|------------------|---------------|---|-----|--------------------|-----|------|
| t <sub>PLH</sub> | W, X, Y, or Z | V <sub>S</sub> = V <sub>(clamp)</sub> = 15 V, R <sub>L</sub> = 24 Ω, C <sub>L</sub> = 25 pF, See Figure 5                               |     | 30                 | 50  | ns   |
| t <sub>PHL</sub> |               |   |     | 25                 | 50  |      |
| t <sub>TLH</sub> |               |   |     | 7                  | 15  | ns   |
| t <sub>THL</sub> |               |   |     | 10                 | 20  |      |
| t <sub>s</sub>   | W, X, Y, or Z |   |     | 24                 | 35  | ns   |
| V <sub>OH</sub>  | W, X, Y, or Z | V <sub>S</sub> = V <sub>(clamp)</sub> = 24 V, R <sub>L</sub> = 47 Ω, C <sub>L</sub> = 25 pF, I <sub>(sink)</sub> ≈ 500 mA, See Figure 5 |     | V <sub>S</sub> -25 |     | mV   |

† Unless otherwise noted, V<sub>CC</sub> = 5.5 V, V<sub>(clamp)</sub> = 24 V. See Figure 3.

‡ All typical values are at T<sub>A</sub> = 25°C.

§ Under these conditions, not more than one output is to be on at any one time.

¶ t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>TLH</sub> ≡ transition time, low-to-high-level output

t<sub>THL</sub> ≡ transition time, high-to-low-level output

t<sub>s</sub> ≡ Storage time

V<sub>OH</sub> ≡ High-level output voltage (after switching)

NOTE 3: These parameters must be measured using pulse techniques. t<sub>w</sub> = 200 μs, duty cycle ≤ 2%.

For typical characteristic curves, Figures 11 through 14 of the SN55325/SN75325 data sheet apply for these circuits.

# TYPES SN55326, SN55327, SN75326, SN75327

## MEMORY DRIVERS

SN55327, SN75327 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER            |  | TEST CONDITIONS <sup>†</sup>   |  | SN55327                 |                  |     | SN75327  |                  |     | UNIT      |    |
|----------------------|--|--|--|-------------------------|------------------|-----|----------|------------------|-----|-----------|----|
|                      |  |  |  | MIN                     | TYP <sup>‡</sup> | MAX | MIN      | TYP <sup>‡</sup> | MAX |           |    |
| V <sub>IH</sub>      | High-level input voltage               |  |  | 2                       |                  |     | 2        |                  |     | V         |    |
| V <sub>IL</sub>      | Low-level input voltage                |  |  | 0.8                     |                  |     | 0.8      |                  |     | V         |    |
| V <sub>I</sub>       | Input clamp voltage                    | V <sub>CC</sub> = 4.5 V, T <sub>A</sub> = 25°C   |  | I <sub>I</sub> = -10 mA |                  |     | -1 -1.7  |                  |     | V         |    |
| I <sub>(off)</sub>   | Collectors terminal off-state current  | V <sub>CC1</sub> = 4.5 V, V <sub>(col)</sub> = 24 V  |  | Full range              |                  |     | 500      |                  |     | 200       |    |
|                      |  |  |  | T <sub>A</sub> = 25°C   |                  |     | 150      |                  |     | 200       |    |
| V <sub>(sat)</sub>   | Saturation voltage                     | V <sub>CC1</sub> = 4.5 V, V <sub>O</sub> = 0, I <sub>(source)</sub> = -600 mA <sup>§</sup> , See Notes 3 and 4 |  | Full range              |                  |     | 0.9      |                  |     | 0.9       |    |
|                      |  |  |  | T <sub>A</sub> = 25°C   |                  |     | 0.43 0.7 |                  |     | 0.43 0.75 |    |
| I <sub>I</sub>       | Input current at maximum input voltage | Address  | V <sub>I</sub> = 5.5 V   |                         | 1                |     |          | 1                |     |           | mA |
|                      |  | Strobe   |  |                         | 4                |     |          | 4                |     |           |    |
| I <sub>IH</sub>      | High-level input current               | Address  | V <sub>I</sub> = 2.4 V   |                         | 40               |     |          | 40               |     |           | μA |
|                      |  | Strobe   |  |                         | 160              |     |          | 160              |     |           |    |
| I <sub>IL</sub>      | Low-level input current                | Address  | V <sub>I</sub> = 0.4 V   |                         | -1 -1.6          |     |          | -1 -1.6          |     |           | mA |
|                      |  | Strobe   |  |                         | -4 -6.4          |     |          | -4 -6.4          |     |           |    |
| I <sub>CC(off)</sub> | Supply current, all outputs off        | From V <sub>CC1</sub>  | All inputs at 5 V, T <sub>A</sub> = 25°C                             |                         | 7                |     |          | 7                |     |           | mA |
|                      |  | From V <sub>CC2</sub>  |  |                         | 13               |     |          | 13               |     |           |    |
| I <sub>CC(on)</sub>  | Supply current, one output on          | From V <sub>CC1</sub>  | V <sub>(col)</sub> = 6 V, I <sub>(source)</sub> = -50 mA, See Note 3 |                         | 8                |     |          | 8                |     |           | mA |
|                      |  | From V <sub>CC2</sub>  | T <sub>A</sub> = 25°C,   |                         | 36               |     |          | 36               |     |           |    |

### SN55327, SN75327 switching characteristics, V<sub>CC1</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER <sup>¶</sup> | TO (OUTPUT)                | TEST CONDITIONS <sup>§</sup>   |  |  | MIN                | TYP | MAX | UNIT |
|------------------------|----------------------------|--|--|--|--------------------|-----|-----|------|
|                        |                            | V <sub>S</sub> = V <sub>CC2</sub> = 15 V, R <sub>L</sub> = 24 Ω, C <sub>L</sub> = 25 pF, See Figure 5 and Note 4                               |  |  |                    |     |     |      |
| t <sub>PLH</sub>       | Collectors                 |  |  |  | 35                 | 55  | ns  |      |
| t <sub>PHL</sub>       | W, Z or X, Y               |  |  |  | 30                 | 55  |     |      |
| t <sub>TLH</sub>       | W, X, Y, or Z              | V <sub>(col)</sub> = V <sub>CC2</sub> = 20 V, R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 25 pF, See Figure 6 and Note 4                          |  |  | 30                 |     |     | ns   |
| t <sub>THL</sub>       |                            |  |  |  | 10                 |     |     |      |
| V <sub>OH</sub>        | Collectors<br>W, Z or X, Y | V <sub>S</sub> = V <sub>CC2</sub> = 24 V, R <sub>L</sub> = 47 Ω, C <sub>L</sub> = 25 pF, I <sub>(sink)</sub> ≈ 500 mA, See Figure 5 and Note 4 |  |  | V <sub>S</sub> -25 |     |     | mV   |

<sup>†</sup> Unless otherwise noted, V<sub>CC1</sub> = 5.5 V, V<sub>CC2</sub> = 24 V. See Figure 3.

<sup>‡</sup> All typical values are at T<sub>A</sub> = 25°C.

<sup>§</sup> Under these conditions, not more than one output is to be on at any one time.

<sup>¶</sup> t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>TLH</sub> = transition time, low-to-high-level output

t<sub>THL</sub> = transition time, high-to-low-level output

V<sub>OH</sub> = High-level output voltage (after switching)

NOTES: 3. These parameters must be measured using pulse techniques. t<sub>pw</sub> = 200 μs, duty cycle ≤ 2%.

4. A 350-Ω resistor is connected between node R (pin 4) and V<sub>CC2</sub> (pin 1) with R<sub>int</sub> (pin 5) open.



For typical characteristic curves, Figures 11 through 14 of the SN55325/SN75325 data sheet apply for these circuits.

# TYPES SN55326, SN55327, SN75326, SN75327 MEMORY DRIVERS

schematics

SN55326, SN75326

SN55327, SN75327




▽ ▽ ▹ ... V<sub>CC</sub>, V<sub>CC1</sub>, or V<sub>CC2</sub> bus, respectively.

Resistor values shown are nominal and in ohms.

## THERMAL INFORMATION

CASE TEMPERATURE  
DISSIPATION DERATING CURVE



NOTE A: Rated operating free-air temperature ranges must be observed regardless of heat-sinking.

FIGURE 1

FREE-AIR TEMPERATURE  
DISSIPATION DERATING CURVE




FIGURE 2

# TYPES SN55326, SN55327, SN75326, SN75327 MEMORY DRIVERS

## PARAMETER MEASUREMENT INFORMATION

SN55326, SN75326






FIGURE 3—GENERALIZED TEST CIRCUIT FOR SN55326, SN75326

SN55327, SN75327




NOTE A:  $R_{int}$  is connected to Node R unless otherwise noted.

FIGURE 4—GENERALIZED TEST CIRCUIT FOR SN55327, SN75327




### LOAD CIRCUIT

NOTES: A. Input pulses are supplied by generators having the following characteristics:  $Z_{out} \approx 50 \Omega$ . For testing  $V_{OH}$  (after switching),  $t_w = 40 \mu s$ , PRR = 12.5 kHz. For all other tests,  $t_w = 200 ns$ , duty cycle  $\leq 1\%$ .  
B.  $C_L$  includes probe and jig capacitance.



### VOLTAGE WAVEFORMS


FIGURE 5—SWITCHING TIMES



### LOAD CIRCUIT

NOTES: A. Input pulses are supplied by generators having the following characteristics:  $Z_{out} \approx 50 \Omega$ , duty cycle  $\leq 1\%$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 6—SWITCHING TIMES



### VOLTAGE WAVEFORMS

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME OR TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

**PERIPHERAL DRIVERS FOR  
HIGH-CURRENT SWITCHING AT HIGH SPEEDS**

**performance**

- 300-mA Output Current Capability
- High-Voltage Outputs
- No Output Latch-Up at 20 V
- High-Speed Switching

**ease-of-design**

- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL or DTL Compatible Diode-Clamped Inputs
- Standard Supply Voltages

**description**

Series 55450B/75450B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL or DTL logic. The 55450B/75450B family is functionally interchangeable with and replaces the 75450 family and the 75450A family devices manufactured previously. The speed of the 55450B/75450B family is equal to that of the 75450 family and a test to ensure freedom from latch-up has been added. Diode-clamped inputs simplify circuit design. Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers. Series 55450B drivers are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 75450B drivers are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

The SN55450B and SN75450B are unique general-purpose devices each featuring two standard Series 54/74 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The SN55451B/SN75451B, SN55452B/SN75452B, SN55453B/SN75453B, and SN55454B/SN75454B are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

**SUMMARY OF SERIES 55450B/75450B**

| DEVICE   | LOGIC OF COMPLETE CIRCUIT | PACKAGES |
|----------|---------------------------|----------|
| SN55450B | Positive-AND <sup>†</sup> | J, JB    |
| SN55451B | Positive-AND              | JP       |
| SN55452B | Positive-NAND             | JP       |
| SN55453B | Positive-OR               | JP       |
| SN55454B | Positive-NOR              | JP       |
| SN75450B | Positive-AND <sup>†</sup> | J, N     |
| SN75451B | Positive-AND              | P        |
| SN75452B | Positive-NAND             | P        |
| SN75453B | Positive-OR               | P        |
| SN75454B | Positive-NOR              | P        |

<sup>†</sup>With output transistor base connected externally to output of gate.

| CONTENTS   | PAGE |
|--|------|
| Maximum Ratings and Recommended Operating Conditions . . . . . | 6-43 |
| Definitive Specifications                                      |      |
| Type SN55450B . . . . .  | 6-44 |
| Type SN75450B . . . . .  | 6-46 |
| Type SN55451B . . . . .  | 6-48 |
| Type SN75451B . . . . .  | 6-49 |
| Type SN55452B . . . . .  | 6-50 |
| Type SN75452B . . . . .  | 6-51 |
| Type SN55453B . . . . .  | 6-52 |
| Type SN75453B . . . . .  | 6-53 |
| Type SN55454B . . . . .  | 6-54 |
| Type SN75454B . . . . .  | 6-55 |
| D-C Test Circuits . . . . .                                    | 6-56 |
| Switching Time Test Circuits and Voltage Waveforms . . . . .   | 6-58 |
| Typical Characteristics . . . . .                              | 6-62 |
| Typical Applications . . . . .                                 | 6-63 |

This data sheet replaces the Series 75450 data sheet, DL-S 7111444, dated March 1971

TENTATIVE DATA SHEET

**TEXAS INSTRUMENTS**

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.



# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  |                     | SN55450B   | SN55451B<br>SN55452B<br>SN55453B<br>SN55454B | SN75450B   | SN75451B<br>SN75452B<br>SN75453B<br>SN75454B | UNIT |
|--|---------------------|------------|--|------------|--|------|
| Supply voltage, $V_{CC}$ (see Note 1)  |                     | 7          | 7  | 7          | 7  | V    |
| Input voltage  |                     | 5.5        | 5.5  | 5.5        | 5.5  | V    |
| Intermitter voltage (see Note 2)   |                     | 5.5        | 5.5  | 5.5        | 5.5  | V    |
| $V_{CC}$ -to-substrate voltage   |                     | 35         |  | 35         |  | V    |
| Collector-to-substrate voltage   |                     | 35         |  | 35         |  | V    |
| Collector-base voltage   |                     | 35         |  | 35         |  | V    |
| Collector-emitter voltage (see Note 3)   |                     | 30         |  | 30         |  | V    |
| Emitter-base voltage   |                     | 5          |  | 5          |  | V    |
| Output voltage (see Note 4)  |                     |            | 30   |            | 30   | V    |
| Collector current (see Note 5)   |                     | 300        |  | 300        |  | mA   |
| Output current (see Note 5)  |                     |            | 300  |            | 300  | mA   |
| Continuous total dissipation at (or below)<br>25°C free-air temperature (see Note 6) |                     | 800        | 800  | 800        | 800  | mW   |
| Operating free-air temperature range   |                     | -55 to 125 | -55 to 125                                   | 0 to 70    | 0 to 70                                      | °C   |
| Storage temperature range  |                     | -65 to 150 | -65 to 150                                   | -65 to 150 | -65 to 150                                   | °C   |
| Lead temperature 1/16 inch from case<br>for 60 seconds                               | J, JB or JP package | 300        | 300  | 300        | 300  | °C   |
| Lead temperature 1/16 inch from case<br>for 10 seconds                               | N or P package      | 260        | 260  | 260        | 260  | °C   |

- NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.  
 2. This is the voltage between two emitters of a multiple-emitter transistor.  
 3. This value applies when the base-emitter resistance ( $R_{BE}$ ) is equal to or less than 500  $\Omega$ .  
 4. This is the maximum voltage which should be applied to any output when it is in the off state.  
 5. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.  
 6. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 20. This rating for the L package requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 95°C/W.

recommended operating conditions (see Note 7)


|                                       | SERIES 55450B |     |     | SERIES 75450B |     |      | UNIT |
|---------------------------------------|---------------|-----|-----|---------------|-----|------|------|
|                                       | MIN           | NOM | MAX | MIN           | NOM | MAX  |      |
| Supply voltage, $V_{CC}$              | 4.5           | 5   | 5.5 | 4.75          | 5   | 5.25 | V    |
| Operating free-air temperature, $T_A$ | -55           |     | 125 | 0             |     | 70   | °C   |

NOTE 7: For the SN55450B and SN75450B only, the substrate (pin 8) must always be at the most-negative device voltage for proper operation.

# TYPE SN55450


## DUAL PERIPHERAL POSITIVE-AND DRIVER

### schematic



Resistor values shown are nominal.

J OR JB  
DUAL-IN-LINE PACKAGE (TOP VIEW)



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### TTL gates

| PARAMETER  | TEST FIGURE | TEST CONDITIONS   | MIN                             | TYP <sup>†</sup> | MAX  | UNIT    |
|--|-------------|---|---------------------------------|------------------|------|---------|
| $V_{IH}$ High-level input voltage                  | 1           |   | 2                               |                  |      | V       |
| $V_{IL}$ Low-level input voltage                   | 2           |   |                                 |                  | 0.8  | V       |
| $V_I$ Input clamp voltage                          | 3           | $V_{CC} = 4.5$ V, $I = -12$ mA                              |                                 |                  | -1.5 | V       |
| $V_{OH}$ High-level output voltage                 | 2           | $V_{CC} = 4.5$ V, $V_{IL} = 0.8$ V, $I_{OH} = -400$ $\mu$ A | 2.4                             | 3.3              |      | V       |
| $V_{OL}$ Low-level output voltage                  | 1           | $V_{CC} = 4.5$ V, $V_{IH} = 2$ V, $I_{OL} = 16$ mA          |                                 | 0.22             | 0.5  | V       |
| $I_I$ Input current at maximum input voltage       | input A     | 4   | $V_{CC} = 5.5$ V, $V_I = 5.5$ V |                  | 1    | mA      |
|  | input G     |   |                                 |                  | 2    |         |
| $I_{IH}$ High-level input current                  | input A     | 4   | $V_{CC} = 5.5$ V, $V_I = 2.4$ V |                  | 40   | $\mu$ A |
|  | input G     |   |                                 |                  | 80   |         |
| $I_{IL}$ Low-level input current                   | input A     | 3   | $V_{CC} = 5.5$ V, $V_I = 0.4$ V |                  | -1.6 | mA      |
|  | input G     |   |                                 |                  | -3.2 |         |
| $I_{OS}$ Short-circuit output current <sup>‡</sup> | 5           | $V_{CC} = 5.5$ V,   |                                 | -18              | -55  | mA      |
| $I_{CCH}$ Supply current, outputs high             | 6           | $V_{CC} = 5.5$ V, $V_I = 0$                                 |                                 | 2                | 4    | mA      |
| $I_{CCL}$ Supply current, outputs low              |             | $V_{CC} = 5.5$ V, $V_I = 5$ V                               |                                 | 6                | 11   | mA      |

<sup>†</sup>All typical values at  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C.

<sup>‡</sup>Not more than one output should be shorted at a time.

# TYPE SN55450

## DUAL PERIPHERAL POSITIVE-AND DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### output transistors

| PARAMETER            |                                       | TEST CONDITIONS  |            | MIN  | TYP† | MAX | UNIT |
|----------------------|---------------------------------------|--|------------|------|------|-----|------|
| V(BR)CBO             | Collector-Base Breakdown Voltage      | I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0                            |            | 35   |      |     | V    |
| V(BR)CER             | Collector-Emitter Breakdown Voltage   | I <sub>C</sub> = 100 μA, R <sub>BE</sub> = 500 Ω                       |            | 30   |      |     | V    |
| V(BR)EBO             | Emitter-Base Breakdown Voltage        | I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0                            |            | 5    |      |     | V    |
| h <sub>FE</sub>      | Static Forward Current Transfer Ratio | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = 25°C  | See Note 8 | 25   |      |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = 25°C  |            | 30   |      |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = -55°C |            | 10   |      |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = -55°C |            | 15   |      |     |      |
| V <sub>BE</sub>      | Base-Emitter Voltage                  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                        | See Note 8 | 0.85 | 1.2  |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                        |            | 1.05 | 1.4  |     |      |
| V <sub>CE(sat)</sub> | Collector-Emitter Saturation Voltage  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                        | See Note 8 | 0.25 | 0.5  |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                        |            | 0.5  | 0.8  |     |      |

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 8: These parameters must be measured using pulse techniques. t<sub>w</sub> = 300 μs, duty cycle ≤ 2%.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

#### TTL gates

| PARAMETER        | TEST FIGURE | TEST CONDITIONS                                | MIN | TYP | MAX | UNIT |
|------------------|-------------|--|-----|-----|-----|------|
| t <sub>PLH</sub> | 12          | C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω | 12  | 22  |     | ns   |
| t <sub>PHL</sub> |             |  | 8   | 15  |     | ns   |

#### output transistors

| PARAMETER      | TEST FIGURE | TEST CONDITIONS‡   | MIN | TYP | MAX | UNIT |
|----------------|-------------|--|-----|-----|-----|------|
| t <sub>d</sub> | 13          | I <sub>C</sub> = 200 mA, I <sub>B</sub> (1) = 20 mA, I <sub>B</sub> (2) = -40 mA, V <sub>BE(off)</sub> = -1 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω | 8   | 15  |     | ns   |
| t <sub>r</sub> |             |  | 12  | 20  |     | ns   |
| t <sub>s</sub> |             |  | 7   | 15  |     | ns   |
| t <sub>f</sub> |             |  | 6   | 15  |     | ns   |

‡ Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.


#### gates and transistors combined

| PARAMETER        | TEST FIGURE | TEST CONDITIONS   | MIN                 | TYP | MAX | UNIT |
|------------------|-------------|---|---------------------|-----|-----|------|
| t <sub>PLH</sub> | 14          | I <sub>C</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω  | 20                  | 30  |     | ns   |
| t <sub>PHL</sub> |             |   | 20                  | 30  |     | ns   |
| t <sub>TLH</sub> |             |   | 7                   | 12  |     | ns   |
| t <sub>THL</sub> |             |   | 9                   | 15  |     | ns   |
| V <sub>OH</sub>  | 15          | V <sub>S</sub> = 20 V, I <sub>C</sub> ≈ 300 mA, R <sub>BE</sub> = 500 Ω | V <sub>S</sub> -6.5 |     |     | mV   |

# TYPE SN75450


## DUAL PERIPHERAL POSITIVE-AND DRIVER

### schematic



Resistor values shown are nominal.

J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### TTL gates

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN | TYP <sup>†</sup> | MAX  | UNIT |
|---|-------------|--|-----|------------------|------|------|
| V <sub>IH</sub> High-level input voltage                  | 1           |  | 2   |                  |      | V    |
| V <sub>IL</sub> Low-level input voltage                   | 2           |  |     |                  | 0.8  | V    |
| V <sub>I</sub> Input clamp voltage                        | 3           | V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA                            |     |                  | -1.5 | V    |
| V <sub>OH</sub> High-level output voltage                 | 2           | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -400 μA | 2.4 | 3.3              |      | V    |
| V <sub>OL</sub> Low-level output voltage                  | 1           | V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA     |     | 0.22             | 0.4  | V    |
| I <sub>I</sub> Input current at maximum input voltage     | input A     | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V                             |     |                  | 1    | mA   |
|   | input G     |  |     |                  | 2    |      |
| I <sub>IH</sub> High-level input current                  | input A     | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V                             |     |                  | 40   | μA   |
|   | input G     |  |     |                  | 80   |      |
| I <sub>IL</sub> Low-level input current                   | input A     | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V                             |     |                  | -1.6 | mA   |
|   | input G     |  |     |                  | -3.2 |      |
| I <sub>OS</sub> Short-circuit output current <sup>‡</sup> | 5           | V <sub>CC</sub> = 5.25 V   | -18 |                  | -55  | mA   |
| I <sub>CCH</sub> Supply current, outputs high             | 6           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0                                 | 2   |                  | 4    | mA   |
| I <sub>CCL</sub> Supply current, outputs low              |             | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V                               | 6   |                  | 11   | mA   |

<sup>†</sup>All typical values at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C.

<sup>‡</sup>Not more than one output should be shorted at a time.

# TYPE SN75450

## DUAL PERIPHERAL POSITIVE-AND DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### output transistors

| PARAMETER            |                                       | TEST CONDITIONS   |            | MIN  | TYP† | MAX | UNIT |
|----------------------|---------------------------------------|---|------------|------|------|-----|------|
| V(BR)CBO             | Collector-Base Breakdown Voltage      | I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0                           |            | 35   |      |     | V    |
| V(BR)CER             | Collector-Emitter Breakdown Voltage   | I <sub>C</sub> = 100 μA, R <sub>BE</sub> = 500 Ω                      |            | 30   |      |     | V    |
| V(BR)EBO             | Emitter-Base Breakdown Voltage        | I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0                           |            | 5    |      |     | V    |
| h <sub>FE</sub>      | Static Forward Current Transfer Ratio | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = 25°C | See Note 8 | 25   |      |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = 25°C |            | 30   |      |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = 0°C  |            | 20   |      |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = 0°C  |            | 25   |      |     |      |
| V <sub>BE</sub>      | Base-Emitter Voltage                  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                       | See Note 8 | 0.85 | 1    |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                       |            | 1.05 | 1.2  |     |      |
| V <sub>CE(sat)</sub> | Collector-Emitter Saturation Voltage  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                       | See Note 8 | 0.25 | 0.4  |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                       |            | 0.5  | 0.7  |     |      |

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 8: These parameters must be measured using pulse techniques. t<sub>w</sub> = 300 μs, duty cycle ≤ 2%.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

#### TTL gates

| PARAMETER        | TEST FIGURE | TEST CONDITIONS                                | MIN | TYP | MAX | UNIT |
|------------------|-------------|--|-----|-----|-----|------|
| t <sub>PLH</sub> | 12          | C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω | 12  | 22  |     | ns   |
| t <sub>PHL</sub> |             |  | 8   | 15  |     | ns   |

#### output transistors

| PARAMETER      | TEST FIGURE | TEST CONDITIONS†   | MIN | TYP | MAX | UNIT |
|----------------|-------------|--|-----|-----|-----|------|
| t <sub>d</sub> | 13          | I <sub>C</sub> = 200 mA, I <sub>B(1)</sub> = 20 mA, I <sub>B(2)</sub> = -40 mA, V <sub>BE(off)</sub> = -1 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω | 8   | 15  |     | ns   |
| t <sub>r</sub> |             |  | 12  | 20  |     | ns   |
| t <sub>s</sub> |             |  | 7   | 15  |     | ns   |
| t <sub>f</sub> |             |  | 6   | 15  |     | ns   |

† Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### gates and transistors combined

| PARAMETER        | TEST FIGURE | TEST CONDITIONS   | MIN                 | TYP | MAX | UNIT |
|------------------|-------------|---|---------------------|-----|-----|------|
| t <sub>PLH</sub> | 14          | I <sub>C</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω  | 20                  | 30  |     | ns   |
| t <sub>PHL</sub> |             |   | 20                  | 30  |     | ns   |
| t <sub>TLH</sub> |             |   | 7                   | 12  |     | ns   |
| t <sub>THL</sub> |             |   | 9                   | 15  |     | ns   |
| V <sub>OH</sub>  | 15          | V <sub>S</sub> = 20 V, I <sub>C</sub> ≈ 300 mA, R <sub>BE</sub> = 500 Ω | V <sub>S</sub> -6.5 |     |     | mV   |

# TYPE SN55451

## DUAL PERIPHERAL POSITIVE-AND DRIVER


logic

FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | H (off state) |


H = high level, L = low level

JP  
DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic:  $Y = AB$

schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS   | MIN | TYP <sup>†</sup> | MAX  | UNIT          |
|--|-------------|---|-----|------------------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |   | 2   |                  |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |   |     |                  | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.5 \text{ V}$ ,<br>$I_I = -12 \text{ mA}$                                  |     |                  | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5 \text{ V}$ ,<br>$V_{IH} = 2 \text{ V}$ ,<br>$V_{OH} = 30 \text{ V}$     |     |                  | 300  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5 \text{ V}$ ,<br>$V_{IL} = 0.8 \text{ V}$ ,<br>$I_{OL} = 100 \text{ mA}$ |     | 0.25             | 0.5  | V             |
|  |             | $V_{CC} = 4.5 \text{ V}$ ,<br>$V_{IL} = 0.8 \text{ V}$ ,<br>$I_{OL} = 300 \text{ mA}$ |     | 0.5              | 0.8  |               |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_I = 5.5 \text{ V}$                                   |     |                  | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_I = 2.4 \text{ V}$                                   |     |                  | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_I = 0.4 \text{ V}$                                   |     | -1               | -1.6 | mA            |
| $I_{CCH}$ Supply current, outputs high       | 10          | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_I = 5 \text{ V}$                                     |     | 7                | 11   | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_I = 0$   |     | 52               | 65   | mA            |

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN         | TYP | MAX | UNIT |
|--|-------------|--|-------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ ,<br>$C_L = 15 \text{ pF}$ ,<br>$R_L = 50 \Omega$ |             | 18  | 25  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |             | 18  | 25  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  |             | 5   | 8   | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  |             | 7   | 12  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 20 \text{ V}$ ,<br>$I_O \approx 300 \text{ mA}$                         | $V_S - 6.5$ |     |     | mV   |

# TYPE SN75451

## DUAL PERIPHERAL POSITIVE-AND DRIVER


logic

FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | H (off state) |


H = high level, L = low level

P  
DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: Y = AB

schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST FIGURE | TEST CONDITIONS   | MIN | TYP† | MAX  | UNIT |    |
|---|-------------|---|-----|------|------|------|----|
| V <sub>IH</sub> High-level input voltage              | 7           |   | 2   |      |      | V    |    |
| V <sub>IL</sub> Low-level input voltage               | 7           |   |     |      | 0.8  | V    |    |
| V <sub>I</sub> Input clamp voltage                    | 8           | V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA                           |     |      | -1.5 | V    |    |
| I <sub>OH</sub> High-level output current             | 7           | V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 30 V     |     |      | 100  | μA   |    |
| V <sub>OL</sub> Low-level output voltage              | 7           | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA |     | 0.25 | 0.4  | V    |    |
|   |             | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA |     | 0.5  | 0.7  |      |    |
| I <sub>I</sub> Input current at maximum input voltage | 9           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V                            |     |      | 1    | mA   |    |
| I <sub>IH</sub> High-level input current              | 9           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V                            |     |      | 40   | μA   |    |
| I <sub>IL</sub> Low-level input current               | 8           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V                            |     |      | -1   | -1.6 | mA |
| I <sub>CCH</sub> Supply current, outputs high         | 10          | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V                              |     |      | 7    | 11   | mA |
| I <sub>CCL</sub> Supply current, outputs low          |             | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0                                |     |      | 52   | 65   | mA |

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN                 | TYP | MAX | UNIT |
|---|-------------|--|---------------------|-----|-----|------|
| t <sub>PLH</sub> Propagation delay time, low-to-high-level output | 14          | I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω |                     | 18  | 25  | ns   |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output |             |  |                     | 18  | 25  |      |
| t <sub>TLH</sub> Transition time, low-to-high-level output        |             |  |                     | 5   | 8   |      |
| t <sub>THL</sub> Transition time, high-to-low-level output        |             |  |                     | 7   | 12  |      |
| V <sub>OH</sub> High-level output voltage after switching         | 15          | V <sub>S</sub> = 20 V, I <sub>O</sub> ≈ 300 mA                         | V <sub>S</sub> -6.5 |     |     | mV   |

TEXAS INSTRUMENTS

# TYPE SN55452

## DUAL PERIPHERAL POSITIVE-NAND DRIVER


logic

FUNCTION TABLE


| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | L (on state)  |

H = high level, L = low level

JP  
DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS   | MIN | TYP <sup>†</sup> | MAX  | UNIT          |
|--|-------------|---|-----|------------------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |   | 2   |                  |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |   |     |                  | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.5 \text{ V}$ , $I_I = -12 \text{ mA}$                             |     |                  | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 30 \text{ V}$ |     |                  | 300  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ |     | 0.25             | 0.5  | V             |
|  |             | $V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ |     | 0.5              | 0.8  |               |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5.5 \text{ V}$                              |     |                  | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 2.4 \text{ V}$                              |     |                  | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$                              |     | -1               | -1.6 | mA            |
| $I_{CCH}$ Supply current, outputs high       | 10          | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0 \text{ V}$                                |     | 11               | 14   | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5 \text{ V}$                                |     | 56               | 71   | mA            |

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN         | TYP | MAX | UNIT |
|--|-------------|--|-------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ |             | 26  | 35  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |             | 24  | 35  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  |             | 5   | 8   | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  |             | 7   | 12  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 20 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 6.5$ |     |     | mV   |




# TYPE SN75452

## DUAL PERIPHERAL POSITIVE-NAND DRIVER

logic

P  
DUAL-IN-LINE PACKAGE (TOP VIEW)




FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | L (on state)  |

H = high level, L = low level

schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN | TYP† | MAX  | UNIT          |
|--|-------------|--|-----|------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |  | 2   |      |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |  |     |      | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.75 \text{ V}$ , $I_I = -12 \text{ mA}$                             |     |      | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 30 \text{ V}$ |     |      | 100  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ |     | 0.25 | 0.4  | V             |
|  |             | $V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ |     | 0.5  | 0.7  |               |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5.5 \text{ V}$                              |     |      | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 2.4 \text{ V}$                              |     |      | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0.4 \text{ V}$                              |     |      | -1   | -1.6 mA       |
| $I_{CCH}$ Supply current, outputs high       | 10          | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0 \text{ V}$                                |     | 11   | 14   | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5 \text{ V}$                                |     | 56   | 71   | mA            |

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN         | TYP | MAX | UNIT |
|--|-------------|--|-------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ |             | 26  | 35  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |             | 24  | 35  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  |             | 5   | 8   | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  |             | 7   | 12  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 20 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 6.5$ |     |     | mV   |

# TYPE SN55453

## DUAL PERIPHERAL POSITIVE-OR DRIVER


logic

FUNCTION TABLE


| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | H (off state) |

H = high level, L = low level

JP  
DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN | TYP <sup>†</sup> | MAX  | UNIT          |
|--|-------------|--|-----|------------------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |  | 2   |                  |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |  |     |                  | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           |  |     |                  | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5 \text{ V}$ , $I_I = -12 \text{ mA}$<br>$V_{OH} = 30 \text{ V}$       |     |                  | 300  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ ,<br>$I_{OL} = 100 \text{ mA}$ |     | 0.25             | 0.5  | V             |
|  |             | $V_{CC} = 4.5 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ ,<br>$I_{OL} = 300 \text{ mA}$ |     | 0.5              | 0.8  |               |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5.5 \text{ V}$                                   |     |                  | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 2.4 \text{ V}$                                   |     |                  | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$                                   |     | -1               | -1.6 | mA            |
| $I_{CCH}$ Supply current, outputs high       | 11          | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5 \text{ V}$                                     |     | 8                | 11   | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0$   |     | 54               | 68   | mA            |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS   | MIN         | TYP | MAX | UNIT |
|--|-------------|---|-------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ ,<br>$R_L = 50 \Omega$ |             | 18  | 25  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |   |             | 16  | 25  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |   |             | 5   | 8   | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |   |             | 7   | 12  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 20 \text{ V}$ , $I_O \approx 300 \text{ mA}$                         | $V_S - 6.5$ |     |     | mV   |

# TYPE SN75453 DUAL PERIPHERAL POSITIVE-OR DRIVER


## logic

FUNCTION TABLE


| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | H (off state) |

H = high level, L = low level

P  
DUAL-IN-LINE PACKAGE (TOP VIEW)



## schematic (each driver)



Resistor values shown are nominal.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST FIGURE | TEST CONDITIONS   | MIN  | TYP† | MAX  | UNIT |
|---|-------------|---|------|------|------|------|
| V <sub>IH</sub> High-level input voltage              | 7           |   | 2    |      |      | V    |
| V <sub>IL</sub> Low-level input voltage               | 7           |   |      |      | 0.8  | V    |
| V <sub>I</sub> Input clamp voltage                    | 8           | V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA                           |      |      | -1.5 | V    |
| I <sub>OH</sub> High-level output current             | 7           | V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 30 V     |      |      | 100  | μA   |
| V <sub>OL</sub> Low-level output voltage              | 7           | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA | 0.25 | 0.4  |      | V    |
|   |             | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA | 0.5  | 0.7  |      | V    |
| I <sub>I</sub> Input current at maximum input voltage | 9           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V                            |      |      | 1    | mA   |
| I <sub>IH</sub> High-level input current              | 9           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V                            |      |      | 40   | μA   |
| I <sub>IL</sub> Low-level input current               | 8           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V                            |      | -1   | -1.6 | mA   |
| I <sub>CCH</sub> Supply current, outputs high         | 11          | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V                              |      | 8    | 11   | mA   |
| I <sub>CCL</sub> Supply current, outputs low          |             | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0                                |      | 54   | 68   | mA   |

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN | TYP                 | MAX | UNIT |
|---|-------------|--|-----|---------------------|-----|------|
| t <sub>PLH</sub> Propagation delay time, low-to-high-level output | 14          | I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω |     | 18                  | 25  | ns   |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output |             |  |     | 16                  | 25  | ns   |
| t <sub>TLH</sub> Transition time, low-to-high-level output        |             |  |     | 5                   | 8   | ns   |
| t <sub>THL</sub> Transition time, high-to-low-level output        |             |  |     | 7                   | 12  | ns   |
| V <sub>OH</sub> High-level output voltage after switching         | 15          | V <sub>S</sub> = 20 V, I <sub>O</sub> ≈ 300 mA                         |     | V <sub>S</sub> -6.5 |     | mV   |

# TYPE SN55454

## DUAL PERIPHERAL POSITIVE-NOR DRIVER


logic

FUNCTION TABLE


| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | L (on state)  |

H = high level, L = low level

JP  
DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS                                     | MIN | TYP <sup>†</sup> | MAX  | UNIT    |    |
|--|-------------|---|-----|------------------|------|---------|----|
| $V_{IH}$ High-level input voltage            | 7           |   | 2   |                  |      | V       |    |
| $V_{IL}$ Low-level input voltage             | 7           |   |     |                  | 0.8  | V       |    |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.5$ V, $I_I = -12$ mA                    |     |                  | -1.5 | V       |    |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5$ V, $V_{IL} = 0.8$ V, $V_{OH} = 30$ V |     |                  | 300  | $\mu$ A |    |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5$ V, $V_{IH} = 2$ V, $I_{OL} = 100$ mA |     | 0.25             | 0.5  | V       |    |
|  |             | $V_{CC} = 4.5$ V, $V_{IH} = 2$ V, $I_{OL} = 300$ mA |     | 0.5              | 0.8  |         |    |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5$ V, $V_I = 5.5$ V                     |     |                  | 1    | mA      |    |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5$ V, $V_I = 2.4$ V                     |     |                  | 40   | $\mu$ A |    |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5$ V, $V_I = 0.4$ V                     |     |                  | -1   | -1.6    | mA |
| $I_{CCH}$ Supply current, outputs high       | 11          | $V_{CC} = 5.5$ V, $V_I = 0$ V                       |     |                  | 13   | 17      | mA |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5$ V, $V_I = 5$ V                       |     |                  | 61   | 79      | mA |

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C.

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN         | TYP | MAX | UNIT |
|--|-------------|--|-------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200$ mA, $C_L = 15$ pF, $R_L = 50$ $\Omega$ |             | 27  | 35  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |             | 24  | 35  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  |             | 5   | 8   | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  |             | 7   | 12  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 20$ V, $I_O \approx 300$ mA                       | $V_S - 6.5$ |     |     | mV   |

# TYPE SN75454 DUAL PERIPHERAL POSITIVE-NOR DRIVER


logic

FUNCTION TABLE


| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | L (on state)  |

H = high level, L = low level

P  
DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS                                      | MIN  | TYP† | MAX  | UNIT    |    |
|--|-------------|--|------|------|------|---------|----|
| $V_{IH}$ High-level input voltage            | 7           |  | 2    |      |      | V       |    |
| $V_{IL}$ Low-level input voltage             | 7           |  |      |      | 0.8  | V       |    |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.75$ V, $I_I = -12$ mA                    |      |      | -1.5 | V       |    |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.75$ V, $V_{IL} = 0.8$ V, $V_{OH} = 30$ V |      |      | 100  | $\mu$ A |    |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.75$ V, $V_{IH} = 2$ V, $I_{OL} = 100$ mA | 0.25 | 0.4  |      | V       |    |
|  |             | $V_{CC} = 4.75$ V, $V_{IH} = 2$ V, $I_{OL} = 300$ mA | 0.5  | 0.7  |      |         |    |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.25$ V, $V_I = 5.5$ V                     |      |      | 1    | mA      |    |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.25$ V, $V_I = 2.4$ V                     |      |      | 40   | $\mu$ A |    |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.25$ V, $V_I = 0.4$ V                     |      |      | -1   | -1.6    | mA |
| $I_{CCH}$ Supply current, outputs high       | 11          | $V_{CC} = 5.25$ V, $V_I = 0$ V                       | 13   | 17   |      | mA      |    |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.25$ V, $V_I = 5$ V                       | 61   | 79   |      | mA      |    |

† All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C.


switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN         | TYP | MAX | UNIT |
|--|-------------|--|-------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200$ mA, $C_L = 15$ pF, $R_L = 50$ $\Omega$ | 27          | 35  |     | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  | 24          | 35  |     | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  | 5           | 8   |     | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  | 7           | 12  |     | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 20$ V, $I_O \approx 300$ mA                       | $V_S - 6.5$ |     |     | mV   |

**SERIES 55450/75450**  
**DUAL PERIPHERAL DRIVERS**


**PARAMETER MEASUREMENT INFORMATION**

**d-c test circuits †**




Both inputs are tested simultaneously.

**FIGURE 1— $V_{IH}$ ,  $V_{OL}$**




Each input is tested separately.

**FIGURE 2— $V_{IL}$ ,  $V_{OH}$**




Each input is tested separately.

**FIGURE 3— $V_I$ ,  $I_{IL}$**




Each input is tested separately.

**FIGURE 4— $I_I$ ,  $I_{IH}$**



Each gate is tested separately.

**FIGURE 5— $I_{OS}$**



Both gates are tested simultaneously.

**FIGURE 6— $I_{CCH}$ ,  $I_{CCL}$**

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

d-c test circuits† (continued)




FIGURE 7— $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $V_{OL}$

TEST TABLE

| CIRCUIT | INPUT UNDER TEST     |                      | OTHER INPUT          | OUTPUT               |                      |
|---------|----------------------|----------------------|----------------------|----------------------|----------------------|
|         | APPLY                | MEASURE              |                      | APPLY                | MEASURE              |
| '451B   | $V_{IH}$<br>$V_{IL}$ | $V_{IH}$<br>$V_{CC}$ | $V_{OH}$<br>$I_{OH}$ | $V_{OL}$<br>$V_{OL}$ | $I_{OH}$<br>$V_{OL}$ |
| '452B   | $V_{IH}$<br>$V_{IL}$ | $V_{IH}$<br>$V_{CC}$ | $I_{OL}$<br>$V_{OH}$ | $V_{OH}$<br>$I_{OH}$ | $I_{OH}$<br>$I_{OH}$ |
| '453B   | $V_{IH}$<br>$V_{IL}$ | GND<br>$V_{IL}$      | $V_{OH}$<br>$I_{OH}$ | $I_{OL}$<br>$V_{OL}$ | $I_{OH}$<br>$V_{OL}$ |
| '454B   | $V_{IH}$<br>$V_{IL}$ | GND<br>$V_{IL}$      | $I_{OL}$<br>$V_{OH}$ | $V_{OL}$<br>$V_{OH}$ | $V_{OL}$<br>$I_{OH}$ |

NOTE: Each input is tested separately.






FIGURE 8— $V_I$ ,  $I_{IL}$




Each input is tested separately.

FIGURE 9— $I_I$ ,  $I_{IH}$



Both gates are tested simultaneously.

FIGURE 10— $I_{CCH}$ ,  $I_{CCL}$  FOR AND, NAND CIRCUITS



Both gates are tested simultaneously.



FIGURE 11— $I_{CCH}$ ,  $I_{CCL}$  FOR OR, NOR CIRCUITS

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics




- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  include probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 12—PROPAGATION DELAY TIMES, EACH GATE (SN55450 and SN75450 ONLY)




**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**


NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq 1\%$ ,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 13—SWITCHING TIMES, EACH TRANSISTOR (SN55450 AND SN75450 ONLY)**


# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



TEST CIRCUIT





VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B. When testing SN55450 or SN75450, connect output Y to transistor base and ground the substrate terminal.  
 C.  $C_L$  includes probe and jig capacitance.

FIGURE 14—SWITCHING TIMES OF COMPLETE DRIVERS

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .  
 B. When testing SN55450B or SN75450B, connect output Y to transistor base with a 500- $\Omega$  resistor from there to ground, and ground the substrate terminal.  
 C.  $C_L$  includes probe and jig capacitance.

**FIGURE 15—LATCH-UP TEST OF COMPLETE DRIVERS**

# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

## TYPICAL CHARACTERISTICS

SN55450, SN75450  
TTL GATE  
HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




FIGURE 16

SN55450, SN75450  
TRANSISTOR  
STATIC FORWARD CURRENT TRANSFER RATIO  
vs  
COLLECTOR CURRENT




FIGURE 17

SN55450, SN75450  
TRANSISTOR  
BASE-EMITTER VOLTAGE  
vs  
COLLECTOR CURRENT




FIGURE 18

TRANSISTOR  
COLLECTOR-EMITTER SATURATION VOLTAGE  
vs  
COLLECTOR CURRENT





FIGURE 19

NOTE 8: These parameters must be measured using pulse techniques,  $t_w = 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

## THERMAL INFORMATION


### DISSIPATION DERATING CURVE



NOTE 9: This rating for the L package requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 95°C/W.

FIGURE 20

## TYPICAL APPLICATION DATA



$$Y = \bar{G} + 1A \cdot 2A + 1\bar{A} \cdot 2\bar{A}$$

FIGURE 21—GATED COMPARATOR






FIGURE 22—500-mA SINK




THIS SIDE CAN PERFORM THE SAME OR ANOTHER FUNCTION  
FIGURE 23—FLOATING SWITCH

**SERIES 55450/75450  
DUAL PERIPHERAL DRIVERS**

**TYPICAL APPLICATION DATA**




**FIGURE 24—SQUARE-WAVE GENERATOR**




Source and sink controls are activated by high-level input voltages ( $V_{IH} \geq 2V$ ).

**FIGURE 25—CORE MEMORY DRIVER**


**TYPICAL APPLICATION DATA**



**FIGURE 2f—DUAL TTL-TO-MOS DRIVER**




**FIGURE 27—DUAL MOS-TO-TTL DRIVER**




Termination is made at the receiving end as follows:  
Line 1 is terminated to ground through  $Z_0/2$ ;  
Line 2 is terminated to +5 volts through  $Z_0/2$ ;  
where  $Z_0$  is the line impedance.

**FIGURE 28—BALANCED LINE DRIVER**




† Optional keep-alive resistors maintain off-state lamp current at  $\approx 10\%$  to reduce surge current.

**FIGURE 29—DUAL LAMP OR RELAY DRIVER**




**FIGURE 30—COMPLEMENTARY DRIVER**



**FIGURE 31—TTL OR DTL POSITIVE LOGIC-LEVEL DETECTOR**

# SERIES 55450/75450 DUAL PERIPHERAL DRIVERS

## TYPICAL APPLICATION DATA (Continued)



† The two input resistors must be adjusted for the level of MOS input.

FIGURE 32—MOS NEGATIVE-LOGIC-LEVEL DETECTOR






FIGURE 33—LOGIC SIGNAL COMPARATOR



Low output occurs only when inputs are low simultaneously.

† If inputs are unused, they should be connected to +5 V through a 1 kΩ resistor.

FIGURE 34—IN-PHASE DETECTOR




FIGURE 35—MULTIFUNCTION LOGIC-SIGNAL COMPARATOR




FIGURE 36—ALARM DETECTOR



**PERIPHERAL DRIVERS FOR  
HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS**

**performance**

- 300-mA Output Current Capability
- High-Voltage Outputs
- No Output Latch-Up at 30 V
- Medium-Speed Switching

**ease-of-design**

- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL or DTL Compatible Diode-Clamped Inputs
- Standard Supply Voltages

**description**

Series 55460/75460 dual peripheral drivers are functionally interchangeable with Series 55450B/75450B peripheral drivers, but are designed for use in systems that require higher breakdown voltages than Series 55450B/75450B can provide at the expense of slightly slower switching speeds. Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers. Series 55460 drivers are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 75460 drivers are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

The SN55460 and SN75460 are unique general-purpose devices each featuring two standard Series 54/74 TTL gates and two uncommitted, high-current, high-voltage, n-p-n transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The SN55461/SN75461, SN55462/SN75462, SN55463/SN75463, and SN55464/SN75464 are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

**SUMMARY OF SERIES 55460/75460**

| DEVICE  | LOGIC OF COMPLETE CIRCUIT | PACKAGES |
|---------|---------------------------|----------|
| SN55460 | AND <sup>†</sup>          | J, JB    |
| SN55461 | AND                       | JP, L    |
| SN55462 | NAND                      | JP, L    |
| SN55463 | OR                        | JP, L    |
| SN55464 | NOR                       | JP, L    |
| SN75460 | AND <sup>†</sup>          | J, N     |
| SN75461 | AND                       | L, P     |
| SN75462 | NAND                      | L, P     |
| SN75463 | OR                        | L, P     |
| SN75464 | NOR                       | L, P     |

<sup>†</sup>With output transistor base connected externally to output of gate

| CONTENTS   | PAGE |
|--|------|
| Maximum Ratings and Recommended Operating Conditions . . . . . | 6-68 |
| <b>Definitive Specifications</b>                               |      |
| Type SN55460 . . . . .   | 6-69 |
| Type SN75460 . . . . .   | 6-71 |
| Type SN55461 . . . . .   | 6-73 |
| Type SN75461 . . . . .   | 6-74 |
| Type SN55462 . . . . .   | 6-75 |
| Type SN75462 . . . . .   | 6-76 |
| Type SN55463 . . . . .   | 6-77 |
| Type SN75463 . . . . .   | 6-78 |
| Type SN55464 . . . . .   | 6-79 |
| Type SN75464 . . . . .   | 6-80 |
| D-C Test Circuits . . . . .                                    | 6-81 |
| Switching Time Test Circuits and Voltage Waveforms . . . . .   | 6-83 |

**TENTATIVE DATA SHEET**

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

# SERIES 55460/75460

## DUAL PERIPHERAL DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|  | SN55460                 | SN55461<br>SN55462<br>SN55463<br>SN55464 | SN75460    | SN75461<br>SN75462<br>SN75463<br>SN75464 | UNIT |
|--|-------------------------|--|------------|--|------|
| Supply voltage, $V_{CC}$ (see Note 1)  | 7                       | 7  | 7          | 7  | V    |
| Input voltage  | 5.5                     | 5.5                                      | 5.5        | 5.5                                      | V    |
| Interemitter voltage (see Note 2)  | 5.5                     | 5.5                                      | 5.5        | 5.5                                      | V    |
| $V_{CC}$ -to-substrate voltage   | 40                      |  | 40         |  | V    |
| Collector-to-substrate voltage   | 40                      |  | 40         |  | V    |
| Collector-base voltage   | 40                      |  | 40         |  | V    |
| Collector-emitter voltage (see Note 3)   | 40                      |  | 40         |  | V    |
| Collector-emitter voltage (see Note 4)   | 25                      |  | 25         |  | V    |
| Emitter-base voltage   | 5                       |  | 5          |  | V    |
| Output voltage (see Note 5)  |                         | 35                                       |            | 35                                       | V    |
| Collector current (see Note 6)   | 300                     |  | 300        |  | mA   |
| Output current (see Note 6)  |                         | 300                                      |            | 300                                      | mA   |
| Continuous total dissipation at (or below)<br>25°C free-air temperature (see Note 7) | 800                     | 800                                      | 800        | 800                                      | mW   |
| Operating free-air temperature range   | -55 to 125              | -55 to 125                               | 0 to 70    | 0 to 70                                  | °C   |
| Storage temperature range  | -65 to 150              | -65 to 150                               | -65 to 150 | -65 to 150                               | °C   |
| Lead temperature 1/16 inch from case<br>for 60 seconds                               | J, JB, JP, or L package | 300                                      | 300        | 300                                      | °C   |
| Lead temperature 1/16 inch from case<br>for 10 seconds                               |                         | N or P package                           | 260        | 260                                      | 260  |

- NOTES:
1. Voltage values are with respect to network ground terminal unless otherwise specified.
  2. This is the voltage between two emitters of a multiple-emitter transistor.
  3. This value applies when the base-emitter resistance ( $R_{BE}$ ) is equal to or less than 500  $\Omega$ .
  4. This value applies between 0 and 10 mA collector current when the base-emitter diode is open-circuited.
  5. This is the maximum voltage which should be applied to any output when it is in the off state.
  6. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
  7. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 16. This rating for the L package requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 95 °C/W.


recommended operating conditions (see Note 8)

|                                       | SERIES 55460 |     |     | SERIES 75460 |     |      | UNIT |
|---------------------------------------|--------------|-----|-----|--------------|-----|------|------|
|                                       | MIN          | NOM | MAX | MIN          | NOM | MAX  |      |
| Supply voltage, $V_{CC}$              | 4.5          | 5   | 5.5 | 4.75         | 5   | 5.25 | V    |
| Operating free-air temperature, $T_A$ | -55          |     | 125 | 0            |     | 70   | °C   |

NOTE 8: For the SN55450B and SN75450B only, the substrate (pin 8) must always be at the most-negative device voltage for proper operation.


# TYPE SN55460 DUAL PERIPHERAL POSITIVE-AND DRIVER

schematic



Resistor values shown are nominal.

J OR JB  
DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: Y =  $\overline{AG}$  (gate only)  
C = AG (gate and transistor)

6

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP† | MAX  | UNIT          |
|--|-------------|--|------|------|------|---------------|
| $V_{IH}$ High-level input voltage            | 1           |  |      | 2    |      | V             |
| $V_{IL}$ Low-level input voltage             | 2           |  |      |      | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 3           | $V_{CC} = 4.5\text{ V}$ , $I_I = -12\text{ mA}$  |      | -1.2 | -1.5 | V             |
| $V_{OH}$ High-level output voltage           | 2           | $V_{CC} = 4.5\text{ V}$ , $V_{IL} = 0.8\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$ | 2.4  | 3.3  |      | V             |
| $V_{OL}$ Low-level output voltage            | 1           | $V_{CC} = 4.5\text{ V}$ , $V_{IH} = 2\text{ V}$ , $I_{OL} = 16\text{ mA}$              | 0.25 | 0.5  |      | V             |
| $I_I$ Input current at maximum input voltage | 4           | $V_{CC} = 5.5\text{ V}$ , $V_I = 5.5\text{ V}$   |      |      | 1    | mA            |
|  |             |  |      |      | 2    |               |
| $I_{IH}$ High-level input current            | 4           | $V_{CC} = 5.5\text{ V}$ , $V_I = 2.4\text{ V}$   |      |      | 40   | $\mu\text{A}$ |
|  |             |  |      |      | 80   |               |
| $I_{IL}$ Low-level input current             | 3           | $V_{CC} = 5.5\text{ V}$ , $V_I = 0.4\text{ V}$   |      |      | -1.6 | mA            |
|  |             |  |      |      | -3.2 |               |
| $I_{OS}$ Short-circuit output current‡       | 5           | $V_{CC} = 5.5\text{ V}$ ,  | -18  | -35  | -55  | mA            |
| $I_{CCH}$ Supply current, outputs high       | 6           | $V_{CC} = 5.5\text{ V}$ , $V_I = 0$  | 2.8  | 4    |      | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5\text{ V}$ , $V_I = 5\text{ V}$   | 7    | 11   |      | mA            |

† All typical values at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output should be shorted at a time.

# TYPE SN55460

## DUAL PERIPHERAL POSITIVE-AND DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### output transistors

| PARAMETER            |                                       | TEST CONDITIONS  |            | MIN  | TYP <sup>†</sup> | MAX | UNIT |
|----------------------|---------------------------------------|--|------------|------|------------------|-----|------|
| V(BR)CBO             | Collector-Base Breakdown Voltage      | I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0                            |            | 40   |                  |     | V    |
| V(BR)CEO             | Collector-Emitter Breakdown Voltage   | I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0, See Note 9                 |            | 25   |                  |     | V    |
| V(BR)CER             | Collector-Emitter Breakdown Voltage   | I <sub>C</sub> = 100 μA, R <sub>BE</sub> = 500 Ω                       |            | 40   |                  |     | V    |
| V(BR)EBO             | Emitter-Base Breakdown Voltage        | I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0                            |            | 5    |                  |     | V    |
| h <sub>FE</sub>      | Static Forward Current Transfer Ratio | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = 25°C  | See Note 9 | 25   |                  |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = 25°C  |            |      |                  |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = -55°C |            |      |                  |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = -55°C |            |      |                  |     |      |
| V <sub>BE</sub>      | Base-Emitter Voltage                  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                        | See Note 9 | 0.85 | 1.2              |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                        |            |      |                  |     |      |
| V <sub>CE(sat)</sub> | Collector-Emitter Saturation Voltage  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                        | See Note 9 | 0.25 | 0.5              |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                        |            |      |                  |     |      |

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 9: These parameters must be measured using pulse techniques. t<sub>w</sub> = 300 μs, duty cycle < 2%.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

#### TTL gates

| PARAMETER        |  | TEST FIGURE | TEST CONDITIONS                                |  | MIN | TYP | MAX | UNIT |
|------------------|--|-------------|--|--|-----|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output | 12          | C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω |  | 22  |     |     | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output |             |  |  |     |     |     |      |

#### output transistors

| PARAMETER      |              | TEST FIGURE | TEST CONDITIONS <sup>‡</sup>   |  | MIN | TYP | MAX | UNIT |
|----------------|--------------|-------------|--|--|-----|-----|-----|------|
| t <sub>d</sub> | Delay time   | 13          | I <sub>C</sub> = 200 mA, I <sub>B(1)</sub> = 20 mA, I <sub>B(2)</sub> = -40 mA, V <sub>BE(off)</sub> = -1 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω |  | 10  |     |     | ns   |
| t <sub>r</sub> | Rise time    |             |  |  |     |     |     |      |
| t <sub>s</sub> | Storage time |             |  |  |     |     |     |      |
| t <sub>f</sub> | Fall time    |             |  |  |     |     |     |      |


<sup>‡</sup>Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### gates and transistors combined

| PARAMETER        |  | TEST FIGURE | TEST CONDITIONS   |  | MIN                | TYP | MAX | UNIT |
|------------------|--|-------------|---|--|--------------------|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output | 14          | I <sub>C</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω  |  | 45                 | 65  |     | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output |             |   |  |                    |     |     |      |
| t <sub>TLH</sub> | Transition time, low-to-high-level output        |             |   |  |                    |     |     |      |
| t <sub>THL</sub> | Transition time, high-to-low-level output        |             |   |  |                    |     |     |      |
| V <sub>OH</sub>  | High-level output voltage after switching        | 15          | V <sub>S</sub> = 30 V, I <sub>C</sub> ≈ 300 mA, R <sub>BE</sub> = 500 Ω |  | V <sub>S</sub> -10 |     |     | mV   |


# TYPE SN75460 DUAL PERIPHERAL POSITIVE-AND DRIVER

## schematic



Resistor values shown are nominal.

J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### TTL gates

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP <sup>†</sup> | MAX  | UNIT |
|---|-------------|--|------|------------------|------|------|
| V <sub>IH</sub> High-level input voltage                  | 1           |  | 2    |                  |      | V    |
| V <sub>IL</sub> Low-level input voltage                   | 2           |  |      |                  | 0.8  | V    |
| V <sub>I</sub> Input clamp voltage                        | 3           | V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA                            |      | -1.2             | -1.5 | V    |
| V <sub>OH</sub> High-level output voltage                 | 2           | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -400 μA | 2.4  | 3.3              |      | V    |
| V <sub>OL</sub> Low-level output voltage                  | 1           | V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA     | 0.25 | 0.4              |      | V    |
| I <sub>I</sub> Input current at maximum input voltage     | input A     | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V                             |      |                  | 1    | mA   |
|   | input G     |  |      |                  | 2    |      |
| I <sub>IH</sub> High-level input current                  | input A     | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V                             |      |                  | 40   | μA   |
|   | input G     |  |      |                  | 80   |      |
| I <sub>IL</sub> Low-level input current                   | input A     | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V                             |      |                  | -1.6 | mA   |
|   | input G     |  |      |                  | -3.2 |      |
| I <sub>OS</sub> Short-circuit output current <sup>‡</sup> | 5           | V <sub>CC</sub> = 5.25 V   | -18  | -35              | -55  | mA   |
| I <sub>CCH</sub> Supply current, outputs high             | 6           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0                                 | 2.8  | 4                |      | mA   |
| I <sub>CCL</sub> Supply current, outputs low              |             | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V                               | 7    | 11               |      | mA   |

<sup>†</sup> All typical values at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> Not more than one output should be shorted at a time.

# TYPE SN75460

## DUAL PERIPHERAL POSITIVE-AND DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### output transistors

| PARAMETER            |                                       | TEST CONDITIONS   |            | MIN  | TYP <sup>†</sup> | MAX | UNIT |
|----------------------|---------------------------------------|---|------------|------|------------------|-----|------|
| V(BR)CBO             | Collector-Base Breakdown Voltage      | I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0                           |            | 40   |                  |     | V    |
| V(BR)CEO             | Collector-Emitter Breakdown Voltage   | I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0, See Note 9                |            | 25   |                  |     | V    |
| V(BR)CER             | Collector-Emitter Breakdown Voltage   | I <sub>C</sub> = 100 μA, R <sub>BE</sub> = 500 Ω                      |            | 40   |                  |     | V    |
| V(BR)EBO             | Emitter-Base Breakdown Voltage        | I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0                           |            | 5    |                  |     | V    |
| h <sub>FE</sub>      | Static Forward Current Transfer Ratio | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = 25°C | See Note 9 | 25   |                  |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = 25°C |            | 30   |                  |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 100 mA, T <sub>A</sub> = 0°C  |            | 20   |                  |     |      |
|                      |                                       | V <sub>CE</sub> = 3 V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = 0°C  |            | 25   |                  |     |      |
| V <sub>BE</sub>      | Base-Emitter Voltage                  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                       | See Note 9 | 0.85 | 1                |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                       |            | 1    | 1.2              |     |      |
| V <sub>CE(sat)</sub> | Collector-Emitter Saturation Voltage  | I <sub>B</sub> = 10 mA, I <sub>C</sub> = 100 mA                       | See Note 9 | 0.25 | 0.4              |     | V    |
|                      |                                       | I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA                       |            | 0.45 | 0.7              |     |      |

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 9: These parameters must be measured using pulse techniques. t<sub>w</sub> = 300 μs, duty cycle < 2%.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

#### TTL gates

| PARAMETER        |  | TEST FIGURE | TEST CONDITIONS                                |   | MIN | TYP | MAX | UNIT |
|------------------|--|-------------|--|---|-----|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output | 12          | C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω |   | 22  |     |     | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output |             |  | 8 |     |     | ns  |      |

#### output transistors

| PARAMETER      |              | TEST FIGURE | TEST CONDITIONS <sup>‡</sup>   |    | MIN | TYP | MAX | UNIT |
|----------------|--------------|-------------|--|----|-----|-----|-----|------|
| t <sub>d</sub> | Delay time   | 13          | I <sub>C</sub> = 200 mA, I <sub>B</sub> (1) = 20 mA, I <sub>B</sub> (2) = -40 mA, V <sub>BE(off)</sub> = -1 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω |    | 10  |     |     | ns   |
| t <sub>r</sub> | Rise time    |             |  | 16 |     |     | ns  |      |
| t <sub>s</sub> | Storage time |             |  | 23 |     |     | ns  |      |
| t <sub>f</sub> | Fall time    |             |  | 14 |     |     | ns  |      |

<sup>‡</sup>Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### gates and transistors combined

| PARAMETER        |  | TEST FIGURE | TEST CONDITIONS   |                    | MIN | TYP | MAX | UNIT |
|------------------|--|-------------|---|--------------------|-----|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output | 14          | I <sub>C</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω  |                    | 45  | 65  |     | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output |             |   | 35                 | 50  |     | ns  |      |
| t <sub>TLH</sub> | Transition time, low-to-high-level output        |             |   | 10                 | 20  |     | ns  |      |
| t <sub>THL</sub> | Transition time, high-to-low-level output        |             |   | 10                 | 20  |     | ns  |      |
| V <sub>OH</sub>  | High-level output voltage after switching        | 15          | V <sub>S</sub> = 30 V, I <sub>C</sub> ≈ 300 mA, R <sub>BE</sub> = 500 Ω | V <sub>S</sub> -10 |     |     | mV  |      |


# TYPE SN55461 DUAL PERIPHERAL POSITIVE-AND DRIVER

logic


| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | H (off state) |

H = high level, L = low level

L  
PLUG-IN PACKAGE (TOP VIEW)




JP  
DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: Y = AB

schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP† | MAX  | UNIT |
|---|-------------|--|------|------|------|------|
| V <sub>IH</sub> High-level input voltage              | 7           |  | 2    |      |      | V    |
| V <sub>IL</sub> Low-level input voltage               | 7           |  |      |      | 0.8  | V    |
| V <sub>I</sub> Input clamp voltage                    | 8           | V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -12 mA                           | -1.2 |      | -1.5 | V    |
| I <sub>OH</sub> High-level output current             | 7           | V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 35 V     |      |      | 300  | μA   |
| V <sub>OL</sub> Low-level output voltage              | 7           | V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA | 0.15 |      | 0.5  | V    |
|   |             | V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA | 0.36 |      | 0.8  |      |
| I <sub>I</sub> Input current at maximum input voltage | 9           | V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V                            |      |      | 1    | mA   |
| I <sub>IH</sub> High-level input current              | 9           | V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.4 V                            |      |      | 40   | μA   |
| I <sub>IL</sub> Low-level input current               | 8           | V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V                            | -1   |      | -1.6 | mA   |
| I <sub>CCH</sub> Supply current, outputs high         | 10          | V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5 V                              | 8    |      | 11   | mA   |
| I <sub>CCL</sub> Supply current, outputs low          |             | V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0                                | 61   |      | 76   | mA   |

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN                | TYP | MAX | UNIT |
|---|-------------|--|--------------------|-----|-----|------|
| t <sub>PLH</sub> Propagation delay time, low-to-high-level output | 14          | I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω | 45                 |     | 55  | ns   |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output |             |  | 30                 |     | 40  | ns   |
| t <sub>TLH</sub> Transition time, low-to-high-level output        |             |  | 8                  |     | 20  | ns   |
| t <sub>THL</sub> Transition time, high-to-low-level output        |             |  | 10                 |     | 20  | ns   |
| V <sub>OH</sub> High-level output voltage after switching         | 15          | V <sub>S</sub> = 30 V, I <sub>O</sub> ≈ 300 mA                         | V <sub>S</sub> -10 |     |     | mV   |

# TYPE SN75461


## DUAL PERIPHERAL POSITIVE-AND DRIVER

logic


**FUNCTION TABLE**

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | H (off state) |

H = high level, L = low level



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP† | MAX  | UNIT          |
|--|-------------|--|------|------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |  | 2    |      |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |  |      |      | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.75 \text{ V}$ , $I_I = -12 \text{ mA}$                               | -1.2 |      | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{OH} = 35 \text{ V}$     |      |      | 100  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ | 0.15 |      | 0.4  | V             |
|  |             | $V_{CC} = 4.75 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ | 0.36 |      | 0.7  | V             |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5.5 \text{ V}$                                |      |      | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 2.4 \text{ V}$                                |      |      | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0.4 \text{ V}$                                | -1   |      | -1.6 | mA            |
| $I_{CCH}$ Supply current, outputs high       | 10          | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5 \text{ V}$                                  | 8    |      | 11   | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0$  | 61   |      | 76   | mA            |

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN        | TYP | MAX | UNIT |
|--|-------------|--|------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ | 45         |     | 55  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  | 30         |     | 40  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  | 8          |     | 20  | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  | 10         |     | 20  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 30 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 10$ |     |     | mV   |



# TYPE SN55462


## DUAL PERIPHERAL POSITIVE-NAND DRIVER

logic


FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | L (on state)  |

H = high level, L = low level



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS   | MIN  | TYP <sup>†</sup> | MAX  | UNIT          |
|--|-------------|---|------|------------------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |   | 2    |                  |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |   |      |                  | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.5 \text{ V}$ , $I_I = -12 \text{ mA}$                             | -1.2 |                  | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{OH} = 35 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ |      |                  | 300  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ | 0.16 |                  | 0.5  | V             |
|  |             | $V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ | 0.35 |                  | 0.8  | V             |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5.5 \text{ V}$                              |      |                  | 1    | $\text{mA}$   |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 2.4 \text{ V}$                              |      |                  | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$                              | -1.1 |                  | -1.6 | $\text{mA}$   |
| $I_{CCH}$ Supply current, outputs high       | 10          | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0 \text{ V}$                                | 13   |                  | 17   | $\text{mA}$   |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5 \text{ V}$                                | 65   |                  | 76   | $\text{mA}$   |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN        | TYP | MAX | UNIT |
|--|-------------|--|------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ | 50         |     | 65  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  | 40         |     | 50  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  | 12         |     | 25  | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  | 15         |     | 20  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 30 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 10$ |     |     | mV   |

# TYPE SN75462


## DUAL PERIPHERAL POSITIVE-NAND DRIVER

logic


FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | L (on state)  |

H = high level, L = low level



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP <sup>†</sup> | MAX  | UNIT          |
|--|-------------|--|------|------------------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |  | 2    |                  |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |  |      |                  | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.75 \text{ V}$ , $I_I = -12 \text{ mA}$                             | -1.2 |                  | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ |      | 0.16             | 0.4  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ | 0.35 |                  | 0.7  | V             |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5.5 \text{ V}$                              |      |                  | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 2.4 \text{ V}$                              |      |                  | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0.4 \text{ V}$                              | -1.1 |                  | -1.6 | mA            |
| $I_{CCH}$ Supply current, outputs high       | 10          | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0 \text{ V}$                                |      | 13               | 17   | mA            |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5 \text{ V}$                                |      | 65               | 76   | mA            |

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN        | TYP | MAX | UNIT |
|--|-------------|--|------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ |            | 50  | 65  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |            | 40  | 50  | ns   |
| $\tau_{TLH}$ Transition time, low-to-high-level output     |             |  |            | 12  | 25  | ns   |
| $\tau_{THL}$ Transition time, high-to-low-level output     |             |  |            | 15  | 20  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 30 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 10$ |     |     | mV   |


# TYPE SN55463 DUAL PERIPHERAL POSITIVE-OR DRIVER

logic


**FUNCTION TABLE**

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | H (off state) |

H = high level, L = low level



schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS   | MIN  | TYP† | MAX  | UNIT          |    |
|--|-------------|---|------|------|------|---------------|----|
| $V_{IH}$ High-level input voltage            | 7           |   | 2    |      |      | V             |    |
| $V_{IL}$ Low-level input voltage             | 7           |   |      |      | 0.8  | V             |    |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.5 \text{ V}$ , $I_I = -12 \text{ mA}$                               | -1.2 |      | -1.5 | V             |    |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{OH} = 35 \text{ V}$ , $V_{IH} = 2 \text{ V}$     |      |      | 300  | $\mu\text{A}$ |    |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ | 0.18 |      | 0.5  | V             |    |
|  |             | $V_{CC} = 4.5 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ | 0.39 |      | 0.8  | V             |    |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5.5 \text{ V}$                                |      |      | 1    | mA            |    |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 2.4 \text{ V}$                                |      |      | 40   | $\mu\text{A}$ |    |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$                                |      |      | -1   | mA            |    |
| $I_{CCH}$ Supply current, outputs high       |             | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5 \text{ V}$                                  |      |      | 8    | 11            | mA |
| $I_{CCL}$ Supply current, outputs low        | 11          | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5 \text{ V}$                                  |      |      | 8    | 11            | mA |
|  |             | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0$  | 63   |      | 76   | mA            |    |

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN        | TYP | MAX | UNIT |
|--|-------------|--|------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ |            | 45  | 55  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |            | 30  | 40  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  |            | 8   | 25  | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  |            | 10  | 25  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 30 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 10$ |     |     | mV   |


# TYPE SN75463

## DUAL PERIPHERAL POSITIVE-OR DRIVER


logic

| A | B | Y             |
|---|---|---------------|
| L | L | L (on state)  |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | H (off state) |

H = high level, L = low level



schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP <sup>†</sup> | MAX  | UNIT          |
|--|-------------|--|------|------------------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |  | 2    |                  |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |  |      |                  | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           |  | -1.2 |                  | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.75 \text{ V}$ , $I_I = -12 \text{ mA}$ , $V_{OH} = 35 \text{ V}$     |      |                  | 100  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.75 \text{ V}$ , $V_{IH} = 0.8 \text{ V}$ , $I_{OL} = 100 \text{ mA}$ | 0.18 |                  | 0.4  | V             |
|  |             | $V_{CC} = 4.75 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 300 \text{ mA}$ | 0.39 |                  | 0.7  | V             |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5.5 \text{ V}$                                |      |                  | 1    | $\text{mA}$   |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 2.4 \text{ V}$                                |      |                  | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0.4 \text{ V}$                                | -1   |                  | -1.6 | $\text{mA}$   |
| $I_{CCH}$ Supply current, outputs high       | 11          | $V_{CC} = 5.25 \text{ V}$ , $V_I = 5 \text{ V}$                                  | 8    |                  | 11   | $\text{mA}$   |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.25 \text{ V}$ , $V_I = 0$  | 63   |                  | 76   | $\text{mA}$   |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN        | TYP | MAX | UNIT |
|--|-------------|--|------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ | 45         |     | 55  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  | 30         |     | 40  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  | 8          |     | 25  | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  | 10         |     | 25  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 30 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 10$ |     |     | mV   |

# TYPE SN55464


## DUAL PERIPHERAL POSITIVE-NOR DRIVER

logic


FUNCTION TABLE

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | L (on state)  |

H = high level, L = low level



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                    | TEST FIGURE | TEST CONDITIONS  | MIN  | TYP† | MAX  | UNIT          |
|--|-------------|--|------|------|------|---------------|
| $V_{IH}$ High-level input voltage            | 7           |  | 2    |      |      | V             |
| $V_{IL}$ Low-level input voltage             | 7           |  |      |      | 0.8  | V             |
| $V_I$ Input clamp voltage                    | 8           | $V_{CC} = 4.5 \text{ V}$ , $I_I = -12 \text{ mA}$                              | -1.2 |      | -1.5 | V             |
| $I_{OH}$ High-level output current           | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{OH} = 3.5 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ |      |      | 300  | $\mu\text{A}$ |
| $V_{OL}$ Low-level output voltage            | 7           | $V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 100 \text{ mA}$  |      | 0.17 | 0.5  | V             |
|  |             | $V_{CC} = 4.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 300 \text{ mA}$  |      | 0.38 | 0.8  |               |
| $I_I$ Input current at maximum input voltage | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5.5 \text{ V}$                               |      |      | 1    | mA            |
| $I_{IH}$ High-level input current            | 9           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 2.4 \text{ V}$                               |      |      | 40   | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current             | 8           | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$                               |      |      | -1   | -1.6 mA       |
| $I_{CCH}$ Supply current, outputs high       | 11          | $V_{CC} = 5.5 \text{ V}$ , $V_I = 0 \text{ V}$                                 |      |      | 14   | 19 mA         |
| $I_{CCL}$ Supply current, outputs low        |             | $V_{CC} = 5.5 \text{ V}$ , $V_I = 5 \text{ V}$                                 |      |      | 72   | 85 mA         |

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN        | TYP | MAX | UNIT |
|--|-------------|--|------------|-----|-----|------|
| $t_{PLH}$ Propagation delay time, low-to-high-level output | 14          | $I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ |            | 50  | 65  | ns   |
| $t_{PHL}$ Propagation delay time, high-to-low-level output |             |  |            | 40  | 50  | ns   |
| $t_{TLH}$ Transition time, low-to-high-level output        |             |  |            | 12  | 20  | ns   |
| $t_{THL}$ Transition time, high-to-low-level output        |             |  |            | 15  | 20  | ns   |
| $V_{OH}$ High-level output voltage after switching         | 15          | $V_S = 30 \text{ V}$ , $I_O \approx 300 \text{ mA}$                      | $V_S - 10$ |     |     | mV   |


# TYPE SN75464

## DUAL PERIPHERAL POSITIVE-NOR DRIVER


logic

| A | B | Y             |
|---|---|---------------|
| L | L | H (off state) |
| L | H | L (on state)  |
| H | L | L (on state)  |
| H | H | L (on state)  |

H = high level, L = low level



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST FIGURE | TEST CONDITIONS   | MIN  | TYP <sup>†</sup> | MAX  | UNIT |    |
|---|-------------|---|------|------------------|------|------|----|
| V <sub>IH</sub> High-level input voltage              | 7           |   | 2    |                  |      | V    |    |
| V <sub>IL</sub> Low-level input voltage               | 7           |   |      |                  | 0.8  | V    |    |
| V <sub>I</sub> Input clamp voltage                    | 8           | V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA                         | -1.2 |                  | -1.5 | V    |    |
| I <sub>OH</sub> High-level output current             | 7           | V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 35 V |      |                  | 100  | μA   |    |
| V <sub>OL</sub> Low-level output voltage              | 7           | V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 100 mA | 0.17 |                  | 0.4  | V    |    |
|   |             | V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 300 mA | 0.38 |                  | 0.7  |      |    |
| I <sub>I</sub> Input current at maximum input voltage | 9           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V                          |      |                  | 1    | mA   |    |
| I <sub>IH</sub> High-level input current              | 9           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V                          |      |                  | 40   | μA   |    |
| I <sub>IL</sub> Low-level input current               | 8           | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V                          |      |                  | -1   | -1.6 | mA |
| I <sub>CCH</sub> Supply current, outputs high         | 11          | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0 V                            | 14   |                  | 19   | mA   |    |
| I <sub>CCL</sub> Supply current, outputs low          |             | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V                            | 72   |                  | 85   | mA   |    |


<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN                | TYP | MAX | UNIT |
|---|-------------|--|--------------------|-----|-----|------|
| t <sub>PLH</sub> Propagation delay time, low-to-high-level output | 14          | I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50 Ω | 50                 |     | 65  | ns   |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output |             |  | 40                 |     | 50  | ns   |
| t <sub>TLH</sub> Transition time, low-to-high-level output        |             |  | 12                 |     | 20  | ns   |
| t <sub>THL</sub> Transition time, high-to-low-level output        |             |  | 15                 |     | 20  | ns   |
| V <sub>OH</sub> High-level output voltage after switching         | 15          | V <sub>S</sub> = 30 V, I <sub>O</sub> ≈ 300 mA                         | V <sub>S</sub> -10 |     |     | mV   |


**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits †




Both inputs are tested simultaneously.

**FIGURE 1— $V_{IH}$ ,  $V_{OL}$**




Each input is tested separately.

**FIGURE 2— $V_{IL}$ ,  $V_{OH}$**




Each input is tested separately.

**FIGURE 3— $V_I$ ,  $I_{IL}$**




Each input is tested separately.

**FIGURE 4— $I_I$ ,  $I_{IH}$**



Each gate is tested separately.

**FIGURE 5— $I_{OS}$**



Both gates are tested simultaneously.


**FIGURE 6— $I_{CCH}$ ,  $I_{CCL}$**

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 55460/75460

## DUAL PERIPHERAL DRIVERS


d-c test circuits† (continued)



| CIRCUIT | INPUT UNDER TEST     | OTHER INPUT          | OUTPUT               |                      |
|---------|----------------------|----------------------|----------------------|----------------------|
|         |                      |                      | APPLY                | MEASURE              |
| '461    | $V_{IH}$<br>$V_{IL}$ | $V_{IH}$<br>$V_{CC}$ | $V_{OH}$<br>$I_{OL}$ | $I_{OH}$<br>$V_{OL}$ |
| '462    | $V_{IH}$<br>$V_{IL}$ | $V_{IH}$<br>$V_{CC}$ | $I_{OL}$<br>$V_{OH}$ | $V_{OL}$<br>$I_{OH}$ |
| '463    | $V_{IH}$<br>$V_{IL}$ | GND<br>$V_{IL}$      | $V_{OH}$<br>$I_{OL}$ | $I_{OH}$<br>$V_{OL}$ |
| '464    | $V_{IH}$<br>$V_{IL}$ | GND<br>$V_{IL}$      | $I_{OL}$<br>$V_{OH}$ | $V_{OL}$<br>$I_{OH}$ |


NOTE: Each input is tested separately.

FIGURE 7— $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $V_{OL}$




NOTES: A. Each input is tested separately.  
B. When testing SN55463, SN75463, SN75464, and SN75464, input not under test is grounded. For all other circuits, it is at 4.5 V.

FIGURE 8— $V_I$ ,  $I_{IL}$




Each input is tested separately.

FIGURE 9— $I_I$ ,  $I_{IH}$



Both gates are tested simultaneously.

FIGURE 10— $I_{CCH}$ ,  $I_{CCL}$  FOR AND, NAND CIRCUITS



Both gates are tested simultaneously.


FIGURE 11— $I_{CCH}$ ,  $I_{CCL}$  FOR OR, NOR CIRCUITS

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.




**PARAMETER MEASUREMENT INFORMATION**

switching characteristics



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**


- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  include probe and jig capacitance.  
C. All diodes are 1N3064.

**FIGURE 12—PROPAGATION DELAY TIMES, EACH GATE (SN55460 AND SN75460 ONLY)**


**SERIES 55460/75460  
DUAL PERIPHERAL DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**

**switching characteristics (continued)**



**TEST CIRCUIT**




**VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq 1\%$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.


**FIGURE 13—SWITCHING TIMES, EACH TRANSISTOR (SN55460 AND SN75460 ONLY)**

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**



- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .  
 B. When testing SN55460 or SN75460, connect output Y to transistor base and ground the substrate terminal.  
 C.  $C_L$  includes probe and jig capacitance.

**FIGURE 14—SWITCHING TIMES OF COMPLETE DRIVERS**

**SERIES 55460/75460**  
**DUAL PERIPHERAL DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)




- NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out} = 50 \Omega$ .  
 B. When testing SN55460 or SN75460, connect output Y to transistor base with a 500- $\Omega$  resistor from there to ground, and ground the substrate terminal.  
 C.  $C_L$  includes probe and jig capacitance.

**FIGURE 15—LATCH-UP TEST OF COMPLETE DRIVERS**

# SERIES 55460/75460 DUAL PERIPHERAL DRIVERS

## THERMAL INFORMATION



NOTE 10: This rating for the L package requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 95°C/W.

FIGURE 16

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS

INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.



# Sense Amplifiers





# SENSE AMPLIFIER SELECTION GUIDE

| TEMPERATURE RANGE  |                    | FEATURES  | PACKAGE TYPES |           | APPLICATIONS†                     |
|--------------------|--------------------|---|---------------|-----------|-----------------------------------|
| -55° C to 125° C   | 0° C to 70° C      |   | SERIES 55     | SERIES 75 |                                   |
| SN5520<br>SN5521   | SN7520<br>SN7521   | <ul style="list-style-type: none"> <li>Provides Memory Data Register</li> <li>Complementary Outputs</li> </ul>  | J, JA         | J, N      | Large Memories                    |
| SN5522<br>SN5523   | SN7522<br>SN7523   | <ul style="list-style-type: none"> <li>Open-Collector Output</li> </ul>   | J, JA         | J, N      | Large Memories                    |
| SN5524<br>SN5525   | SN7524<br>SN7525   | <ul style="list-style-type: none"> <li>Dual Channels</li> <li>Independent Strobes</li> </ul>  | J, JA         | J, N      | General Purpose                   |
|                    | SN7526<br>SN7527   | <ul style="list-style-type: none"> <li>Internally Compensated Reference Amplifier</li> <li>Complete Memory Data Register</li> <li>Effective Strobe Width of Less than 10 ns</li> </ul>                        |               | J, N      | High Performance                  |
| SN5528<br>SN5529   | SN7528<br>SN7529   | <ul style="list-style-type: none"> <li>Dual Channels</li> <li>Test Points for Strobe Timing Adjustment</li> </ul>   | J, JA         | J, N      | General Purpose                   |
| SN55232<br>SN55233 | SN75232<br>SN75233 | <ul style="list-style-type: none"> <li>Internally Compensated Reference Amplifier</li> <li>Dual Channels</li> <li>Open-Collector Output</li> </ul>  | J, JA         | J, N      | General Purpose                   |
| SN55234<br>SN55235 | SN75234<br>SN75235 | <ul style="list-style-type: none"> <li>Internally Compensated Reference Amplifier</li> <li>Dual Channels</li> </ul>   | J, JA         | J, N      | General Purpose                   |
| SN55236<br>SN55237 | SN75236<br>SN75237 | <ul style="list-style-type: none"> <li>Tight Threshold Specifications</li> <li>Dual Channels</li> <li>Built-In Data Register and Data Buffer</li> <li>Reference Amplifier Compensation Unnecessary</li> </ul> | SB            | SB        | High Performance, Military        |
| SN55238<br>SN55239 | SN75238<br>SN75239 | <ul style="list-style-type: none"> <li>Internally Compensated Reference Amplifier</li> <li>Test Points for Strobe Timing Adjustments</li> </ul>   | J, JA         | J, N      | General Purpose                   |
| SN55244            | SN75244            | <ul style="list-style-type: none"> <li>Quad Channel with Decode</li> <li>A-C Coupled with D-C Restore</li> <li>1-mV Typ Threshold</li> </ul>  | J, JA, N      | J, JA, N  | Plated-Wire or Thin-Film Memories |

†See Bulletin No. CA 101, Operation and Use of Series 7520N Sense Amplifiers.



**FULL MILITARY TEMPERATURE RANGE  
HIGH-SPEED SENSE AMPLIFIERS FOR CONVERSION OF  
COINCIDENT-CURRENT MEMORY READOUT TO SATURATED DIGITAL-LOGIC LEVELS**

**performance features**

- high speed and fast recovery time
- time and amplitude signal discrimination
- adjustable input threshold voltage levels
- narrow region of threshold voltage uncertainty
- multiple differential-input preamplifiers
- high d-c noise margin—typically one volt
- good fan-out capability

**ease-of-design features**

- choice of output circuit function
- TTL or DTL drive capability
- standard logic supply voltages
- plug-in configuration ideal for flow-soldering techniques
- pins on 100-mil grid spacings for industrial-type circuit boards

**description**

Series 5520 monolithic sense amplifiers are designed for use with high-speed memory systems. These sense amplifiers detect bipolar differential-input signals from the memory and provide the interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard transistor-transistor-logic (TTL) and diode-transistor-logic (DTL) circuits.

These sense amplifiers feature multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides inherent stability of the input threshold level over a wide range of power-supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL and DTL digital logic circuits.

The SN5520 and SN5521 circuits may be used to perform the functions of a flip-flop or register which responds to the sense and strobe input conditions.

The SN5522 and SN5523 circuits feature a high-fan-out, single-ended, open-collector output stage. In addition, they may be used to expand the inputs to an SN5520 or SN5521 circuit, or to perform the wired-AND function.

The SN5524 and SN5525 circuits provide for independent, dual-channel sensing with separate outputs. SN55234 and SN55235 are similar but have inverted outputs and internal compensation. SN55232 and SN55233 are identical to the SN55234 and SN55235, respectively, except that their output gates each feature an open-collector output.

The SN5528 and SN5529 circuits are identical to the SN5524 and SN5525, respectively, except that the output of each preamplifier is available as a test point. SN55238 and SN55239 are similar to SN5528 and SN5529, respectively, but have inverted outputs and internal compensation.

Series 5520 sense amplifiers are available in the J ceramic dual-in-line package and are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Terminal assignments and functions are identical to the corresponding Series 7520 circuits.

| ITEM  | PAGE |
|---|------|
| Design Characteristics, Circuit Operation, and Other General Information . . . . .                            | 7-6  |
| Maximum Ratings, Recommended Operating Conditions, and<br>Definitive Specifications (see next page and also:) |      |
| For Types SN5520, SN5521, see SN7520, SN7521 . . . . .  | 7-10 |
| For Types SN5522, SN5523, see SN7522, SN7523 . . . . .  | 7-12 |
| For Types SN5524, SN5525, see SN7524, SN7525 . . . . .  | 7-14 |
| For Types SN5528, SN5529, see SN7528, SN7529 . . . . .  | 7-18 |
| For Types SN55232, SN55233, see SN75232, SN75233 . . . . .  | 7-20 |
| For Types SN55234, SN55235, see SN75234, SN75235 . . . . .  | 7-22 |
| For Types SN55238, SN55239, see SN75238, SN75239 . . . . .  | 7-24 |
| D-C Test Circuits . . . . .   | 7-26 |
| Switching Time Test Circuits and Voltage Waveforms . . . . .  | 7-43 |
| Typical Characteristics . . . . .   | 7-53 |
| Application Data . . . . .  | 7-55 |

# SERIES 5520

## SENSE AMPLIFIERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltages (see Note 1)                                  |                |
| $V_{CC+}$ . . . . .   | 7 V            |
| $V_{CC-}$ . . . . .   | -7 V           |
| Differential input voltage, $V_{ID}$ or $V_{ref}$ . . . . .   | $\pm 5$ V      |
| Voltage from any input to ground (see Note 2) . . . . .       | 5.5 V          |
| Off-state voltage applied to open-collector outputs . . . . . | 5.5 V          |
| Operating free-air temperature range . . . . .                | -55°C to 125°C |
| Storage temperature range . . . . .                           | -65°C to 150°C |

### recommended operating conditions

|                                  | MIN   | NOM | MAX   | UNIT |
|----------------------------------|-------|-----|-------|------|
| $V_{CC+}$ (see Note 1) . . . . . | 4.75  | 5   | 5.25  | V    |
| $V_{CC-}$ (see Note 1) . . . . . | -4.75 | -5  | -5.25 | V    |
| $V_{ref}$ . . . . .              | 15    |     | 40    | mV   |

- NOTES: 1. These voltage values are with respect to network ground terminal.  
 2. Strobe and gate input voltages must be zero or positive with respect to network ground terminal.

### electrical characteristics (unless otherwise noted $V_{CC+} = 5$ V, $V_{CC-} = -5$ V, $T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$ )

All electrical characteristics and test conditions are identical to those of the corresponding Series 7520 types with the exception of the items shown below. Limits which apply to Series 7520 circuits over the temperature range  $0^\circ\text{C}$  to  $70^\circ\text{C}$  apply to Series 5520 circuits over the range  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ .

| PARAMETER   | TEST CONDITIONS                                       | SN5520   |                  |     | SN5521 |                  |     | UNIT |    |               |
|---|---|--|------------------|-----|--------|------------------|-----|------|----|---------------|
|   |   | MIN  | TYP <sup>‡</sup> | MAX | MIN    | TYP <sup>‡</sup> | MAX |      |    |               |
| $V_T$ Differential input threshold voltage <sup>†</sup> | $V_{ref} = 15$ mV                                     | $T_A = -55^\circ\text{C}$ to $0^\circ\text{C}$ and $70^\circ\text{C}$ to $125^\circ\text{C}$ |                  | 10  | 15     | 20               | 8   | 15   | 22 | mV            |
|   |   | $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$  |                  | 11  | 15     | 19               | 8   | 15   | 22 |               |
|   | $V_{ref} = 40$ mV                                     | $T_A = -55^\circ\text{C}$ to $0^\circ\text{C}$ and $70^\circ\text{C}$ to $125^\circ\text{C}$ |                  | 35  | 40     | 45               | 33  | 40   | 47 |               |
|   |   | $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$  |                  | 36  | 40     | 44               | 33  | 40   | 47 |               |
| $I_{IB}$ Differential input bias current                | $V_{CC+} = 5.25$ V, $V_{CC-} = -5.25$ V, $V_{ID} = 0$ | $T_A = -55^\circ\text{C}$ to $0^\circ\text{C}$   |                  | 100 |        |                  | 100 |      |    | $\mu\text{A}$ |
|   |   | $T_A = 0^\circ\text{C}$ to $125^\circ\text{C}$   |                  | 30  |        |                  | 75  |      |    |               |

<sup>†</sup>The differential input threshold voltage ( $V_T$ ) is defined as the d-c differential input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic-gate threshold voltage level.

<sup>‡</sup>All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25^\circ\text{C}$ .

### switching characteristics and typical recovery and cycle times, $V_{CC+} = 5$ V, $V_{CC-} = -5$ V, $T_A = 25^\circ\text{C}$

These characteristics are identical to those of the corresponding Series 7520 types.

**HIGH-SPEED SENSE AMPLIFIERS FOR CONVERSION OF  
COINCIDENT-CURRENT MEMORY READOUT TO SATURATED DIGITAL-LOGIC LEVELS**

**performance features**

- high speed and fast recovery time
- time and amplitude signal discrimination
- adjustable input threshold voltage levels
- narrow region of threshold voltage uncertainty
- multiple differential-input preamplifiers
- high d-c noise margin—typically one volt
- good fan-out capability

**ease-of-design features**

- choice of output circuit function
- TTL or DTL drive capability
- standard logic supply voltages
- plug-in configuration ideal for flow-soldering techniques
- pins on 100-mil grid spacings for industrial-type circuit boards

**description**

Series 7520 monolithic sense amplifiers are designed for use with high-speed memory systems. These sense amplifiers detect bipolar differential-input signals from the memory and provide the interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard transistor-transistor-logic (TTL) and diode-transistor-logic (DTL) circuits.

These sense amplifiers feature multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides inherent stability of the input threshold level over a wide range of power-supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL and DTL digital logic circuits.

The SN7520 and SN7521 circuits may be used to perform the functions of a flip-flop or register which responds to the sense and strobe input conditions.

The SN7522 and SN7523 circuits feature a high-fan-out, single-ended, open-collector output stage. In addition, they may be used to expand the inputs to an SN7520 or SN7521 circuit, or to perform the wired-AND function.

The SN7524 and SN7525 circuits provide for independent, dual-channel sensing with separate outputs. SN75234 and SN75235 are similar but have inverted outputs and internal compensation. SN75232 and SN75233 are identical to the SN75234 and SN75235, except that their output gates each feature an open-collector output.

The SN7526 and SN7527 circuits have a D-type flip-flop output with external clear and preset inputs.

The SN7528 and SN7529 circuits are identical to the SN7524 and SN7525 except that the output of each preamplifier is available as a test point. SN75238 and SN75239 are similar to SN7528 and SN7529 but have inverted outputs and internal compensation.

| CONTENTS   | PAGE |
|--|------|
| DESIGN CHARACTERISTICS, CIRCUIT OPERATION, AND OTHER           |      |
| GENERAL INFORMATION . . . . .                                  | 7-6  |
| MAXIMUM RATINGS AND RECOMMENDED OPERATING CONDITIONS . . . . . | 7-9  |
| DEFINITIVE SPECIFICATIONS:                                     |      |
| CIRCUIT TYPES SN7520, SN7521 . . . . .                         | 7-10 |
| CIRCUIT TYPES SN7522, SN7523 . . . . .                         | 7-12 |
| CIRCUIT TYPES SN7524, SN7525 . . . . .                         | 7-14 |
| CIRCUIT TYPES SN7526, SN7527 . . . . .                         | 7-16 |
| CIRCUIT TYPES SN7528, SN7529 . . . . .                         | 7-18 |
| CIRCUIT TYPES SN75232, SN75233 . . . . .                       | 7-20 |
| CIRCUIT TYPES SN75234, SN75235 . . . . .                       | 7-22 |
| CIRCUIT TYPES SN75238, SN75239 . . . . .                       | 7-24 |
| D-C TEST CIRCUITS . . . . .                                    | 7-26 |
| SWITCHING TIME TEST CIRCUITS AND VOLTAGE WAVEFORMS . . . . .   | 7-43 |
| TYPICAL CHARACTERISTICS . . . . .                              | 7-53 |
| APPLICATION DATA . . . . .                                     | 7-55 |

# SERIES 7520 SENSE AMPLIFIERS

## design characteristics


Series 7520 sense amplifiers are completely d-c coupled. Previous designs have resulted in circuits in which the threshold level could not be closely controlled because they were highly sensitive to changes in the d-c levels throughout the amplifier. This was due primarily to the required tolerances on the absolute value of resistors and the resistor temperature coefficients. The "matched-amplifier" design of Series 7520 circuits depends on resistor ratios rather than absolute values. In this design, excellent stability of the threshold level can be maintained despite component variations and changes in bias levels. The capability of multiple-input amplifiers increases the versatility of the design.

The basic circuit is used to implement several sense-amplifier designs. Additional logic circuitry is added to the strobe-gate output to provide versatile sensing functions. The outputs of two or more input amplifiers can be combined to implement multiple-input amplifiers, a function not previously available in integrated form. The d-c coupled design eliminates many of the problems associated with overload recovery time and threshold shift (with high input repetition rates) usually encountered in sense amplifier designs that use reactive coupling components.

## circuit operation

The basic Series 7520 sense amplifier strobe and threshold circuit is shown in Figure A. The design uses a "matched-amplifier" concept which takes advantage of the inherent excellent component matching and thermal tracking characteristics of monolithic integrated circuits. A reference amplifier is used to generate the collector reference voltage which is distributed to the input amplifiers. Application of an external reference voltage,  $V_{ref}$ , establishes the input-amplifier threshold voltage level,  $V_T$ . The design is such that there is 1:1 correspondence between the applied reference voltage,  $V_{ref}$ , and the nominal threshold voltage level,  $V_T$ . The reference and input amplifiers use identical circuit configurations; therefore, changes in bias levels introduced into the input amplifier through changes in temperature or power-supply voltage levels are compensated by similar changes in the reference amplifier.

The collector reference voltage, supplied by the reference amplifier, can be used to control the threshold-voltage level of more than one input amplifier, thereby establishing equal threshold levels to all of the input sense channels simultaneously.



# SERIES 7520 SENSE AMPLIFIERS


## circuit operation (continued)

The second stage of the input amplifier is a TTL gate. This gate provides the threshold action for the input sense channel and provides a convenient point in the circuit to accomplish the strobe function. The differential-input sense signal switches the output of the TTL gate only when the strobe input voltage is higher than the logic input threshold voltage. The strobe input, therefore, provides the sense amplifier with the capability of time discrimination, allowing the input signal to be detected when the signal-to-noise ratio is at a maximum.

The logic inputs (i.e., gate and strobe) of Series 7520 sense amplifiers are designed to be compatible with Series 74 TTL digital integrated circuits. The multiple-emitter transistors are utilized to provide inherent switching-time advantages over other saturated-logic schemes. The same noise margin and logic threshold voltage as guaranteed for Series 74 are assured for each of the gate and strobe inputs. This is accomplished by testing each logic input under standard Series 74 test conditions, i.e., 2 volts for high-level input condition and 0.8 volt for low-level input conditions. Since the guaranteed minimum high-level output voltage is 2.4 volts and the guaranteed maximum low-level output voltage is 0.4 volt, a minimum noise margin of 0.4 volt is assured at each input.

### SN7520 and SN7521 circuit

This circuit is a dual-channel sense amplifier with the preamplifiers connected to a common output stage and a complementary output stage. The output circuit is composed of two cascaded NAND gates, each with external gate inputs. External connection of the Z output and the G<sub>Y</sub> input results in a flip-flop




$$\begin{aligned} \text{logic: } Y &= \overline{G}_Y + A \cdot S_A + B \cdot S_B \\ Z &= \overline{G}_Z + \overline{Y} \\ Z &= \overline{G}_Z + G_Y (\overline{A} + \overline{S}_A) (\overline{B} + \overline{S}_B) \end{aligned}$$

or register that is set by signals at the differential-input terminals. Reset of the register is performed at the G<sub>Z</sub> input. Capacitive coupling from output Z to G<sub>Y</sub> results in output pulse stretching. With either connection, complementary output levels are available. The gate and strobe inputs and the outputs are compatible with standard TTL logic. The input function of SN7520/SN7521 can be expanded by connecting the Y output of SN7522/SN7523 to the G<sub>Y</sub> input of the circuit being expanded.

### SN7522 and SN7523 circuit


This circuit is a dual-channel sense amplifier with the preamplifiers connected to a common output stage. The output circuit features an open-collector output which permits two or more of these outputs to be connected in the wire-AND configuration. Each package includes a load resistor that may be used as the output pull-up resistor. High sink-current capability is a feature of this design, and a separate ground terminal is used for the output circuitry. These devices can also be used as input expanders for the SN7520/SN7521 circuit.



$$\text{logic: } Y = G (\overline{A} + \overline{S}_A) (\overline{B} + \overline{S}_B)$$

### SN7524 and SN7525 circuit

This circuit features two completely independent sense amplifiers in a single package. Each amplifier features high fan-out capability.




$$\begin{aligned} \text{logic: } W &= AS \text{ for SN7524 and SN7525} \\ W &= \overline{AS} \text{ for SN75232, SN75233, SN75234, and SN75235} \end{aligned}$$

## SERIES 7520 SENSE AMPLIFIERS

### SN7526 and SN7527 circuit


This circuit is a dual-channel sense amplifier with the preamplifiers connected to a D-type flip-flop with external clear and preset inputs. A delay between the strobe input terminals and the clock input of the flip-flop ensures that data is set up at the D input of the flip-flop prior to clocking.



logic: See function table on page 11-16.

### SN7528 and SN7529 circuit

This circuit features two separate single-preamplifier sense amplifiers in a single package. The output of each preamplifier is available as a test point. These test points can be used to observe the amplified core signal to facilitate accurate strobing timing. When using this device, care should be taken to avoid coupling the strobe signal or other stray signals to the test point. Excessive loading of the test point is also to be avoided. The result of either coupling or loading will be a change in the threshold voltage of the device. The output circuit of each channel features a simple TTL gate configuration with a high fan-out capability.



logic: W = AS for SN7528 and SN7529  
W =  $\overline{AS}$  for SN75238 and SN75239


### SN75232, SN75233, SN75234, SN75235, SN75238, and SN75239 circuits

The SN75234, SN75235, SN75238, and SN75239 dual sense amplifier circuits are the same as SN7524, SN7525, SN7528, and SN7529, respectively, except that an additional stage has been added to the output gate to provide an inverted output and internal compensation has been added. Compared to using a separate gate for inversion, not only is package count reduced, but less propagation delay is added. The need for an external roll-off capacitor has been eliminated. SN75232 and SN75233 are identical to the SN75234 and SN75235, respectively, except that their output gates each have an open-collector output. This permits two or more outputs to be connected in wire-AND configuration.

### reference voltage considerations

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by  $\text{and}$  is approximately equal to the applied reference input voltage,  $V_{\text{ref}}$ . These sense amplifiers are recommended for use in systems requiring threshold voltage levels of  $\pm 15$  to  $\pm 40$  mV.

A simple method of generating the reference voltage is the use of a resistor voltage divider from either the positive ( $V_{\text{CC}+}$ ) or negative ( $V_{\text{CC}-}$ ) voltage supplies. See Figure G. This type of voltage divider may be used to supply an individual reference amplifier or to supply a number of paralleled reference amplifiers. The bias current required at the reference amplifier input is low (nominally  $30 \mu\text{A}$ ); therefore, voltage dividers of this type may normally be operated with very low current requirements. In noisy environments, the use of a filter capacitor across the inputs is recommended. By locating the capacitor as close to the device terminals as possible, noise and stray signals will be presented common-mode to the reference amplifier and thus be rejected.






**input line layout considerations**

Input sensitivity and device speed require adequate precautions in the routing of signal input and reference lines to prevent noise pickup. Bypassing of supply and reference inputs at the device with low-inductance disc ceramic capacitors, and use of a good ground plane to separate strobe and output lines from sense and reference input lines, is recommended.

**sense-input termination resistor considerations**

Termination resistors are intentionally omitted from the sense-input terminals so the designer may select resistor values which will be compatible with the particular application. Matched termination resistors, ( $R_T$ , Figure H), normally in the range of  $25\ \Omega$  to  $200\ \Omega$  each, are required not only to terminate the sense line in a desired impedance but also to provide a d-c path for the sense-input bias currents. Careful matching of the resistor pairs should be observed or effective common-mode rejection will be reduced.



**output drive capability**

The output circuits of these sense amplifiers feature the ability to sink or supply load current. This capability permits direct use with both TTL- and DTL-type loads. The open-collector output of the SN7522/SN7523 circuit may be connected to similar outputs to perform the wire-AND function. Load currents (out of the output terminal) are specified as negative values. Arrows on the d-c test circuit indicate the actual direction of current flow.

**logic input current requirements**

Logic input current requirements are specified at worst-case power-supply conditions over the operating free-air temperature range of  $0^\circ\text{C}$  to  $70^\circ\text{C}$ . The logic input currents are identical to those of, and compatible with, Series 74 TTL digital integrated circuits. Each logic input of the multiple-emitter input transistors requires no more than a 1.6-mA flow out of the input at a low logic level. Each input emitter requires current into the input when it is at a high-logic level. This current is  $40\ \mu\text{A}$  maximum. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

|   |       |  |  |  |
|---|-------|--|--|--|
| Supply voltages (see Note 1)                        |       |  |  |  |
| $V_{CC+}$   | ..... |  |  | 7 V  |
| $V_{CC-}$   | ..... |  |  | -7 V                                       |
| Differential input voltage, $V_{ID}$ or $V_{ref}$   | ..... |  |  | $\pm 5$ V                                  |
| Voltage from any input to ground (see Note 2)       | ..... |  |  | 5.5 V                                      |
| Off-state voltage applied to open-collector outputs | ..... |  |  | 5.5 V                                      |
| Operating free-air temperature range                | ..... |  |  | $0^\circ\text{C}$ to $70^\circ\text{C}$    |
| Storage temperature range                           | ..... |  |  | $-55^\circ\text{C}$ to $150^\circ\text{C}$ |

**recommended operating conditions**

|                        | MIN   | NOM | MAX   | UNIT |
|------------------------|-------|-----|-------|------|
| $V_{CC+}$ (see Note 1) | 4.75  | 5   | 5.25  | V    |
| $V_{CC-}$ (see Note 1) | -4.75 | -5  | -5.25 | V    |
| $V_{ref}$              | 15    |     | 40    | mV   |

NOTES: 1. These voltage values are with respect to network ground terminal.  
2. Strobe and gate input voltages must be zero or positive with respect to network ground terminal.

# TYPES SN7520, SN7521

## DUAL-CHANNEL SENSE AMPLIFIERS WITH COMPLEMENTARY OUTPUTS


FUNCTION TABLE

| INPUTS |   |                |                |                |                | OUTPUTS |                  |
|--------|---|----------------|----------------|----------------|----------------|---------|------------------|
| A      | B | G <sub>Y</sub> | G <sub>Z</sub> | S <sub>A</sub> | S <sub>B</sub> | Y       | Z                |
| X      | X | L              | X              | X              | X              | H       | $\overline{G_Z}$ |
| H      | X | X              | X              | H              | X              | H       | $\overline{G_Z}$ |
| X      | H | X              | X              | X              | H              | H       | $\overline{G_Z}$ |
| L      | L | H              | X              | X              | X              | L       | H                |
| L      | X | H              | X              | X              | L              | L       | H                |
| X      | L | H              | X              | X              | L              | L       | H                |
| X      | X | H              | X              | L              | L              | L       | H                |
| X      | X | X              | L              | X              | X              | X       | H                |

### definition of logic levels

| INPUT      | H                     | L                     | X          |
|------------|-----------------------|-----------------------|------------|
| A or B†    | $V_{ID} \geq V_T$ max | $V_{ID} \leq V_T$ min | Irrelevant |
| Any G or S | $V_I \geq V_{IH}$ min | $V_I < V_{IL}$ max    | Irrelevant |

†A and B are differential voltages ( $V_{ID}$ ) between A1 and A2 or B1 and B2, respectively. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal of each pair is positive with respect to the other.



### electrical characteristics (unless otherwise noted $V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN    | TYP <sup>‡</sup> | MAX  | UNIT          |    |
|--|-------------|--|--------|------------------|------|---------------|----|
| $V_T$ Differential input threshold voltage (see Note 3)    | 1           | $V_{ref} = 15\text{ mV}$   |        | 11               | 15   | 19            | mV |
|  |             |  | SN7520 | 8                | 15   | 22            |    |
|  |             | $V_{ref} = 40\text{ mV}$   |        | 36               | 40   | 44            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4)    | none        | $V_{ref} = 40\text{ mV}$ , $V_{I(S)} = V_{IH}$   |        |                  |      | V             |    |
|  |             | Common-mode input pulse:<br>$t_r \leq 15\text{ ns}$ , $t_f \leq 15\text{ ns}$ , $t_w = 50\text{ ns}$ |        | ±2.5             |      |               |    |
| $I_{IB}$ Differential input bias current                   | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$                                |        | 30               | 75   | $\mu\text{A}$ |    |
| $I_{IO}$ Differential input offset current                 | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$                                |        | 0.5              |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe and gate inputs) | 3           |  |        | 2                |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe and gate inputs)  | 3           |  |        |                  | 0.8  | V             |    |
| $V_{OH}$ High-level output voltage                         | 3           | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$          | 2.4    | 4                |      | V             |    |
| $V_{OL}$ Low-level output voltage                          | 3           | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OL} = 16\text{ mA}$                     | 0.25   | 0.4              |      | V             |    |
| $I_{IH}$ High-level input current (strobe and gate inputs) | 4           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 2.4\text{ V}$                     |        | 40               |      | $\mu\text{A}$ |    |
| $I_{IL}$ Low-level input current (strobe and gate inputs)  | 4           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IL} = 0.4\text{ V}$                     |        | -1               | -1.6 | mA            |    |
| $I_{OS(Y)}$ Short-circuit output current into Y            | 5           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$   | -3     |                  | -5   | mA            |    |
| $I_{OS(Z)}$ Short-circuit output current into Z            | 5           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$   | -2.1   |                  | -3.5 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                    | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$                    |        | 28               | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                    | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$                    | -14    |                  | -20  | mA            |    |

<sup>‡</sup>All typical values are at  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

NOTES: 3. The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

# TYPES SN7520, SN7521

## DUAL-CHANNEL SENSE AMPLIFIERS WITH COMPLEMENTARY OUTPUTS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_{ext} \geq 100\text{ pF}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |                |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|----------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT     | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH}(DY)$           | A1-A2 OR B1-B2 | Y         | 32          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25  | 40  |     | ns   |
| $t_{PHL}(DY)$           |                |           |             |  | 20  |     |     |      |
| $t_{PLH}(DZ)$           | A1-A2 OR B1-B2 | Z         | 32          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 30  |     |     | ns   |
| $t_{PHL}(DZ)$           |                |           |             |  | 35  | 55  |     |      |
| $t_{PLH}(SY)$           | STROBE A OR B  | Y         | 32          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  | 30  |     | ns   |
| $t_{PHL}(SY)$           |                |           |             |  | 20  |     |     |      |
| $t_{PLH}(SZ)$           | STROBE A OR B  | Z         | 32          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 30  |     |     | ns   |
| $t_{PHL}(SZ)$           |                |           |             |  | 35  | 55  |     |      |
| $t_{PLH}(GY, Y)$        | GATE $G_Y$     | Y         | 33          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  | 25  |     | ns   |
| $t_{PHL}(GY, Y)$        |                |           |             |  | 10  |     |     |      |
| $t_{PLH}(GY, Z)$        | GATE $G_Y$     | Z         | 33          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  |     |     | ns   |
| $t_{PHL}(GY, Z)$        |                |           |             |  | 20  | 30  |     |      |
| $t_{PLH}(GZ, Z)$        | GATE $G_Z$     | Z         | 34          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  |     |     | ns   |
| $t_{PHL}(GZ, Z)$        |                |           |             |  | 10  | 20  |     |      |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_{ext} \geq 100\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER             | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-----------------------|--|-----|-----|-----|------|
| $t_{orD}$             | Differential-input overload recovery time (see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$   |     | 20  |     | ns   |
| $t_{orC}$             | Common-mode-input overload recovery time (see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc}(\text{min})$ | Minimum cycle time   |     | 200 |     | ns   |

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.  
6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

schematic



# TYPES SN7522, SN7523

## DUAL-CHANNEL SENSE AMPLIFIERS

FUNCTION TABLE


| INPUTS |   |   |                |                | OUTPUT |
|--------|---|---|----------------|----------------|--------|
| A      | B | G | S <sub>A</sub> | S <sub>B</sub> | Y      |
| L      | L | H | X              | X              | H      |
| L      | X | H | X              | L              | H      |
| X      | L | H | L              | X              | H      |
| X      | X | H | L              | L              | H      |
| X      | X | L | X              | X              | L      |
| H      | X | X | H              | X              | L      |
| X      | H | X | X              | H              | L      |

### definition of logic levels

| INPUT      | H                  | L                  | X          |
|------------|--------------------|--------------------|------------|
| A or B†    | $V_{ID} > V_T$ max | $V_{ID} < V_T$ min | Irrelevant |
| Any G or S | $V_I > V_{IH}$ min | $V_I < V_{IL}$ max | Irrelevant |

†A and B are differential voltages ( $V_{ID}$ ) between A1 and A2 or B1 and B2, respectively. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal of each pair is positive with respect to the other.

J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



electrical characteristics (unless otherwise noted  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

| PARAMETER  | TEST FIGURE | TEST CONDITIONS  | MIN    | TYP† | MAX  | UNIT          |    |
|--|-------------|--|--------|------|------|---------------|----|
| $V_T$ Differential input threshold voltage (see Note 3)    | 7           | $V_{ref} = 15\text{ mV}$   | SN7522 | 11   | 15   | 19            | mV |
|  |             |  | SN7523 | 8    | 15   | 22            |    |
|  |             | $V_{ref} = 40\text{ mV}$   | SN7522 | 36   | 40   | 44            |    |
|  |             |  | SN7523 | 33   | 40   | 47            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4)    | none        | $V_{ref} = 40\text{ mV}$ , $V_I(S) = V_{IH}$<br>Common-mode input pulse:<br>$t_r < 15\text{ ns}$ , $t_f < 15\text{ ns}$ , $t_w = 50\text{ ns}$ |        | ±2.5 |      | V             |    |
| $I_{IB}$ Differential-input bias current                   | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$  |        | 30   | 75   | $\mu\text{A}$ |    |
| $I_{IO}$ Differential-input offset current                 | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$  |        | 0.5  |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe and gate inputs) | 8           |  | 2      |      |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe and gate inputs)  | 8           |  |        |      | 0.8  | V             |    |
| $V_{OH}$ High-level output voltage                         | 8           | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$  | 2.4    | 4    |      | V             |    |
| $V_{OL}$ Low-level output voltage                          | 8           | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OL} = 16\text{ mA}$   |        | 0.25 | 0.4  | V             |    |
| $I_{IH}$ High-level input current (strobe and gate inputs) | 9           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 2.4\text{ V}$   |        |      | 40   | $\mu\text{A}$ |    |
|  |             | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 5.25\text{ V}$  |        |      | 1    | mA            |    |
| $I_{IL}$ Low-level input current (strobe and gate inputs)  | 9           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IL} = 0.4\text{ V}$   |        | -1   | -1.6 | mA            |    |
| $I_{OH}$ High-level output current                         | 10          | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $V_O = 5.25\text{ V}$   |        |      | 250  | $\mu\text{A}$ |    |
| $I_{OS}$ Short-circuit output current                      | 11          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$   | -2.1   |      | -3.5 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                    | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$  |        | 27   | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                    | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$  |        | -15  | -20  | mA            |    |

†All typical values are at  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

NOTES: 3. The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

# TYPES SN7522, SN7523

## DUAL-CHANNEL SENSE AMPLIFIERS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_{ext} \geq 100\text{ pF}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |                |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|----------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT     | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH(D)}$            | A1-A2 OR B1-B2 | Y         | 35          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 20  |     |     | ns   |
| $t_{PHL(D)}$            |                |           |             |  | 30  | 45  |     |      |
| $t_{PLH(S)}$            | STROBE A OR B  | Y         | 35          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 20  |     |     | ns   |
| $t_{PHL(S)}$            |                |           |             |  | 20  | 40  |     |      |
| $t_{PLH(G)}$            | GATE           | Y         | 36          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 10  |     |     | ns   |
| $t_{PHL(G)}$            |                |           |             |  | 15  | 25  |     |      |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_{ext} \geq 100\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER      | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|----------------|---|-----|-----|-----|------|
| $t_{orD}$      | Differential-input overload recovery time<br>(see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$   |     | 20  |     | ns   |
| $t_{orC}$      | Common-mode-input overload recovery time<br>(see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc(min)}$ | Minimum cycle time  |     | 200 |     | ns   |

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential input-overload signal prior to the strobe-enable signal.  
6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

### schematic



# TYPES SN7524, SN7525

## DUAL SENSE AMPLIFIERS


FUNCTION TABLE

| INPUTS |   | OUTPUT |  |
|--------|---|--------|--|
| A      | S | W      |  |
| H      | H | H      |  |
| L      | X | L      |  |
| X      | L | L      |  |

### definition of logic levels

| INPUT | H                     | L                     | X          |
|-------|-----------------------|-----------------------|------------|
| A†    | $V_{ID} > V_{T \max}$ | $V_{ID} < V_{T \min}$ | Irrelevant |
| S     | $V_I > V_{IH \min}$   | $V_I < V_{IL \max}$   | Irrelevant |

†A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.



NC—No internal connection

### electrical characteristics (unless otherwise noted $V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN    | TYP†      | MAX  | UNIT          |    |
|---|-------------|--|--------|-----------|------|---------------|----|
| $V_T$ Differential-input threshold voltage (see Note 3) | 12          | $V_{ref} = 15\text{ mV}$   | SN7524 | 11        | 15   | 19            | mV |
|   |             |  | SN7525 | 8         | 15   | 22            |    |
|   |             | $V_{ref} = 40\text{ mV}$   | SN7524 | 36        | 40   | 44            |    |
|   |             |  | SN7525 | 33        | 40   | 47            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4) | none        | $V_{ref} = 40\text{ mV}$ , $V_I(S) = V_{IH}$<br>Common-Mode Input Pulse:<br>$t_r \leq 15\text{ ns}$ , $t_f \leq 15\text{ ns}$ , $t_w = 50\text{ ns}$ |        | $\pm 2.5$ |      | V             |    |
| $I_{IB}$ Differential-input bias current                | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$  |        | 30        | 75   | $\mu\text{A}$ |    |
| $I_{IO}$ Differential-input offset current              | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$  |        | 0.5       |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe inputs)       | 13          |  | 2      |           |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe inputs)        | 13          |  |        |           | 0.8  | V             |    |
| $V_{OH}$ High-level output voltage                      | 13          | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$  | 2.4    | 4         |      | V             |    |
| $V_{OL}$ Low-level output voltage                       | 13          | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OL} = 16\text{ mA}$   |        | 0.25      | 0.4  | V             |    |
| $I_{IH}$ High-level input current (strobe inputs)       | 14          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 2.4\text{ V}$   |        |           | 40   | $\mu\text{A}$ |    |
|   |             | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 5.25\text{ V}$  |        |           | 1    | mA            |    |
| $I_{IL}$ Low-level input current (strobe inputs)        | 14          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IL} = 0.4\text{ V}$   |        | -1        | -1.6 | mA            |    |
| $I_{OS}$ Short-circuit output current                   | 15          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$   | -2.1   |           | -3.5 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                 | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$  |        | 25        | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                 | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$  | -15    |           | -20  | mA            |    |

†All typical values are at  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

- NOTES: 3. The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.
4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

# TYPES SN7524, SN7525 DUAL SENSE AMPLIFIERS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_{ext} \geq 100\text{ pF}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |            |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH(D)}$            | A1-A2      | W         | 37          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25  | 40  | ns  |      |
| $t_{PLH(S)}$            |            |           |             |  | 20  |     |     |      |
| $t_{PLH(S)}$            | STROBE     | W         | 37          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  | 30  | ns  |      |
| $t_{PHL(S)}$            |            |           |             |  | 20  |     |     |      |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $C_{ext} \geq 100\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER      | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|----------------|---|-----|-----|-----|------|
| $t_{orD}$      | Differential-input overload recovery time<br>(see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$   |     | 20  |     | ns   |
| $t_{orC}$      | Common-mode-input overload recovery time<br>(see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc(min)}$ | Minimum cycle time  |     | 200 |     | ns   |

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.  
6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

## schematic



# TYPES SN7526, SN7527

## DUAL-CHANNEL SENSE AMPLIFIERS WITH OUTPUT DATA REGISTERS

FUNCTION TABLE

| INPUTS AT TIME OF STROBE TRANSITION |   |                |                | OUTPUTS   |           |
|-------------------------------------|---|----------------|----------------|-----------|-----------|
| A                                   | B | S <sub>A</sub> | S <sub>B</sub> | Q         | $\bar{Q}$ |
| H                                   | X | ↑              | L              | H         | L         |
| H                                   | X | ↑              | ↑              | H         | L         |
| X                                   | H | L              | ↑              | H         | L         |
| X                                   | H | ↑              | ↑              | H         | L         |
| L                                   | L | ↑              | ↑              | L         | H         |
| L                                   | X | ↑              | L              | L         | H         |
| X                                   | L | L              | ↑              | L         | H         |
| X                                   | X | H              | ↑              | No Change | No Change |
| X                                   | X | ↑              | H              | No Change | No Change |

NOTES: A, H = high level (steady state), L = low level (steady state), ↑ = transition from low level to high level, X = irrelevant.  
 B, Information at the inputs is transferred to the outputs on the positive-going edge of the strobe pulse.


### definition of logic levels

| INPUT                            | H                        | L                        |
|----------------------------------|--------------------------|--------------------------|
| A or B†                          | $V_{ID} \geq V_{T \max}$ | $V_{ID} \leq V_{T \min}$ |
| S <sub>A</sub> or S <sub>B</sub> | $V_I \geq V_{IH \min}$   | $V_I \leq V_{IL \max}$   |

† A and B are differential voltages ( $V_{ID}$ ) between A1 and A2 or B1 and B2, respectively. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal of each pair is positive with respect to the other.

JORN

DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: Low input to preset sets Q to high level. Low input to clear resets Q to low level. Preset and clear dominate all other inputs.

NC—No internal connection

### recommended operating conditions<sup>¶</sup>

|   | MIN | MAX | UNIT |
|---|-----|-----|------|
| Width of clear or preset pulse, $t_w$           | 30  |     | ns   |
| Width of strobe pulse, $t_w$                    | 30  |     | ns   |
| Input setup time, $t_{\text{setup}}^{\diamond}$ | 20  |     | ns   |
| Input hold time, $t_{\text{hold}}^{\square}$    | 5   |     | ns   |

electrical characteristics (unless otherwise noted  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

| PARAMETER   | TEST FIGURE | TEST CONDITIONS   | MIN   | TYP <sup>‡</sup> | MAX | UNIT          |      |
|---|-------------|---|---|------------------|-----|---------------|------|
| $V_T$ Differential input threshold voltage (see Note 3)               | 16          | $V_{\text{ref}} = 15 \text{ mV}$  |   | 11               | 15  | 19            | mV   |
|   |             |   | SN7526  | 8                | 15  | 22            |      |
|   |             | $V_{\text{ref}} = 40 \text{ mV}$  |   | 36               | 40  | 44            |      |
| $V_{\text{ICF}}$ Common-mode input firing voltage (see Note 4)        | none        | $V_{\text{ref}} = 40 \text{ mV}$ , $V_{I(S)} = V_{IH}$  |   | $\pm 2.5$        |     | V             |      |
|   |             | Common-Mode Input Pulse:<br>$t_r \leq 15 \text{ ns}$ , $t_f \leq 15 \text{ ns}$ , $t_w = 50 \text{ ns}$ |   |                  |     |               |      |
| $I_{IB}$ Differential input bias current                              | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$                                 |   | 30               | 75  | $\mu\text{A}$ |      |
| $I_{IO}$ Differential input offset current                            | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$                                 |   | 0.5              |     | $\mu\text{A}$ |      |
| $V_{IH}$ High-level input voltage at strobe, preset, and clear inputs | 17          |   | 2   |                  |     | V             |      |
| $V_{IL}$ Low-level input voltage at strobe, preset, and clear inputs  | 17          |   |   |                  | 0.8 | V             |      |
| $V_{OH}$ High-level output voltage                                    | 17          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$                  | 2.4   | 3.6              |     | V             |      |
| $V_{OL}$ Low-level output voltage                                     | 17          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OL} = 16 \text{ mA}$                     | 0.26  |                  | 0.4 | V             |      |
| $I_{IH}$ High-level input current                                     | 19          | clear and strobe inputs   |   |                  | 80  | $\mu\text{A}$ |      |
|   |             | preset input  |   |                  | 120 |               |      |
|   |             | clear and strobe inputs   | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 2.4 \text{ V}$ |                  |     | 2             | mA   |
| $I_{IL}$ Low-level input current                                      | 19          | clear and strobe inputs   |   |                  | 3   | mA            |      |
|   |             | preset input  |   |                  | -2  | -3.2          |      |
|   |             | clear and strobe inputs   | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$ |                  |     | -3            | -4.8 |
| $I_{OS}$ Short-circuit output current <sup>§</sup>                    | 18          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$  | -18   |                  | -57 | mA            |      |
| $I_{CC+}$ Supply current from $V_{CC+}$                               | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$                     | 27  |                  | 40  | mA            |      |
| $I_{CC-}$ Supply current from $V_{CC-}$                               | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$                     | -10   |                  | -20 | mA            |      |

<sup>¶</sup> These are in addition to the recommended operating conditions previously given for Series 7520. See waveforms in Figure 38.

<sup>◇</sup> Setup time is the interval immediately preceding the positive-going edge of the strobe pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

<sup>□</sup> Hold time is the interval immediately following the positive-going edge of the strobe pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

<sup>‡</sup> All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.



# TYPES SN7526, SN7527

## DUAL-CHANNEL SENSE AMPLIFIERS WITH OUTPUT DATA REGISTERS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |                       |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|-----------------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT            | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH}(SQ)$           | STROBE $S_A$ or $S_B$ | Q         | 38          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25  | 45  | ns  |      |
| $t_{PHL}(SQ)$           |                       | $\bar{Q}$ |             |  | 30  | 45  |     |      |
| $t_{PLH}(S\bar{Q})$     | STROBE $S_A$ or $S_B$ | $\bar{Q}$ | 38          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25  | 45  | ns  |      |
| $t_{PHL}(S\bar{Q})$     |                       | Q         |             |  | 30  | 45  |     |      |
| $t_{PLH}(CQ)$           | CLEAR                 | Q         | 38          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  | 25  | ns  |      |
| $t_{PHL}(CQ)$           |                       | $\bar{Q}$ |             |  | 20  | 40  |     |      |
| $t_{PLH}(PQ)$           | PRESET                | Q         | 38          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 15  | 25  | ns  |      |
| $t_{PHL}(PQ)$           |                       | $\bar{Q}$ |             |  | 20  | 40  |     |      |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER             | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-----------------------|--|-----|-----|-----|------|
| $t_{orD}$             | Differential-input overload recovery time (see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$   |     | 20  |     | ns   |
| $t_{orC}$             | Common-mode-input overload recovery time (see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc}(\text{min})$ | Minimum cycle time   |     | 200 |     | ns   |

- NOTES:
- The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.
  - Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.
  - Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

### schematic



# TYPES SN7528, SN7529

## DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

FUNCTION TABLE


| INPUTS |   | OUTPUT |  |
|--------|---|--------|--|
| A      | S | W      |  |
| H      | H | H      |  |
| L      | X | L      |  |
| X      | L | L      |  |

### definition of logic levels

| INPUT | H                          | L                          | X          |
|-------|----------------------------|----------------------------|------------|
| A†    | $V_{ID} > V_T \text{ max}$ | $V_{ID} < V_T \text{ min}$ | Irrelevant |
| S     | $V_I > V_{IH} \text{ min}$ | $V_I < V_{IL} \text{ max}$ | Irrelevant |

†A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.

J O R N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



### electrical characteristics (unless otherwise noted $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 0^\circ \text{C}$ to $70^\circ \text{C}$ )

| PARAMETER   | TEST FIGURE | TEST CONDITIONS   | MIN    | TYP†      | MAX  | UNIT          |    |
|---|-------------|---|--------|-----------|------|---------------|----|
| $V_T$ Differential-input threshold voltage (see Note 3) | 20          | $V_{ref} = 15 \text{ mV}$   | SN7528 | 11        | 15   | 19            | mV |
|   |             |   | SN7529 | 8         | 15   | 22            |    |
|   |             | $V_{ref} = 40 \text{ mV}$   | SN7528 | 36        | 40   | 44            |    |
|   |             |   | SN7529 | 33        | 40   | 47            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4) | none        | $V_{ref} = 40 \text{ mV}$ , $V_{I(S)} = V_{IH}$<br><i>Common-Mode Input Pulse:</i><br>$t_r \leq 15 \text{ ns}$ , $t_f \leq 15 \text{ ns}$ , $t_w = 50 \text{ ns}$ |        | $\pm 2.5$ |      | V             |    |
| $I_{IB}$ Differential-input bias current                | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$   |        | 30        | 75   | $\mu\text{A}$ |    |
| $I_{IO}$ Differential-input offset current              | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$   |        | 0.5       |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe inputs)       | 21          |   |        | 2         |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe inputs)        | 21          |   |        |           | 0.8  | V             |    |
| $V_{OH}$ High-level output voltage                      | 21          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$  | 2.4    | 4         |      | V             |    |
| $V_{OL}$ Low-level output voltage                       | 21          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OL} = 16 \text{ mA}$   |        | 0.25      | 0.4  | V             |    |
| $I_{IH}$ High-level input current (strobe inputs)       | 22          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 2.4 \text{ V}$   |        |           | 40   | $\mu\text{A}$ |    |
|   |             | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 5.25 \text{ V}$  |        |           | 1    | mA            |    |
| $I_{IL}$ Low-level input current (strobe inputs)        | 22          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$   |        | -1        | -1.6 | mA            |    |
| $I_{OS}$ Short-circuit output current                   | 23          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$  | -2.1   |           | -3.5 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                 | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ \text{C}$  |        | 25        | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                 | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ \text{C}$  | -15    |           | -20  | mA            |    |

†All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

- NOTES:
- The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.
  - Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

# TYPES SN7528, SN7529

## DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

Switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PROPAGATION DELAY TIMES |            |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH(D)}$            | A1-A2      | W         | 39          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ |     | 25  | 40  | ns   |
| $t_{PHL(D)}$            |            |           |             |  |     |     |     |      |
| $t_{PLH(S)}$            | STROBE     | W         | 39          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ |     | 15  | 30  | ns   |
| $t_{PHL(S)}$            |            |           |             |  |     |     |     |      |


Typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER      | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|----------------|--|-----|-----|-----|------|
| $t_{orD}$      | Differential-input overload recovery time (see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_f = 20\text{ ns}$         |     | 20  |     | ns   |
| $t_{orC}$      | Common-mode-input overload recovery time (see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc(min)}$ | Minimum cycle time   |     | 200 |     | ns   |

NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.

6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

Schematic



# TYPES SN75232, SN75233

## DUAL SENSE AMPLIFIERS


FUNCTION TABLE

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | S | W      |
| H      | H | L      |
| L      | X | H      |
| X      | L | H      |

### definition of logic levels

| INPUT | H                        | L                        | X          |
|-------|--------------------------|--------------------------|------------|
| A†    | $V_{ID} \geq V_{T \max}$ | $V_{ID} \leq V_{T \min}$ | Irrelevant |
| S     | $V_I > V_{IH \min}$      | $V_I \leq V_{IL \max}$   | Irrelevant |

†A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.



NC—No internal connection

electrical characteristics (unless otherwise noted  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN     | TYP†      | MAX  | UNIT          |    |
|---|-------------|--|---------|-----------|------|---------------|----|
| $V_T$ Differential-input threshold voltage (see Note 3) | 24          | $V_{ref} = 15 \text{ mV}$  | SN75232 | 11        | 15   | 19            | mV |
|   |             |  | SN75233 | 8         | 15   | 22            |    |
|   |             | $V_{ref} = 40 \text{ mV}$  | SN75232 | 36        | 40   | 44            |    |
|   |             |  | SN75233 | 33        | 40   | 47            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4) | none        | $V_{ref} = 40 \text{ mV}$ , $V_{I(S)} = V_{IH}$<br>Common-Mode Input Pulse:<br>$t_r \leq 15 \text{ ns}$ , $t_f \leq 15 \text{ ns}$ , $t_w = 50 \text{ ns}$ |         | $\pm 2.5$ |      | V             |    |
| $I_B$ Differential-input bias current                   | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$  |         | 30        | 75   | $\mu\text{A}$ |    |
| $I_{IO}$ Differential-input offset current              | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$  |         | 0.5       |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe inputs)       | 25          |  | 2       |           |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe inputs)        | 25          |  |         |           | 0.8  | V             |    |
| $I_{OH}$ High-level output current                      | 25          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $V_{OH} = 5.25 \text{ V}$   |         |           | 250  | $\mu\text{A}$ |    |
| $V_{OL}$ Low-level output voltage                       | 25          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OL} = 16 \text{ mA}$  |         | 0.25      | 0.4  | V             |    |
| $I_{IH}$ High-level input current (strobe inputs)       | 26          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 2.4 \text{ V}$  |         |           | 40   | $\mu\text{A}$ |    |
|   |             | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 5.25 \text{ V}$   |         |           | 1    | mA            |    |
| $I_{IL}$ Low-level input current (strobe inputs)        | 26          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$  |         | -1        | -1.6 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                 | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$  |         | 25        | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                 | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$  |         | -15       | -20  | mA            |    |

NOTES: 3. The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

†All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# TYPES SN75232, SN75233 DUAL SENSE AMPLIFIERS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |            |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH(D)}$            | A1-A2      | W         | 40          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ |     | 25  | 40  | ns   |
| $t_{PHL(D)}$            |            |           |             |  |     |     |     |      |
| $t_{PLH(S)}$            | STROBE     | W         | 40          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ |     | 25  | 30  | ns   |
| $t_{PHL(S)}$            |            |           |             |  |     |     |     |      |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER      | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|----------------|--|-----|-----|-----|------|
| $t_{orD}$      | Differential-input overload recovery time (see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$   |     | 20  |     | ns   |
| $t_{orC}$      | Common-mode-input overload recovery time (see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc(min)}$ | Minimum cycle time   |     | 200 |     | ns   |

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.  
6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

## schematic



# TYPES SN75234, SN75235

## DUAL SENSE AMPLIFIERS


FUNCTION TABLE

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | S | W      |
| H      | H | L      |
| L      | X | H      |
| X      | L | H      |

### definition of logic levels

| INPUT | H                        | L                     | X          |
|-------|--------------------------|-----------------------|------------|
| A†    | $V_{ID} \geq V_{T \max}$ | $V_{ID} < V_{T \min}$ | Irrelevant |
| S     | $V_I \geq V_{IH \min}$   | $V_I < V_{IL \max}$   | Irrelevant |

†A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.



### electrical characteristics (unless otherwise noted $V_{CC+} = 5\text{ V}$ , $V_{CC-} = -5\text{ V}$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER   | TEST FIGURE | TEST CONDITIONS  | MIN     | TYP† | MAX  | UNIT          |    |
|---|-------------|--|---------|------|------|---------------|----|
| $V_T$ Differential-input threshold voltage (see Note 3) | 24          | $V_{ref} = 15\text{ mV}$   | SN75234 | 11   | 15   | 19            | mV |
|   |             |  | SN75235 | 8    | 15   | 22            |    |
|   |             | $V_{ref} = 40\text{ mV}$   | SN75234 | 36   | 40   | 44            |    |
|   |             |  | SN75235 | 33   | 40   | 47            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4) | none        | $V_{ref} = 40\text{ mV}$ , $V_I(S) = V_{IH}$<br>Common-Mode Input Pulse:<br>$t_r \leq 15\text{ ns}$ , $t_f \leq 15\text{ ns}$ , $t_w = 50\text{ ns}$ |         | ±2.5 |      | V             |    |
| $I_{IB}$ Differential-input bias current                | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$  |         | 30   | 75   | $\mu\text{A}$ |    |
| $I_{IO}$ Differential-input offset current              | 2           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{ID} = 0$  |         | 0.5  |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe inputs)       | 25          |  |         | 2    |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe inputs)        | 25          |  |         |      | 0.8  | V             |    |
| $V_{OH}$ High-level output voltage                      | 25          | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$  | 2.4     | 4    |      | V             |    |
| $V_{OL}$ Low-level output voltage                       | 25          | $V_{CC+} = 4.75\text{ V}$ , $V_{CC-} = -4.75\text{ V}$ , $I_{OL} = 16\text{ mA}$   |         | 0.25 | 0.4  | V             |    |
| $I_{IH}$ High-level input current (strobe inputs)       | 26          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 2.4\text{ V}$   |         |      | 40   | $\mu\text{A}$ |    |
|   |             | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IH} = 5.25\text{ V}$  |         |      | 1    | mA            |    |
| $I_{IL}$ Low-level input current (strobe inputs)        | 26          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $V_{IL} = 0.4\text{ V}$   |         | -1   | -1.6 | mA            |    |
| $I_{OS}$ Short-circuit output current                   | 27          | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$   | -2.1    |      | -3.5 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                 | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$  |         | 25   | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                 | 6           | $V_{CC+} = 5.25\text{ V}$ , $V_{CC-} = -5.25\text{ V}$ , $T_A = 25^\circ\text{C}$  |         | -15  | -20  | mA            |    |

†All typical values are at  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

- NOTES: 3. The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.
4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

# TYPES SN75234, SN75235 DUAL SENSE AMPLIFIERS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |            |           | TEST FIGURE | TEST CONDITIONS                            | MIN | TYP | MAX | UNIT |
|-------------------------|------------|-----------|-------------|--|-----|-----|-----|------|
| SYMBOL                  | FROM INPUT | TO OUTPUT |             |  |     |     |     |      |
| $t_{PLH}(D)$            | A1-A2      | W         | 40          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25  | 25  | 40  | ns   |
| $t_{PHL}(D)$            |            |           |             |  |     |     |     |      |
| $t_{PLH}(S)$            | STROBE     | W         | 40          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25  | 15  | 30  | ns   |
| $t_{PHL}(S)$            |            |           |             |  |     |     |     |      |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER             | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|-----------------------|---|-----|-----|-----|------|
| $t_{orD}$             | Differential-input overload recovery time<br>(see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$   |     | 20  |     | ns   |
| $t_{orC}$             | Common-mode-input overload recovery time<br>(see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc}(\text{min})$ | Minimum cycle time  |     | 200 |     | ns   |

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.  
6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

## schematic



# TYPES SN75238, SN75239

## DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

FUNCTION TABLE


| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | S | W      |
| H      | H | L      |
| L      | X | H      |
| X      | L | H      |

### definition of logic levels

| INPUT | H                             | L                          | X          |
|-------|-------------------------------|----------------------------|------------|
| A†    | $V_{ID} \geq V_T \text{ max}$ | $V_{ID} < V_T \text{ min}$ | Irrelevant |
| S     | $V_I \geq V_{IH} \text{ min}$ | $V_I < V_{IL} \text{ max}$ | Irrelevant |

†A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.

J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



### electrical characteristics (unless otherwise noted $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ )

| PARAMETER   | TEST FIGURE | TEST CONDITIONS   | MIN     | TYP† | MAX  | UNIT          |    |
|---|-------------|---|---------|------|------|---------------|----|
| $V_T$ Differential-input threshold voltage (see Note 3) | 28          | $V_{ref} = 15 \text{ mV}$   | SN75238 | 11   | 15   | 19            | mV |
|   |             |   | SN75239 | 8    | 15   | 22            |    |
|   |             | $V_{ref} = 40 \text{ mV}$   | SN75238 | 36   | 40   | 44            |    |
| $V_{ICF}$ Common-mode input firing voltage (see Note 4) | none        | $V_{ref} = 40 \text{ mV}$ , $V_{I(S)} = V_{IH}$<br><i>Common-Mode Input Pulse:</i><br>$t_r \leq 15 \text{ ns}$ , $t_f \leq 15 \text{ ns}$ , $t_w = 50 \text{ ns}$ |         | ±2.5 |      | V             |    |
| $I_{IB}$ Differential-input bias current                | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$   |         | 30   |      | $\mu\text{A}$ |    |
| $I_{IO}$ Differential-input offset current              | 2           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{ID} = 0$   |         | 0.5  |      | $\mu\text{A}$ |    |
| $V_{IH}$ High-level input voltage (strobe inputs)       | 29          |   | 2       |      |      | V             |    |
| $V_{IL}$ Low-level input voltage (strobe inputs)        | 29          |   |         |      | 0.8  | V             |    |
| $V_{OH}$ High-level output voltage                      | 29          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$  | 2.4     | 4    |      | V             |    |
| $V_{OL}$ Low-level output voltage                       | 29          | $V_{CC+} = 4.75 \text{ V}$ , $V_{CC-} = -4.75 \text{ V}$ , $I_{OL} = 16 \text{ mA}$   |         | 0.25 | 0.4  | V             |    |
| $I_{IH}$ High-level input current (strobe inputs)       | 30          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 2.4 \text{ V}$   |         |      | 40   | $\mu\text{A}$ |    |
|   |             | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IH} = 5.25 \text{ V}$  |         |      | 1    | mA            |    |
| $I_{IL}$ Low-level input current (strobe inputs)        | 30          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$   |         | -1   | -1.6 | mA            |    |
| $I_{OS}$ Short-circuit output current                   | 31          | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$  | -2.1    |      | -3.5 | mA            |    |
| $I_{CC+}$ Supply current from $V_{CC+}$                 | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$   |         | 25   | 40   | mA            |    |
| $I_{CC-}$ Supply current from $V_{CC-}$                 | 6           | $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ , $T_A = 25^\circ\text{C}$   |         | -15  | -20  | mA            |    |

†All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

- NOTES:
- The differential-input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the output of the sense amplifier to the logic gate threshold voltage level.
  - Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.



# TYPES SN75238, SN75239

## DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


| PROPAGATION DELAY TIMES |            |           | TEST FIGURE | TEST CONDITIONS                            | MIN   | TYP | MAX | UNIT |
|-------------------------|------------|-----------|-------------|--|-------|-----|-----|------|
| SYMBOL                  | FROM INPUT | TO OUTPUT |             |  |       |     |     |      |
| $t_{PLH(D)}$            | A1–A2      | W         | 41          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25    |     |     | ns   |
| $t_{PHL(D)}$            |            |           |             |  | 25 40 |     |     | ns   |
| $t_{PLH(S)}$            | STROBE     | W         | 41          | $C_L = 15\text{ pF}$ , $R_L = 288\ \Omega$ | 25    |     |     | ns   |
| $t_{PHL(S)}$            |            |           |             |  | 15 30 |     |     | ns   |

typical recovery and cycle times,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER      | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|----------------|---|-----|-----|-----|------|
| $t_{orD}$      | Differential-input overload recovery time<br>(see Note 5)<br><i>Differential Input Pulse:</i><br>$V_{ID} = 2\text{ V}$ , $t_f = 20\text{ ns}$         |     | 20  |     | ns   |
| $t_{orC}$      | Common-mode-input overload recovery time<br>(see Note 6)<br><i>Common-Mode Input Pulse:</i><br>$V_{IC} = \pm 2\text{ V}$ , $t_r = t_f = 20\text{ ns}$ |     | 20  |     | ns   |
| $t_{cyc(min)}$ | Minimum cycle time  |     | 200 |     | ns   |

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.  
6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.


schematic



# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits†



TEST TABLE

| CIRCUIT TYPE | INPUTS         | $V_{ref}$ | $V_{ID}$     | OUTPUT Y     |                |          | OUTPUT Z     |                |          |
|--------------|----------------|-----------|--------------|--------------|----------------|----------|--------------|----------------|----------|
|              |                |           |              | $V_O$        | $I_{OH}$       | $I_{OL}$ | $V_O$        | $I_{OH}$       | $I_{OL}$ |
| SN7520       | A1-A2 or B1-B2 | 15 mV     | $\leq 11$ mV | $\leq 0.4$ V |                | 16 mA    | $\geq 2.4$ V | $-400$ $\mu$ A |          |
|              | A1-A2 or B1-B2 | 15 mV     | $\geq 19$ mV | $\geq 2.4$ V | $-400$ $\mu$ A |          | $\leq 0.4$ V |                | 16 mA    |
|              | A1-A2 or B1-B2 | 40 mV     | $\leq 36$ mV | $\leq 0.4$ V |                | 16 mA    | $\geq 2.4$ V | $-400$ $\mu$ A |          |
| SN7521       | A1-A2 or B1-B2 | 40 mV     | $\geq 44$ mV | $\geq 2.4$ V | $-400$ $\mu$ A |          | $\leq 0.4$ V |                | 16 mA    |
|              | A1-A2 or B1-B2 | 15 mV     | $\leq 8$ mV  | $\leq 0.4$ V |                | 16 mA    | $\geq 2.4$ V | $-400$ $\mu$ A |          |
|              | A1-A2 or B1-B2 | 15 mV     | $\geq 22$ mV | $\geq 2.4$ V | $-400$ $\mu$ A |          | $\leq 0.4$ V |                | 16 mA    |
|              | A1-A2 or B1-B2 | 40 mV     | $\leq 33$ mV | $\leq 0.4$ V |                | 16 mA    | $\geq 2.4$ V | $-400$ $\mu$ A |          |
|              | A1-A2 or B1-B2 | 40 mV     | $\geq 47$ mV | $\geq 2.4$ V | $-400$ $\mu$ A |          | $\leq 0.4$ V |                | 16 mA    |


NOTE A: Each pair of differential inputs is tested separately with the other pair grounded.

FIGURE 1-V<sub>T</sub>

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits<sup>†</sup> (continued)



- NOTES: A. Each preamplifier is tested separately. Inputs not under test are grounded.  
 B.  $I_{IB} = I_{I(1)}$  or  $I_{I(2)}$  (limit applies to each);  $I_{IO} = I_{I(1)} - I_{I(2)}$ ;  $I_{I(1)}$  and  $I_{I(2)}$  are the currents into the two inputs of the pair under test.

**PIN CONNECTIONS (OTHER THAN THOSE SHOWN ABOVE)**

| CIRCUIT TYPES                         | 100 pF to GND           | APPLY V <sub>CC+</sub>                       | APPLY GND   | LEAVE OPEN                            | OTHER                           |
|---------------------------------------|-------------------------|--|---|---------------------------------------|---------------------------------|
| SN7520, SN7521                        | C <sub>ext</sub><br>(1) | G <sub>Y</sub> , G <sub>Z</sub><br>(14) (10) | S <sub>A</sub> , S <sub>B</sub><br>(15) (11)              | Y, Z<br>(13) (12)                     |                                 |
| SN7522, SN7523                        | C <sub>ext</sub><br>(1) | G<br>(14)                                    | S <sub>A</sub> , S <sub>B</sub> , GND 2<br>(15) (11) (13) |                                       | R <sub>L</sub> , Y<br>(10) (12) |
| SN7524, SN7525                        | C <sub>ext</sub><br>(1) |  | 1S, 2S, GND 2<br>(15) (11) (13)                           | 1W, 2W<br>(14) (12)                   |                                 |
| SN7526, SN7527                        |                         | PRESET, CLEAR<br>(10) (14)                   | S <sub>A</sub> , S <sub>B</sub><br>(15) (11)              | Q, Q̄<br>(12) (13)                    |                                 |
| SN7528, SN7529                        | C <sub>ext</sub><br>(1) |  | 1S, 2S<br>(14) (11)                                       | 1P, 2P, 1W, 2W<br>(15) (10) (13) (12) |                                 |
| SN75232, SN75233,<br>SN75234, SN75235 |                         |  | 1S, 2S, GND 2<br>(15) (11) (13)                           | 1W, 2W<br>(14) (12)                   |                                 |
| SN75238, SN75239                      |                         |  | 1S, 2S<br>(14) (11)                                       | 1P, 2P, 1W, 2W<br>(15) (10) (13) (12) |                                 |

FIGURE 2— $I_{IB}$ ,  $I_{IO}$

<sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520

## SENSE AMPLIFIERS

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)





FIGURE 3— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$



TEST TABLE


| TEST                  | INPUT A1 | INPUT B1 | STROBE SA | STROBE SB | GATE Gy  | GATE Gz  |
|-----------------------|----------|----------|-----------|-----------|----------|----------|
| $I_{iH}$ at STROBE SA | GND      | GND      | $V_{IH}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{iH}$ at STROBE SB | GND      | GND      | $V_{IL}$  | $V_{IH}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{iH}$ at GATE Gy   | $V_{ID}$ | $V_{ID}$ | $V_{IH}$  | $V_{IH}$  | $V_{IH}$ | $V_{IL}$ |
| $I_{iH}$ at GATE Gz   | GND      | GND      | $V_{IL}$  | $V_{IL}$  | $V_{IH}$ | $V_{IH}$ |
| $I_{iL}$ at STROBE SA | $V_{ID}$ | GND      | $V_{IL}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{iL}$ at STROBE SB | GND      | $V_{ID}$ | $V_{IL}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{iL}$ at GATE Gy   | GND      | GND      | $V_{IL}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{iL}$ at GATE Gz   | GND      | GND      | $V_{IL}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |

FIGURE 4— $I_{iH}$ ,  $I_{iL}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits† (continued)



**FIGURE 5— $I_{OS}$**

NOTE A: When testing  $I_{OS}(Y)$ , Pin 10 is open; when testing  $I_{OS}(Z)$ , Pin 10 is grounded.



**PIN CONNECTIONS (OTHER THAN THOSE SHOWN ABOVE)**

| CIRCUIT TYPES    | 100 pF to GND  | APPLY GND                       | LEAVE OPEN                             |
|------------------|----------------|---------------------------------|--|
| SN7520, SN7521   | $C_{ext}$<br>① | $G_Y, G_Z, S_A, S_B$<br>⑭ ⑩ ⑮ ⑪ | $Y, Z$<br>⑬ ⑫                          |
| SN7522, SN7523   | $C_{ext}$<br>① | $G, S_A, S_B, GND 2$<br>⑭ ⑮ ⑪ ⑬ | $R_L, V$<br>⑩ ⑫                        |
| SN7524, SN7525   | $C_{ext}$<br>① | $1S, 2S, GND 2$<br>⑮ ⑪ ⑬        | $1W, 2W$<br>⑭ ⑫                        |
| SN7526, SN7527   |                | $S_A, S_B$<br>⑮ ⑪               | PRESET, CLEAR, Q, $\bar{Q}$<br>⑩ ⑭ ⑬ ⑮ |
| SN7528, SN7529   | $C_{ext}$<br>① | $1S, 2S$<br>⑭ ⑪                 | $1P, 2P, 1W, 2W$<br>⑮ ⑩ ⑬ ⑫            |
| SN75234, SN75235 |                | $1S, 2S, GND 2$<br>⑮ ⑪ ⑬        | $1W, 2W$<br>⑭ ⑫                        |
| SN75238, SN75239 |                | $1S, 2S$<br>⑭ ⑪                 | $1P, 2P, 1W, 2W$<br>⑮ ⑩ ⑬ ⑫            |


**FIGURE 6— $I_{CC+}, I_{CC-}$**

Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**SERIES 7520  
SENSE AMPLIFIERS**

**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits† (continued)




**TEST TABLE**

| CIRCUIT TYPE | INPUTS         | $V_{ref}$ | $V_{ID}$     | OUTPUT       |              |          |
|--------------|----------------|-----------|--------------|--------------|--------------|----------|
|              |                |           |              | $V_O$        | $I_{OH}$     | $I_{OL}$ |
| SN7522       | A1-A2 or B1-B2 | 15 mV     | $\leq 11$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |
|              | A1-A2 or B1-B2 | 15 mV     | $\geq 19$ mV | $\leq 0.4$ V |              | 16 mA    |
|              | A1-A2 or B1-B2 | 40 mV     | $\leq 36$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |
|              | A1-A2 or B1-B2 | 40 mV     | $\geq 44$ mV | $\leq 0.4$ V |              | 16 mA    |
| SN7523       | A1-A2 or B1-B2 | 15 mV     | $\leq 8$ mV  | $\geq 2.4$ V | $-400 \mu A$ |          |
|              | A1-A2 or B1-B2 | 15 mV     | $\geq 22$ mV | $\leq 0.4$ V |              | 16 mA    |
|              | A1-A2 or B1-B2 | 40 mV     | $\leq 33$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |
|              | A1-A2 or B1-B2 | 40 mV     | $\geq 47$ mV | $\leq 0.4$ V |              | 16 mA    |

NOTE A: Each pair of differential inputs is tested separately with the other pair grounded.

**FIGURE 7— $V_T$**




**FIGURE 8— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$**

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**


d-c test circuits† (continued)



**TEST TABLE**

| TEST                  | INPUT<br>A1 | INPUT<br>B1 | STROBE<br>SA | STROBE<br>SB | GATE<br>G |
|-----------------------|-------------|-------------|--------------|--------------|-----------|
| $I_{IH}$ at STROBE SA | GND         | GND         | $V_{IH}$     | $V_{IL}$     | $V_{IH}$  |
| $I_{IH}$ at STROBE SB | GND         | GND         | $V_{IH}$     | $V_{IH}$     | $V_{IH}$  |
| $I_{IH}$ at GATE      | $V_{ID}$    | $V_{ID}$    | $V_{IH}$     | $V_{IH}$     | $V_{IH}$  |
| $I_{IL}$ at STROBE SA | $V_{ID}$    | GND         | $V_{IL}$     | $V_{IL}$     | $V_{IH}$  |
| $I_{IL}$ at STROBE SB | GND         | $V_{ID}$    | $V_{IL}$     | $V_{IL}$     | $V_{IH}$  |
| $I_{IL}$ at GATE      | GND         | GND         | $V_{IL}$     | $V_{IL}$     | $V_{IL}$  |

**FIGURE 9— $I_{IH}$ ,  $I_{IL}$**



**FIGURE 10— $I_{OH}$**

Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)





FIGURE 11— $I_{OS}$



TEST TABLE

| CIRCUIT TYPE | INPUTS | $V_{ref}$ | $V_{ID}$     | OUTPUT       |              |          |
|--------------|--------|-----------|--------------|--------------|--------------|----------|
|              |        |           |              | $V_O$        | $I_{OH}$     | $I_{OL}$ |
| SN7524       | A1-A2  | 15 mV     | $\leq 11$ mV | $\leq 0.4$ V |              | 16 mA    |
|              | A1-A2  | 15 mV     | $\geq 19$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |
|              | A1-A2  | 40 mV     | $\leq 36$ mV | $\leq 0.4$ V |              | 16 mA    |
|              | A1-A2  | 40 mV     | $\geq 44$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |
| SN7525       | A1-A2  | 15 mV     | $\leq 8$ mV  | $\leq 0.4$ V |              | 16 mA    |
|              | A1-A2  | 15 mV     | $\geq 22$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |
|              | A1-A2  | 40 mV     | $\leq 33$ mV | $\leq 0.4$ V |              | 16 mA    |
|              | A1-A2  | 40 mV     | $\geq 47$ mV | $\geq 2.4$ V | $-400 \mu A$ |          |

NOTE A: Each pair of differential inputs is tested separately with its corresponding output.

FIGURE 12— $V_T$

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.



**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits† (continued)





FIGURE 13— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$



TEST TABLE

| TEST                  | INPUT 1A1 | INPUT 2A1 | STROBE 1S | STROBE 2S |
|-----------------------|-----------|-----------|-----------|-----------|
| $I_{iH}$ at STROBE 1S | GND       | GND       | $V_{IH}$  | $V_{IL}$  |
| $I_{iH}$ at STROBE 2S | GND       | GND       | $V_{IL}$  | $V_{IH}$  |
| $I_{iL}$ at STROBE 1S | $V_{ID}$  | GND       | $V_{IL}$  | $V_{IL}$  |
| $I_{iL}$ at STROBE 2S | GND       | $V_{ID}$  | $V_{IL}$  | $V_{IL}$  |

FIGURE 14— $I_{iH}$ ,  $I_{iL}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)





FIGURE 15— $I_{OS}$



TEST TABLE

| CIRCUIT TYPE | INPUTS         | $V_{ref}$ | $V_{ID}$     | OUTPUT Q     |                    |          | OUTPUT $\bar{Q}$ |                    |          |
|--------------|----------------|-----------|--------------|--------------|--------------------|----------|------------------|--------------------|----------|
|              |                |           |              | $V_O$        | $I_{OH}$           | $I_{OL}$ | $V_O$            | $I_{OH}$           | $I_{OL}$ |
| SN7526       | A1-A2 or B1-B2 | 15 mV     | $\leq 11$ mV | $\leq 0.4$ V |                    | 16 mA    | $\geq 2.4$ V     |                    | 16 mA    |
|              | A1-A2 or B1-B2 | 15 mV     | $> 19$ mV    | $\geq 2.4$ V | $-400 \mu\text{A}$ |          | $\leq 0.4$ V     | $-400 \mu\text{A}$ |          |
|              | A1-A2 or B1-B2 | 40 mV     | $\leq 36$ mV | $\leq 0.4$ V |                    | 16 mA    | $\geq 2.4$ V     |                    | 16 mA    |
|              | A1-A2 or B1-B2 | 40 mV     | $\geq 44$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          | $\leq 0.4$ V     | $-400 \mu\text{A}$ |          |
| SN7527       | A1-A2 or B1-B2 | 15 mV     | $\leq 8$ mV  | $\leq 0.4$ V |                    | 16 mA    | $\geq 2.4$ V     |                    | 16 mA    |
|              | A1-A2 or B1-B2 | 15 mV     | $\geq 22$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          | $\leq 0.4$ V     | $-400 \mu\text{A}$ |          |
|              | A1-A2 or B1-B2 | 40 mV     | $\leq 33$ mV | $\leq 0.4$ V |                    | 16 mA    | $\geq 2.4$ V     |                    | 16 mA    |
|              | A1-A2 or B1-B2 | 40 mV     | $\geq 47$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          | $\leq 0.4$ V     | $-400 \mu\text{A}$ |          |

NOTES: A. The strobe input pulse is supplied by a generator with the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5$  ns,  $t_W = 500$  ns, PRR = 1 MHz.

B. Each pair of differential inputs is tested separately with the other pair grounded.


C. Strobe input pulse is applied to Strobe A when inputs A1-A2 are being tested and to Strobe B when inputs B1-B2 are being tested. In each case, the other strobe input is grounded.

FIGURE 16— $V_T$


† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits† (continued)



**FIGURE 17— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$**



**TEST TABLE**

| PARAMETER                    | PRESET   | CLEAR    |
|------------------------------|----------|----------|
| $I_{OS}$ at OUTPUT Q         | $V_{IL}$ | $V_{IH}$ |
| $I_{OS}$ at OUTPUT $\bar{Q}$ | $V_{IH}$ | $V_{IL}$ |


**FIGURE 18— $I_{OS}$**

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



TEST TABLE

| PARAMETER             | INPUT A1 | INPUT B1 | STROBE SA | STROBE SB | PRESET   | CLEAR    |
|-----------------------|----------|----------|-----------|-----------|----------|----------|
| $I_{IH}$ at STROBE SA | GND      | GND      | $V_{IH}$  | $V_{IL}$  | OPEN     | OPEN     |
| $I_{IH}$ at STROBE SB | GND      | GND      | $V_{IL}$  | $V_{IH}$  | OPEN     | OPEN     |
| $I_{IH}$ at PRESET    | GND      | $V_{ID}$ | $V_{IL}$  | NOTE B    | $V_{IH}$ | $V_{IH}$ |
| $I_{IH}$ at CLEAR     | GND      | GND      | $V_{IL}$  | NOTE B    | $V_{IH}$ | $V_{IH}$ |
| $I_{IL}$ at STROBE SA | $V_{ID}$ | GND      | $V_{IL}$  | $V_{IH}$  | OPEN     | OPEN     |
| $I_{IL}$ at STROBE SB | GND      | $V_{ID}$ | $V_{IH}$  | $V_{IL}$  | OPEN     | OPEN     |
| $I_{IL}$ at PRESET    | GND      | GND      | $V_{IL}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{IL}$ at PRESET    | $V_{ID}$ | GND      | $V_{IH}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |
| $I_{IL}$ at CLEAR     | $V_{ID}$ | GND      | $V_{IL}$  | $V_{IL}$  | $V_{IL}$ | $V_{IL}$ |


NOTES: A. Each input is tested separately.  
B. Momentary ground, then  $V_{IH}$ .

FIGURE 19— $I_{IH}$ ,  $I_{IL}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits† (continued)




**TEST TABLE**

| CIRCUIT TYPE | INPUTS | $V_{ref}$ | $V_{ID}$     | OUTPUT       |                    |          |
|--------------|--------|-----------|--------------|--------------|--------------------|----------|
|              |        |           |              | $V_O$        | $I_{OH}$           | $I_{OL}$ |
| SN7528       | A1-A2  | 15 mV     | $\leq 11$ mV | $\leq 0.4$ V |                    | 16 mA    |
|              | A1-A2  | 15 mV     | $\geq 19$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
|              | A1-A2  | 40 mV     | $\leq 36$ mV | $\leq 0.4$ V |                    | 16 mA    |
|              | A1-A2  | 40 mV     | $\geq 44$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
| SN7529       | A1-A2  | 15 mV     | $\leq 8$ mV  | $\leq 0.4$ V |                    | 16 mA    |
|              | A1-A2  | 15 mV     | $\geq 22$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
|              | A1-A2  | 40 mV     | $\leq 33$ mV | $\leq 0.4$ V |                    | 16 mA    |
|              | A1-A2  | 40 mV     | $\geq 47$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |

NOTE A: Each pair of inputs is tested separately with its corresponding output.

**FIGURE 20-V<sub>T</sub>**




**FIGURE 21-V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>**

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



TEST TABLE

| TEST                  | INPUT 1A1 | INPUT 2A1 | STROBE 1S | STROBE 2S |
|-----------------------|-----------|-----------|-----------|-----------|
| $I_{IH}$ at STROBE 1S | GND       | GND       | $V_{IH}$  | $V_{IL}$  |
| $I_{IH}$ at STROBE 2S | GND       | GND       | $V_{IL}$  | $V_{IH}$  |
| $I_{IL}$ at STROBE 1S | $V_{ID}$  | GND       | $V_{IL}$  | $V_{IL}$  |
| $I_{IL}$ at STROBE 2S | GND       | $V_{ID}$  | $V_{IL}$  | $V_{IL}$  |

FIGURE 22— $I_{IH}$ ,  $I_{IL}$





FIGURE 23— $I_{OS}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**

dc test circuits†



| CIRCUIT TYPE        | INPUTS | $V_{ref}$ | $V_{ID}$     | OUTPUTS          |                    |          |                  |                |          |
|---------------------|--------|-----------|--------------|------------------|--------------------|----------|------------------|----------------|----------|
|                     |        |           |              | SN75232, SN75233 |                    |          | SN75234, SN75235 |                |          |
|                     |        |           |              | $V_O$            | $I_{OH}$           | $I_{OL}$ | $V_O$            | $I_{OH}$       | $I_{OL}$ |
| SN75232,<br>SN75234 | A1-A2  | 15 mV     | $\leq 11$ mV | 5.25 V           | $\leq 250$ $\mu$ A |          | $\geq 2.4$ V     | $-400$ $\mu$ A |          |
|                     | A1-A2  | 15 mV     | $\geq 19$ mV | $\leq 0.4$ V     |                    | 16 mA    | $\leq 0.4$ V     |                | 16 mA    |
|                     | A1-A2  | 40 mV     | $\leq 36$ mV | 5.25 V           | $\leq 250$ $\mu$ A |          | $\geq 2.4$ V     | $-400$ $\mu$ A |          |
| SN75233,<br>SN75235 | A1-A2  | 40 mV     | $\geq 44$ mV | $\leq 0.4$ V     |                    | 16 mA    | $\leq 0.4$ V     |                | 16 mA    |
|                     | A1-A2  | 15 mV     | $\leq 8$ mV  | 5.25 V           | $\leq 250$ $\mu$ A |          | $\geq 2.4$ V     | $-400$ $\mu$ A |          |
|                     | A1-A2  | 15 mV     | $\geq 22$ mV | $\leq 0.4$ V     |                    | 16 mA    | $\leq 0.4$ V     |                | 16 mA    |
|                     | A1-A2  | 40 mV     | $\leq 33$ mV | 5.25 V           | $\leq 250$ $\mu$ A |          | $\geq 2.4$ V     | $-400$ $\mu$ A |          |
|                     | A1-A2  | 40 mV     | $\geq 47$ mV | $\leq 0.4$ V     |                    | 16 mA    | $\leq 0.4$ V     |                | 16 mA    |

NOTE A: Each pair of differential inputs is tested separately with its corresponding output.

FIGURE 24— $V_T$





FIGURE 25— $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $V_{OL}$

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



TEST TABLE

| TEST                  | INPUT 1A1 | INPUT 2A1 | STROBE 1S | STROBE 2S |
|-----------------------|-----------|-----------|-----------|-----------|
| $I_{IH}$ at STROBE 1S | GND       | GND       | $V_{IH}$  | $V_{IL}$  |
| $I_{IH}$ at STROBE 2S | GND       | GND       | $V_{IL}$  | $V_{IH}$  |
| $I_{IL}$ at STROBE 1S | $V_{ID}$  | GND       | $V_{IL}$  | $V_{IL}$  |
| $I_{IL}$ at STROBE 2S | GND       | $V_{ID}$  | $V_{IL}$  | $V_{IL}$  |

FIGURE 26— $I_{IH}$ ,  $I_{IL}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.





FIGURE 27— $I_{OS}$



**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits† (continued)




**TEST TABLE**

| CIRCUIT TYPE | INPUTS | $V_{ref}$ | $V_{ID}$     | OUTPUT       |                    |          |
|--------------|--------|-----------|--------------|--------------|--------------------|----------|
|              |        |           |              | $V_O$        | $I_{OH}$           | $I_{OL}$ |
| SN75238      | A1-A2  | 15 mV     | $\leq 11$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
|              | A1-A2  | 15 mV     | $> 19$ mV    | $\leq 0.4$ V |                    | 16 mA    |
|              | A1-A2  | 40 mV     | $\leq 36$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
|              | A1-A2  | 40 mV     | $\geq 44$ mV | $\leq 0.4$ V |                    | 16 mA    |
| SN75239      | A1-A2  | 15 mV     | $\leq 8$ mV  | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
|              | A1-A2  | 15 mV     | $\geq 22$ mV | $\leq 0.4$ V |                    | 16 mA    |
|              | A1-A2  | 40 mV     | $\leq 33$ mV | $\geq 2.4$ V | $-400 \mu\text{A}$ |          |
|              | A1-A2  | 40 mV     | $\geq 47$ mV | $\leq 0.4$ V |                    | 16 mA    |

NOTE A: Each pair of inputs is tested separately with its corresponding output.

**FIGURE 28— $V_T$**




**FIGURE 29— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$**

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



TEST TABLE

| TEST                  | INPUT 1A1 | INPUT 2A1 | STROBE 1S | STROBE 2S |
|-----------------------|-----------|-----------|-----------|-----------|
| $I_{IH}$ at STROBE 1S | GND       | GND       | $V_{IH}$  | $V_{IL}$  |
| $I_{IH}$ at STROBE 2S | GND       | GND       | $V_{IL}$  | $V_{IH}$  |
| $I_{IL}$ at STROBE 1S | $V_{ID}$  | GND       | $V_{IL}$  | $V_{IL}$  |
| $I_{IL}$ at STROBE 2S | GND       | $V_{ID}$  | $V_{IL}$  | $V_{IL}$  |

FIGURE 30— $I_{IH}$ ,  $I_{IL}$





FIGURE 31— $I_{OS}$


† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**PARAMETER MEASUREMENT INFORMATION**

**switching characteristics**



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**


- NOTES:**
- A. The pulse generators have the following characteristics: Z<sub>0</sub> = 50 Ω, t<sub>r</sub> = 15 ± 5 ns, t<sub>f</sub> = 15 ± 5 ns, t<sub>w1</sub> = 100 ns, t<sub>w2</sub> = 300 ns, and PRR = 1 MHz.
  - B. The strobe input pulse is applied to Strobe S<sub>A</sub> when inputs A1-A2 are being tested and to Strobe S<sub>B</sub> when inputs B1-B2 are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.

**FIGURE 32—SN7520/SN7521 PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS**


# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



TEST CIRCUIT




VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_w = 100 \text{ ns}$ , and  $\text{PRR} = 1 \text{ MHz}$ .  
B.  $C_L$  includes probe and jig capacitance.


FIGURE 33—SN7520/SN7521 PROPAGATION DELAY TIMES FROM GATE  $G_V$

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**



NOTES: A. The pulse generator has the following characteristics:  $Z_O = 50\text{ }\Omega$ ,  $t_r = 15 \pm 5\text{ ns}$ ,  $t_f = 15 \pm 5\text{ ns}$ ,  $t_w = 100\text{ ns}$ , and  $PRR = 1\text{ MHz}$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 34—SN7520/SN7521 PROPAGATION DELAY TIMES FROM GATE  $G_Z$**

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



### VOLTAGE WAVEFORMS

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50 \Omega$ ,  $t_r = t_f = 15 \pm 5$  ns,  $t_{w1} = 100$  ns,  $t_{w2} = 300$  ns, PRR = 1 MHz.


B. The strobe input pulse is applied to Strobe  $S_A$  when testing inputs A1-A2 and to Strobe  $S_B$  when testing inputs B1-B2.

C.  $C_L$  includes probe and jig capacitance.


**FIGURE 35—SN7522/SN7523 PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS**

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**


NOTES: A. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_w = 100 \text{ ns}$ , and  $\text{PRR} = 1 \text{ MHz}$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 36—SN7522/SN7523 PROPAGATION DELAY TIMES FROM GATE INPUT**


# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $\text{PRR} = 1 \text{ MHz}$ .

B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.


C.  $C_L$  includes probe and jig capacitance.

FIGURE 37—SN7524/SN7525 PROPAGATION DELAY TIMES




**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**



- NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_w = 50 \text{ ns}$ , and  $\text{PRR} = 1 \text{ MHz}$ .  
B. Each preamplifier is tested separately. Apply 40-mV pulse to input A1 when testing Strobe  $S_A$  and to B1 when testing Strobe  $S_B$ .  
C.  $C_L$  includes probe and jig capacitance.

**FIGURE 38—SN7526/SN7527 PROPAGATION DELAY TIMES**

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

### switching characteristics (continued)



NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $\text{PRR} = 1 \text{ MHz}$ .


B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.

C.  $C_L$  includes probe and jig capacitance.


FIGURE 39—SN7528/SN7529 PROPAGATION DELAY TIMES

**PARAMETER MEASUREMENT INFORMATION**

**switching characteristics (continued)**



**TEST CIRCUIT**



**VOLTAGE WAVEFORMS**



- NOTES:**
- A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $PRR = 1 \text{ MHz}$ .
  - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - C.  $C_L$  includes probe and jig capacitance.

**FIGURE 40—SN75232, SN75233, SN75234, and SN75235 PROPAGATION DELAY TIMES**

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION


### switching characteristics (continued)




- NOTES:**
- The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and  $\text{PRR} = 1 \text{ MHz}$ .
  - The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2S2 are being tested.
  - $C_L$  includes probe and jig capacitance.

**FIGURE 41—SN75238/SN75239 PROPAGATION DELAY TIMES**

**TYPICAL CHARACTERISTICS**




**FIGURE 42**




**FIGURE 43**

**NORMALIZED THRESHOLD VOLTAGE**  
vs




**FIGURE 44**

**COMMON-MODE FIRING VOLTAGE**  
vs




**FIGURE 45**

**DIFFERENTIAL-INPUT BIAS CURRENT**  
vs




**FIGURE 46**

**DIFFERENTIAL-INPUT OFFSET CURRENT**  
vs




**FIGURE 47**


**TYPICAL CHARACTERISTICS**




**FIGURE 48**




**FIGURE 50**




**FIGURE 52**



**FIGURE 49**



**FIGURE 51**



**FIGURE 53**

**APPLICATION DATA**

**combined fan-out and wire-AND capabilities**

The open-collector TTL gate, when supplied with a proper load resistor ( $R_L$ ), may be paralleled with other similar TTL gates to perform the wire-AND function, and simultaneously, will drive from one to nine Series 54/74 loads. When no other open-collector gates are paralleled, this gate may be used to drive ten Series 54/74 loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined which will ensure that sufficient load current (to TTL loads) and off current (through paralleled outputs) will be available while the output is high. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTL loads will not cause the output voltage to rise above the low level even if one of the paralleled outputs is sinking all the current.

In both conditions (low and high level) the value of  $R_L$  is determined by:

$$R_L = \frac{V_{RL}}{I_{RL}}$$

where  $V_{RL}$  is the voltage drop in volts, and  $I_{RL}$  is the current in amperes.

**high-level (off-state) circuit calculations (see figure 1)**

The allowable voltage drop across the load resistor ( $V_{RL}$ ) is the difference between  $V_{CC}$  applied and the  $V_{OH}$  level required at the load:

$$V_{RL} = V_{CC} - V_{OH \text{ min}}$$


The total current through the load resistor ( $I_{RL}$ ) is the sum of the load currents ( $I_{IH}$ ) and off-state reverse currents ( $I_{OH}$ ) through each of the wire-AND-connected outputs:

$$I_{RL} = \eta \cdot I_{OH} + N \cdot I_{IH} \text{ to TTL loads}$$

Therefore, calculations for the maximum value of  $R_L$  would be:

$$R_{L(\text{max})} = \frac{V_{CC} - V_{OH \text{ min}}}{\eta \cdot I_{OH} + N \cdot I_{IH}}$$

where  $\eta$  = number of gates wire-AND-connected, and  $N$  = number of TTL loads.



**FIGURE 1—HIGH-LEVEL CIRCUIT CONDITIONS**

# SERIES 7520 SENSE AMPLIFIERS

## APPLICATION DATA


### low-level (on-state) circuit calculations (see figure J)

The current through the resistor must be limited to the maximum sink-current of one output transistor. Note that if several output transistors are wire-AND connected, the current through  $R_L$  may be shared by those paralleled transistors. However, unless it can be absolutely guaranteed that more than one transistor will be on during low-level periods, the current must be limited to 16 mA, the maximum current which will ensure a low-level maximum of 0.4 volt.

Also, fan-out must be considered. Part of the 16 mA will be supplied from the inputs which are being driven. This reduces the amount of current which can be allowed through  $R_L$ .

Therefore, the equation used to determine the minimum value of  $R_L$  would be:

$$R_{L(\min)} = \frac{V_{CC} - V_{OL \max}}{I_{OL \text{ capability}} - N \cdot I_{IL}}$$



Calculation:

$$R_{L(\min)} = \frac{V_{CC} - V_{OL \max}}{I_{OL \text{ capability}} - N \cdot I_{OL}}$$

$$R_{L(\min)} = \frac{5 - 0.4}{0.016 - 0.0048} \Omega = \frac{4.6}{0.0112} \Omega = 410 \Omega$$

†Current into OFF outputs is negligible at the low logic level.

FIGURE J—LOW-LEVEL CIRCUIT CONDITIONS

### driving series 54/74 loads and combining outputs

Table 1 provides minimum and maximum resistor values, calculated from equations shown above, for driving one to ten Series 54/74 loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fan-out plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fan-outs of seven or less if a valid minimum and maximum  $R_L$  is possible. When fanning-out to ten Series 54/74 loads, the calculation for the minimum value of  $R_L$  indicates that an infinite resistance should be used ( $V_{RL} \div 0 = \infty$ ); however, the use of a 4-k $\Omega$  resistor in this case will satisfy the high-level condition and limit the low level to less than 0.43 volt.

TABLE 1

| FAN-OUT TO TTL LOADS        | WIRE-AND OUTPUTS |      |      |      |      |      |      | 1 to 7            |
|-----------------------------|------------------|------|------|------|------|------|------|-------------------|
|                             | 1                | 2    | 3    | 4    | 5    | 6    | 7    |                   |
| 1                           | 8966             | 4814 | 3291 | 2600 | 2015 | 1688 | 1452 | 319               |
| 2                           | 7878             | 4482 | 3132 | 2407 | 1854 | 1645 | 1420 | 359               |
| 3                           | 7077             | 4193 | 2988 | 2321 | 1897 | 1604 | 1390 | 410               |
| 4                           | 6341             | 3939 | 2857 | 2241 | 1843 | 1568 | 1361 | 479               |
| 5                           | 5777             | 3714 | 2736 | 2166 | 1793 | 1529 | 1333 | 575               |
| 6                           | 5306             | 3513 | 2628 | 2096 | 1744 | 1484 | 1306 | 718               |
| 7                           | 4905             | 3333 | 2524 | 2031 | 1699 | 1460 | 1260 | 958               |
| 8                           | 4561             | 3170 | 2429 | 1969 | 1666 | X    | X    | 1437              |
| 9                           | 4282             | 3023 | X    | X    | X    | X    | X    | 2875              |
| 10                          | 4000             | X    | X    | X    | X    | X    | X    | 4000 <sup>§</sup> |
| MAXIMUM                     |                  |      |      |      |      |      |      | MIN               |
| LOAD RESISTOR VALUE IN OHMS |                  |      |      |      |      |      |      |                   |

†—All values shown in the table are based on:

High-level conditions:  $V_{CC} = 5 \text{ V}$ ,  $V_{OH \min} = 2.4 \text{ V}$

Low-level conditions:  $V_{CC} = 5 \text{ V}$ ,  $V_{OL \max} = 0.4 \text{ V}$

X—Not recommended or not possible.


§—The theoretical value is  $\infty$ . See explanation in text.



**TYPICAL APPLICATIONS**

**small memory systems**

This application demonstrates an improved method of sensing data from relatively small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN7524 or SN7525 sense amplifiers, see Figure K. Standard TTL or DTL integrated circuits, driven directly from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).



To additional planes and SN7524's or SN7525's  
as necessary for complete memory word

**FIGURE K—SENSING SMALL MEMORY SYSTEMS**

# SERIES 7520 SENSE AMPLIFIERS

## TYPICAL APPLICATIONS (continued)

### large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signal-to-noise ratio can be increased by sectioning the large core planes as illustrated in Figure L. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN7420/SN7421 or SN7422/SN7423 sense amplifiers. The cascaded output gates of the SN7520/SN7521 circuits may be connected to serve as the memory data register (MDR). A number of SN7522/SN7523 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs, clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.





FIGURE L—SENSING LARGE MEMORY SYSTEMS

**HIGH-SPEED SENSE AMPLIFIERS WITH BUILT-IN DATA REGISTER AND BUFFER  
FOR APPLICATION IN COINCIDENT-CURRENT CORE MEMORIES**

- $\pm 2\text{-mV}$  Threshold Sensitivity with Threshold Voltage Independent of Temperature and Supply-Voltage Variations
- Adjustable Differential-Input Threshold Voltage
- Reference Amplifier Inherently Stable with No External Frequency Compensation Required
- Built-In Data Register with Provisions for External Data Inputs
- Built-In Data Buffer Drives 450-pF Load in 15 ns
- Low Power Consumption
- Internal Reference Voltage Attenuator Makes Reference Amplifier Less Sensitive to Noise
- Two Independent Channels with TTL Compatible Logic Inputs and Outputs



NC—No internal connection

**description**


The SN55236 and SN75236 are dual devices with each sense-amplifier channel having a data register and an output buffer. These circuits are designed for use in high-speed core-memory systems. They detect bipolar differential-input signals from the memory and provide complete interface between the memory and logic section. These sense amplifiers are completely coupled, and utilize a "matched amplifier" technique similar to Series 7520. Unlike the Series 7520, however, the reference amplifier circuit is inherently stable and requires no external or internal frequency compensation.

To enable sensing, the channel-select, strobe, and reset inputs should be high and the data-load input should be low. With sensing enabled, the detector output will be low only while a differential-input pulse is above the threshold level. Taking channel-select low will disable the sensing inputs of the respective channel; taking the strobe low disables both differential input channels. When the sense inputs are disabled, the respective detector output terminal is high.

The detector outputs are intended to drive the internal data registers. For normal operation, the output of detector channel 2 (pin 14) is connected to the input of register 2 (pin 9). For dual-channel operation, pin 14 is connected to the input of register 1 (pin 17); this ANDs the two sense channels and provides an extra data register for other system applications.

When the register input is at its normally high level, the data input can be used to load the register by taking the data-load terminal high. In this case, the register output will be complementary to the data input and the reset terminal will have no effect. With the register input high but with the data-load terminal low, taking the reset input low will cause the register output to go or remain low. Subsequent changes of the reset input will have no further effect. When the buffer input is high, the buffer output is the complement of the register output. When the buffer input is low, the buffer output is disabled high.

The differential-input threshold voltage of both channels is determined by applying an external voltage to the  $V_{ref}$  terminal. The ratio of the external reference voltage to the internal threshold reference voltage



**FIGURE A**

# TYPES SN55236, SN55237, SN75236, SN75237

## DUAL SENSE AMPLIFIERS/DATA REGISTERS

### description (continued)

(which is approximately equal to the differential-input threshold voltage) is nominally 300 to 1. An internal reference of 7 mV may be established by applying  $\pm 2.1$  V to the  $V_{ref}$  terminal. Thus, by adjusting the external reference voltage, the differential-input threshold voltage may be varied in accordance with the needs of the particular application as shown in Figure A on the previous page.

Logic-input current requirements are specified at worst-case power-supply conditions over the operating free-air temperature ranges. These requirements are identical to and compatible with Series 54/74 TTL digital integrated circuits.

The data-register outputs feature the ability to sink or supply load current and are rated for 10 Series 74 loads. The open-collector outputs of the buffer may be connected to similar outputs to perform the wire-AND function. These outputs are specially designed to drive high-capacitance loads.

FUNCTION TABLE

| INPUTS |   |   |      |   | OUTPUTS |   |   |   |   |
|--------|---|---|------|---|---------|---|---|---|---|
| A      | C | S | W/R† | L | D       | R | G | Y | Z |
| H      | H | H | L    | X | X       | X | H | H | L |
| H      | H | H | L    | X | X       | X | L | H | H |
| ↓      | H | H | ↑    | L | X       | H | H | H | L |
| ↓      | H | H | ↑    | L | X       | H | L | H | H |
| H      | ↓ | H | ↑    | L | X       | H | H | H | L |
| H      | ↓ | H | ↑    | L | X       | H | L | H | H |
| H      | H | ↓ | ↑    | L | X       | H | H | H | L |
| H      | H | ↓ | ↑    | L | X       | H | L | H | H |
| L      | X | X | H    | H | H       | X | X | L | H |
| L      | X | X | H    | H | L       | X | H | H | L |
| L      | X | X | H    | H | L       | X | L | H | H |
| L      | X | X | H    | L | X       | X | L | L | H |
| L      | X | X | H    | L | X       | ↑ | X | L | H |
| X      | L | X | H    | H | H       | X | X | L | X |
| X      | L | X | H    | H | L       | X | H | H | L |
| X      | L | X | H    | H | L       | X | L | H | H |
| X      | L | X | H    | L | X       | X | L | L | H |
| X      | L | X | H    | L | X       | ↑ | X | L | H |
| X      | X | L | H    | H | H       | X | X | L | X |
| X      | X | L | H    | H | L       | X | H | H | L |
| X      | X | L | H    | L | X       | X | L | L | H |
| X      | X | L | H    | L | X       | ↑ | X | L | H |

The normal sequence of operation is shown in the timing diagram, Figure 20.

FUNCTION TABLE FOR DUAL-CHANNEL DETECTOR OPERATION (2W connected to 1W/1R1)

| INPUTS                |    |    |    |   | OUTPUT |
|-----------------------|----|----|----|---|--------|
| 1A                    | 1C | 2A | 2C | S | 1W-2W  |
| H                     | H  | X  | X  | H | L      |
| X                     | X  | H  | H  | H | L      |
| ↓                     | H  | L  | X  | H | ↑      |
| ↓                     | H  | X  | L  | H | ↑      |
| L                     | X  | ↓  | H  | H | ↑      |
| X                     | L  | ↓  | H  | H | ↑      |
| Any Other Combination |    |    |    |   | H      |

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

↓ = transition from high level to low level, ↑ = transition from low level to high level

† The W/R1 column shows the output from the detector resulting from the inputs A, C, and S. In positive logic,  $W = ACS$ . For dual operation with 2W connected to 2R1, this column represents an intermediate node and can be ignored.

For independent operation of register 2, this column is an input and the A, C, and S columns should be ignored.


For dual-channel operation with 2W connected to 1W/1R1, this column is the result of  $W = S(1A \cdot 1C + 2A \cdot 2C)$  as shown in the table above.

### definition of logic levels

| INPUT | H                        | L                        |
|-------|--------------------------|--------------------------|
| A†    | $V_{ID} \geq V_{T \max}$ | $V_{ID} \leq V_{T \min}$ |
| LOGIC | $V_i \geq V_{IH \min}$   | $V_i < V_{IL \max}$      |

† A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is consider positive regardless of which terminal is positive with respect to the other.


### functional block diagram



# TYPES SN55236, SN55237, SN75236, SN75237

## DUAL SENSE AMPLIFIERS/DATA REGISTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltages (see Note 1)

|   |                   |
|---|-------------------|
| $V_{CC+}$   | 7 V               |
| $V_{CC-}$   | -7 V              |
| Reference voltage, $V_{ref}$  | $\pm 5 \text{ V}$ |
| Differential input voltage, $V_{ID}$  | $\pm 5 \text{ V}$ |
| Voltage from any input to ground (see Note 2)                                     | 5.25 V            |
| Continuous total dissipation at (or below) 70°C free-air temperature (see Note 3) | 450 mW            |
| Operating free-air temperature range: SN55236, SN55237                            | -55°C to 125°C    |
| SN75236, SN75237  | 0°C to 70°C       |
| Storage Temperature range   | -65°C to 150°C    |
| Lead temperature 1/16 inch from case for 60 seconds                               | 300°C             |

NOTES: 1. Voltage values, except differential input voltage, are with respect to the network ground terminal.

2. For operation of SN55236 and SN55237 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 18.

### recommended operating conditions

|   | MIN                 | NOM       | MAX       | UNIT          |
|---|---------------------|-----------|-----------|---------------|
| Supply voltage, $V_{CC+}$                     | 4.75                | 5         | 5.25      | V             |
| Supply voltage, $V_{CC-}$                     | -4.75               | -5        | -5.25     | V             |
| Reference voltage, $V_{ref}$                  | $\pm 1.5$           | $\pm 2.1$ | $\pm 4.5$ | V             |
| High-level output voltage, $V_{OH}$           | Detector and buffer |           | $V_{CC}$  | V             |
| High-level output current, $I_{OH}$           | Register            |           | -400      | $\mu\text{A}$ |
| Low-level output current, $I_{OL}$            | Register            |           | 16        | mA            |
|   | Buffer              |           | 25        |               |
|   | Detector            |           | 3.2       |               |
| Width of reset pulse, $t_{WR}$ (see Figure 7) | 115                 |           | ns        |               |

# TYPES SN55236, SN55237, SN75236, SN75237

## DUAL SENSE AMPLIFIERS/DATA REGISTERS

electrical characteristics over recommended operating free-air temperature range,  $V_{ref} = \pm 2.1 V$   
(unless otherwise noted)

| PARAMETER |   | TEST FIGURE                    | TEST CONDITIONS  |   | MIN | TYP†      | MAX  | UNIT    |    |
|-----------|---|--------------------------------|--|---|-----|-----------|------|---------|----|
| $V_T$     | Differential-input threshold voltage (see Note 3)     | 1                              | $V_{CC+} = 5 V,$<br>$V_{CC-} = -5 V,$<br>$T_A = 25^\circ C$                              | SN55236   | 5   | 7         | 9    | mV      |    |
|           |   |                                |  | SN55237   | 3   | 7         | 11   |         |    |
|           |   |                                | SN75236  | 4   | 7   | 10        |      |         |    |
|           |   |                                | SN75237  | 1   | 7   | 13        |      |         |    |
|           |   |                                | $V_{CC+} = 5 V \pm 5\%,$<br>$V_{CC-} = -5 V \pm 5\%$                                     | SN55236   | 4.5 | 7         | 9.5  |         |    |
|           |   |                                | SN55237  | 2   | 7   | 12        |      |         |    |
|           |   |                                | $V_{CC+} = 5 V,$<br>$V_{CC-} = -5 V$   | SN75236   | 4   | 7         | 10   |         |    |
|           |   |                                |  | SN75237   | 1   | 7         | 13   |         |    |
| $V_{ICF}$ | Common-mode input firing voltage                      |                                | $f = 0.1 \text{ MHz to } 20 \text{ MHz}$   |   |     | $\pm 1.5$ |      | V       |    |
| $I_{IB}$  | Differential-input bias current                       | 2                              | $V_{CC+} = 5 V,$<br>$V_{CC-} = -5 V,$<br>$V_{ID} = 0$                                    |   |     | 20        |      | $\mu A$ |    |
| $I_{IO}$  | Differential-input offset current                     | 2                              | $V_{CC+} = 5 V,$<br>$V_{CC-} = -5 V,$<br>$V_{ID} = 0$                                    |   |     | 0.5       |      | $\mu A$ |    |
| $V_{IH}$  | High-level input voltage (strobe and logic inputs)    | 3 & 4                          |  |   |     | 2         |      | V       |    |
| $V_{IL}$  | Low-level input voltage (strobe and logic inputs)     | 3 & 4                          |  |   |     |           | 0.8  | V       |    |
| $V_{OH}$  | High-level output voltage                             | Register                       | 3  | $V_{CC+} = 4.75 V,$<br>$V_{IL} = 0.8 V,$<br>$V_{CC-} = -4.75 V,$<br>$I_{OH} = -400 \mu A,$<br>$V_{IH} = 2 V,$   | 2.4 |           |      | V       |    |
|           |   | Detector                       | 4  | $V_{CC+} = 4.75 V,$<br>$V_{IL} = 0.8 V,$<br>$V_{CC-} = -4.75 V,$<br>$V_{IH} = 2 V,$                             |     |           |      |         |    |
| $I_{OH}$  | High-level output current                             | Buffer                         | 3  | $V_{CC+} = 4.75 V,$<br>$V_{IL} = 0.8 V,$<br>$V_{CC-} = -4.75 V,$<br>$V_{IH} = 2 V,$<br>$V_{OH} = 4.75 V$        |     |           | 250  | $\mu A$ |    |
| $V_{OL}$  | Low-level output voltage                              | Register                       | 3  | $V_{CC} = 4.75 V,$<br>$V_{IL} = 0.8 V,$<br>$V_{CC-} = -4.75 V,$<br>$I_{OL} = 16 \text{ mA},$<br>$V_{IH} = 2 V,$ |     |           | 0.4  | V       |    |
|           |   | Buffer                         | 3  | $V_{CC} = 4.75 V,$<br>$V_{IL} = 0.8 V,$<br>$V_{CC-} = -4.75 V,$<br>$I_{OL} = 25 \text{ mA},$<br>$V_{IH} = 2 V,$ |     |           | 0.5  | V       |    |
|           |   | Detector                       | 4  | $V_{CC} = 4.75 V,$<br>$V_{IL} = 0.8 V,$<br>$V_{CC-} = -4.75 V,$<br>$V_{IH} = 2 V,$                              |     |           | 0.4  | V       |    |
| $I_I$     | Input current at maximum input voltage (logic inputs) | 5                              | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$V_{IH} = 5.25 V$                         |   |     |           | 1    | mA      |    |
| $I_{IH}$  | High-level input current                              | Data in or channel select      | 5  | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$V_{IH} = 2.4 V$   |     |           | 40   | $\mu A$ |    |
|           |   | Register input 2R1             |  |   |     |           | -750 |         |    |
|           |   | Strobe, reset, or buffer input |  |   |     |           | 80   |         |    |
|           |   | Data load                      |  |   |     |           | 160  |         |    |
| $I_{IL}$  | Low-level input current                               | Strobe, reset, or buffer input | 5  | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$V_{IL} = 0.4 V$   |     |           | -3.2 | mA      |    |
|           |   | Register input 2R1             |  |   |     |           | -3   |         |    |
|           |   | Channel select                 |  |   |     |           | -1.6 |         |    |
|           |   | Data load                      |  |   |     |           | -6.4 |         |    |
|           |   | Data in                        |  |   |     |           | -2   |         |    |
| $I_{OS}$  | Short-circuit output current‡                         | Register                       | 6  | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$V_O = 0$  |     |           | -20  | -60     | mA |
| $I_{ref}$ | Reference-input current                               | 2                              | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$V_{ref} = -2.1 V,$<br>$T_A = 25^\circ C$ |   |     |           | 0.5  | mA      |    |
| $I_{CC+}$ | Supply current from $V_{CC+}$                         | 2                              | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$T_A = 25^\circ C$                        |   |     |           | 55   | mA      |    |
| $I_{CC-}$ | Supply current from $V_{CC-}$                         | 2                              | $V_{CC+} = 5.25 V,$<br>$V_{CC-} = -5.25 V,$<br>$T_A = 25^\circ C$                        |   |     |           | 18   | mA      |    |

† All typical values are at  $T_A = 25^\circ C$ . ‡ Not more than one output should be shorted at a time.

NOTE 3: The differential input threshold voltage ( $V_T$ ) is defined as the d-c differential-input voltage ( $V_{ID}$ ) required to force the detector output to the logic-threshold voltage level.

# TYPES SN55236, SN55237, SN75236, SN75237

## DUAL SENSE AMPLIFIERS/DATA REGISTERS

switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = -5\text{ V}$ ,  $V_{ref} = -2.1\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER § | INPUT              | OUTPUT | TEST FIGURE | TEST CONDITIONS   | MIN   | TYP | MAX | UNIT |
|-------------|--------------------|--------|-------------|---|---|-----|-----|------|
| $t_{PLH}$   | 1A1-1A2 or 2A1-2A2 | Y      | 7           | $R_L(Y) = 820\ \Omega$ ,<br>$C_L(Y) = 50\text{ pF}$ ,<br>$R_L(Z) = 520\ \Omega$ ,<br>$C_L(Z) = 450\text{ pF}$ |   | 28  | 50  | ns   |
|             | Strobe             | Y      | 8           |   | 18  | 35  |     |      |
|             | Data input         | Y      | 9           |   | 17  | 40  |     |      |
| $t_{PHL}$   | Data load          | Y      | 8           |   | 15  | 35  | ns  |      |
|             | Reset              | Y      | 9           |   | 12  | 30  |     |      |
| $t_{PLH}$   | Reset              | Z      | 9           |   | 100   | 200 | ns  |      |
| $t_{PHL}$   | Buffer input       | Z      | 9           |   | 22  | 55  | ns  |      |
|             | 1A1-1A2 or 2A1-2A2 | Z      | 7           |   | 42  | 90  |     |      |
| $t_{TLH}$   |                    | Y      | 9           |   | $R_L(Y) = 820\ \Omega$ ,<br>$C_L(Y) = 50\text{ pF}$ ,<br>$R_L(Z) = 520\ \Omega$ ,<br>$C_L(Z) = 450\text{ pF}$ | 13  | 35  | ns   |
| $t_{THL}$   |                    | Z      |             | 7   |   | 20  |     |      |
| $t_{TLH}$   |                    | Z      |             | 150   |   | 185 | ns  |      |
| $t_{THL}$   |                    | Z      |             | 20  |   | 50  |     |      |

§  $t_{PLH}$  = propagation delay time, low-to-high-level output


¶  $t_{PHL}$  = propagation delay time, high-to-low-level output

‡  $t_{TLH}$  = transition time, low-to-high-level output

§  $t_{THL}$  = transition time, high-to-low-level output

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits†



‡ Match to impedance of source connected to 1A1 or 2A1 respectively.

§  $V_{CC+}$  and  $V_{CC-}$  are as specified in the electrical characteristics table.

NOTE A: Connections are shown for testing channel 1. To test channel 2, reverse connections of 1C and 2C along with inputs and outputs.

FIGURE 1— $V_T$


† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN55236, SN55237, SN75236, SN75237

## DUAL SENSE AMPLIFIERS/DATA REGISTERS

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



NOTES: A. Each channel is tested separately. Inputs not under test are grounded.

B.  $I_{1B} = I_{1(1)} \text{ or } I_{1(2)}$ . (typical value applies to each).  $I_{1D} = I_{1(1)} - I_{1(2)}$ .  $I_{1(1)}$  and  $I_{1(2)}$  are the differential-input currents of the channel under test.

FIGURE 2— $I_{1B}$ ,  $I_{1D}$ ,  $I_{CC+}$ ,  $I_{CC-}$ ,  $I_{ref}$




FIGURE 3— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$ ,  $I_{OH}$ ,  $I_{OL}$




FIGURE 4— $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


| TEST               | TEST TABLE |       |       |       |
|--------------------|------------|-------|-------|-------|
|                    | DIFF INPUT | S     | CS1   | CS2   |
| $V_{OH}$ AT 1W/1R1 | 0 V        | 2 V   | 2 V   | 0.8 V |
| $V_{OH}$ AT 1W/1R1 | 40 mV      | 0.8 V | 2 V   | 0.8 V |
| $V_{OH}$ AT 1W/1R1 | 40 mV      | 2 V   | 0.8 V | 0.8 V |
| $V_{OL}$ AT 1W/1R1 | 40 mV      | 2 V   | 2 V   | 0.8 V |
| $V_{OH}$ AT 2W/2R1 | 0 V        | 2 V   | 0.8 V | 2 V   |
| $V_{OH}$ AT 2W/2R1 | 40 mV      | 0.8 V | 0.8 V | 2 V   |
| $V_{OH}$ AT 2W/2R1 | 40 mV      | 2 V   | 0.8 V | 0.8 V |
| $V_{OL}$ AT 2W/2R1 | 40 mV      | 2 V   | 0.8 V | 2 V   |



# TYPES SN55236, SN55237, SN75236, SN75237 DUAL SENSE AMPLIFIERS/DATA REGISTERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits<sup>†</sup> (continued)




TEST TABLE

| TEST                   | S     | 1C    | 2C    | 1D    | 2D    | L     | R     | G     | 2RI   |
|------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| I <sub>IH</sub> AT S   | 2 V   | 0.8 V | 0.8 V | X     | X     | X     | X     | X     | 2W    |
| I <sub>IH</sub> AT 1C  | 0.8 V | 2 V   | X     | X     | X     | X     | X     | X     | 2W    |
| I <sub>IH</sub> AT 2C  | 0.8 V | X     | 2 V   | X     | X     | X     | X     | X     | 2W    |
| I <sub>IH</sub> AT 1D  | X     | X     | X     | 2 V   | X     | 0.8 V | X     | X     | 2W    |
| I <sub>IH</sub> AT 2D  | X     | X     | X     | X     | 2 V   | 0.8 V | X     | X     | 2W    |
| I <sub>IH</sub> AT L   | X     | X     | X     | 0.8 V | 0.8 V | 2 V   | X     | X     | 2W    |
| I <sub>IH</sub> AT R   | X     | X     | X     | 2 V   | 2 V   | 2 V   | 2 V   | X     | 2W    |
| I <sub>IH</sub> AT G   | 0.8 V | X     | X     | X     | X     | 0.8 V | 0.8 V | 2 V   | 2W    |
| I <sub>IL</sub> AT S   | 0.8 V | 2 V   | 2 V   | X     | X     | X     | X     | X     | 2W    |
| I <sub>IL</sub> AT 1C  | 2 V   | 0.8 V | 0.8 V | X     | X     | X     | X     | X     | 2W    |
| I <sub>IL</sub> AT 2C  | 2 V   | 0.8 V | 0.8 V | X     | X     | X     | X     | X     | 2W    |
| I <sub>IL</sub> AT 1D  | X     | X     | X     | 0.8 V | 0.8 V | 2 V   | X     | X     | 2W    |
| I <sub>IL</sub> AT 2D  | X     | X     | X     | 0.8 V | 0.8 V | 2 V   | X     | X     | 2W    |
| I <sub>IL</sub> AT L   | X     | X     | X     | 2 V   | 2 V   | 0.8 V | X     | X     | 2W    |
| I <sub>IL</sub> AT R   | 2 V   | 2 V   | 2 V   | X     | X     | 0.8 V | 0.8 V | X     | 2W    |
| I <sub>IL</sub> AT G   | X     | X     | X     | 0.8 V | 0.8 V | 2 V   | X     | 0.8 V | 2W    |
| I <sub>IH</sub> AT 2RI | X     | X     | X     | X     | 0.8 V | 2 V   | X     | X     | 2 V   |
| I <sub>IL</sub> AT 2RI | X     | X     | X     | X     | X     | 0.8 V | 0.8 V | X     | 0.8 V |

X = irrelevant

FIGURE 5—I<sub>IH</sub>, I<sub>IL</sub>



NOTE A: Not more than one output should be shorted at a time.

FIGURE 6—I<sub>OS</sub>


<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPES SN55236, SN55237, SN75236, SN75237


## DUAL SENSE AMPLIFIERS/DATA REGISTERS

### PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS



- NOTES:
- The pulse generators have the following characteristics:  $Z_O = 50 \Omega$ ,  $t_r = 15 \text{ ns}$ ,  $t_f = 15 \text{ ns}$ ,  $t_w(R) \geq 115 \text{ ns}$ ,  $\text{PRR} = 500 \text{ kHz}$ .
  - All diodes are 1N3064.
  - $C_L(Y)$  and  $C_L(Z)$  include probe and jig capacitance.
  - Initially high output condition can be established by repetitive cycling.
  - Connections are shown for testing channel 1. To test channel 2, reverse connections of 1C and 2C along with inputs and outputs.

FIGURE 7—PROPAGATION DELAY TIMES, DIFFERENTIAL INPUT TO REGISTER OUTPUT AND BUFFER OUTPUT

# TYPES SN55236, SN55237, SN75236, SN75237 DUAL SENSE AMPLIFIERS/DATA REGISTERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)




- NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = 15 \text{ ns}$ ,  $t_f = 15 \text{ ns}$ ,  $t_{w(L)} \geq 35 \text{ ns}$ ,  $\text{PRR} = 500 \text{ kHz}$ .  
 B.  $C_L(Y)$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.  
 D. Initially low output condition can be established by repetitive cycling.  
 E. Connections are shown for testing channel 1. To test channel 2, reverse connections of 1C and 2C along with inputs and outputs.

**FIGURE 8—PROPAGATION DELAY TIMES, STROBE AND DATA LOAD TO REGISTER OUTPUT**


# TYPES SN55236, SN55237, SN75236, SN75237 DUAL SENSE AMPLIFIERS/DATA REGISTERS

## PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = 15 \text{ ns}$ ,  $t_f = 15 \text{ ns}$ ,  $t_{w1} \geq 40 \text{ ns}$ ,  $t_{w2} \geq 100 \text{ ns}$ ,  $\text{PRR} = 500 \text{ kHz}$ .
- B.  $C_L(Y)$  and  $C_L(Z)$  include probe and jig capacitance.
- C. All diodes are 1N3064.
- D. Initially high output condition can be established by repetitive cycling.
- E. Connections are shown for testing channel 1. To test channel 2, reverse connections of 1C and 2C along with inputs and outputs.

FIGURE 9—PROPAGATION DELAY TIMES FROM DATA INPUT AND RESET TO REGISTER OUTPUT, TRANSITION TIMES OF REGISTER OUTPUT AND BUFFER OUTPUT

# TYPES SN55236, SN55237, SN75236, SN75237 DUAL SENSE AMPLIFIERS/DATA REGISTERS

## TYPICAL CHARACTERISTICS†

LOW-TO-HIGH-LEVEL-OUTPUT PROPAGATION DELAY TIME  
FROM DIFFERENTIAL INPUT TO REGISTER OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 10

LOW-TO-HIGH-LEVEL-OUTPUT PROPAGATION DELAY TIME  
FROM STROBE INPUT TO REGISTER OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 11

LOW-TO-HIGH-LEVEL-OUTPUT PROPAGATION DELAY TIME  
FROM DATA INPUT TO REGISTER OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 12

HIGH-TO-LOW-LEVEL-OUTPUT PROPAGATION DELAY TIME  
FROM DATA LOAD TO REGISTER OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 13

HIGH-TO-LOW-LEVEL-OUTPUT PROPAGATION DELAY TIME  
FROM RESET TO REGISTER OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 14

HIGH-TO-LOW-LEVEL-OUTPUT PROPAGATION DELAY TIME  
FROM DIFFERENTIAL INPUT TO BUFFER OUTPUT  
vs  
FREE-AIR TEMPERATURE




FIGURE 15

†Data for temperatures below 0°C and above 70°C are applicable for Series 55 devices only.

# TYPES SN55236, SN55237, SN75236, SN75237

## DUAL SENSE AMPLIFIERS/DATA REGISTERS

### TYPICAL CHARACTERISTICS†




FIGURE 16




FIGURE 17

† Data for temperatures below 0°C and above 70°C are applicable for Series 55 devices only.

### THERMAL INFORMATION




FIGURE 18

# TYPES SN55236, SN55237, SN75236, SN75237 DUAL SENSE AMPLIFIERS/DATA REGISTERS

## TYPICAL APPLICATION DATA

### input line layout considerations

Input sensitivity and device speed require adequate precautions in the routing of signal input and reference lines to prevent noise pickup. Bypassing of supply and reference inputs at the device with low-inductance disc ceramic capacitors, and use of a good ground plane to separate strobe and output lines from sense and reference input lines, are recommended procedures.

### sense-input termination resistor considerations

Termination resistors are intentionally omitted from the sense-input terminals so the designer may select resistor values which will be compatible with the particular application. Matched termination resistors, ( $R_T$ , Figure 19), normally in the range of 25  $\Omega$  to 200  $\Omega$  each, are required not only to terminate the sense line in a desired impedance but also to provide a d-c path for the sense-input bias currents. Careful matching of the resistor pairs should be observed or effective common-mode rejection will be reduced.




FIGURE 19

### timing diagram




FIGURE 20

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement. INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.


**IDEAL FOR PLATED-WIRE, THIN-FILM, AND OTHER  
HIGH-SPEED LOW-LEVEL SENSING APPLICATIONS**

- Input Threshold Level . . . 0.7 mV Typical
- $t_{PHL}$  from Selected Channel . . . 18 ns Typical
- Decoded Input Channel Selection
- TTL Compatible Logic Inputs and Output
- Wired-AND Output Capability
- D-C Level-Restore Gate for Capacitors
- Output Strobe Capability

**description**

The SN55244 and SN75244 each comprise four input channels with decoded selection, two stages of gain employing capacitive coupling, and a TTL-compatible output gate. A-c coupling reduces access time by eliminating the problems usually associated with d-c offset voltages on the input lines. The output is normally high and pulses low only when the relationships shown in the function table take place.

The SN55244 is characterized for operation over the full military temperature of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; and the SN75244 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



**CHANNEL SELECTION TABLE**

| CS1 | CS0 | CHANNEL SELECTED |
|-----|-----|------------------|
| H   | H   | A                |
| H   | L   | B                |
| L   | H   | C                |
| L   | L   | D                |

**FUNCTION TABLE**

| INPUTS |                   |                  | OUTPUT<br>Y |
|--------|-------------------|------------------|-------------|
| STROBE | CAPACITOR RESTORE | SELECTED CHANNEL |             |
| L      | X                 | X                | H           |
| X      | H                 | X                | H           |
| X      | X                 | L                | H           |
| H      | L                 | ↑                | ⌋           |
| ↑      | L                 | H                | ⌋           |


H = high level (steady state),  $V_i > V_{IH}$  min or  $V_{ID} > V_T$   
 L = low level (steady state),  $V_i < V_{IL}$  max or  $V_{ID} < V_T$   
 X = irrelevant (any input, including transitions)  
 ↑ = transition from low level to high level  
 ⌋ = low-level output pulse



# TYPES SN55244, SN75244

## A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS

### functional block diagram



### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltages (see Note 1)

|                    |      |
|--------------------|------|
| $V_{CC}$ . . . . . | 7 V  |
| $V_{EE}$ . . . . . | -8 V |

Differential input voltage (see Note 2) . . . . . -6 V to 5 V

Common-mode input voltage . . . . . -6 V to 5 V

Capacitor restore, channel select, or strobe input voltage . . . . . 5.5 V

Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) . . . . . 1 W

Operating free-air temperature range: SN55244 . . . . . -55°C to 125°C  
 SN75244 . . . . . 0°C to 70°C

Storage temperature range . . . . . -65°C to 150°C

Lead temperature 1/16 inch from case for 60 seconds: J or JA package . . . . . 300°C

Lead temperature 1/16 inch from case for 10 seconds: N package . . . . . 260°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.  
 2. Differential input voltages are at A1 with respect to A2, and similarly B1 to B2, C1 to C2, and D1 to D2.  
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 10.

### recommended operating conditions

|                                       | SN55244 |     |      | SN75244 |     |      | UNIT    |
|---------------------------------------|---------|-----|------|---------|-----|------|---------|
|                                       | MIN     | NOM | MAX  | MIN     | NOM | MAX  |         |
| Supply voltage, $V_{CC}$              | 4.75    | 5   | 5.25 | 4.75    | 5   | 5.25 | V       |
| Supply voltage, $V_{EE}$              | -5.7    | -6  | -6.3 | -5.7    | -6  | -6.3 | V       |
| Common-mode input current, $I_{IC}$   |         |     | +200 |         |     | +200 | $\mu$ A |
|                                       |         |     | -10  |         |     | -10  |         |
| Differential input current, $I_{ID}$  |         |     | 200  |         |     | 200  | $\mu$ A |
| Operating free-air temperature, $T_A$ | -55     |     | 125  | 0       |     | 70   | °C      |

# TYPES SN55244, SN75244

## A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

| PARAMETER |   | TEST FIGURE                    | TEST CONDITIONS†   | MIN   | TYP  | MAX           | UNIT          |
|-----------|---|--------------------------------|--|-------|------|---------------|---------------|
| $V_T$     | Differential input threshold voltage‡                 | 1, 4                           | $V_{CC} = 5\text{ V}$ , $V_{EE} = -6\text{ V}$ ,<br>$T_A = \text{MIN to MAX}$  |       | 0.7  |               | mV            |
| $I_{IB}$  | Differential input bias current of selected channel   | 2                              | $V_{CC} = 5.25\text{ V}$ , $V_{EE} = -6.3\text{ V}$  |       | 20   |               | $\mu\text{A}$ |
| $I_{IO}$  | Differential input offset current of selected channel | 2                              | $V_{CC} = 5.25$ , $V_{EE} = -6.3\text{ V}$   |       | 0.5  |               | $\mu\text{A}$ |
| $V_{IH}$  | High-level input voltage                              | Channel Select<br>CS0 or CS1   | $V_{CC} = 5\text{ V}$ , $V_{EE} = -6\text{ V}$   | 2.1   |      |               | V             |
|           |   | Capacitor Restore<br>or Strobe |  | 2     |      |               |               |
| $V_{IL}$  | Low-level input voltage                               | Channel Select<br>CS0 or CS1   | $V_{CC} = 5\text{ V}$ , $V_{EE} = -6\text{ V}$   | 0.7   |      |               | V             |
|           |   | Capacitor Restore<br>or Strobe |  | 0.8   |      |               |               |
| $V_{ICR}$ | Common-mode input voltage range                       |                                | $V_{CC} = 5\text{ V}$ , $V_{EE} = -6\text{ V}$ ,<br>$I_{IC} = -10\text{ }\mu\text{A to }+200\text{ }\mu\text{A}$         | -6 to | 4.7  |               | V             |
| $V_{IDR}$ | Differential input voltage range                      |                                | $V_{CC} = 5\text{ V}$ , $V_{EE} = -6\text{ V}$ ,<br>$I_{ID} = 200\text{ }\mu\text{A}$                                    | 0 to  | 3.7  |               | V             |
| $V_{OH}$  | High-level output voltage                             |                                | $V_{CC} = 4.75\text{ V}$ , $V_{EE} = -5.7\text{ V}$ ,<br>$V_{IL(S)} = 0.8\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$ | 2.4   | 3.6  |               | V             |
| $V_{OL}$  | Low-level output voltage                              | 1, 4                           | $V_{CC} = 4.75\text{ V}$ , $V_{EE} = -5.7\text{ V}$ ,<br>$I_{OL} = 10\text{ mA}$   | 0.4   | 0.5  |               | V             |
| $I_{IH}$  | High-level input current                              | Channel select<br>CS0 or CS1   | $V_{CC} = 5.25\text{ V}$ , $V_{EE} = -6.3\text{ V}$ ,<br>$V_I = 3.5\text{ V}$  | 1.8   | 3    |               | mA            |
|           |   | Capacitor restore              |  | 10    |      | $\mu\text{A}$ |               |
|           |   | Strobe                         |  | 40    | 200  | $\mu\text{A}$ |               |
| $I_{IL}$  | Low-level input current                               | Channel select<br>CS0 or CS1   | $V_{CC} = 5.25\text{ V}$ , $V_{EE} = -6.3\text{ V}$ ,<br>$V_I = 0$   | -0.6  | -1   |               | mA            |
|           |   | Capacitor restore              |  | -2.5  | -3.5 | $\mu\text{A}$ |               |
| $I_{CC}$  | Supply current from $V_{CC}$                          |                                | $V_{CC} = 5.25\text{ V}$ , $V_{EE} = -6.3\text{ V}$  | 15    | 22   | 30            | mA            |
| $I_{EE}$  | Supply current from $V_{EE}$                          |                                | See Note 4   | -15   | -20  | -30           |               |

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡This is the lowest value of differential voltage signal that will cause the output to drop to a level that sets the latch shown in Figure 1, the latch being in free air at 25°C.

NOTE 4: Supply currents are measured with the output open; CS0, CS1, and CR at 3.5 V; and A1, A2, and S at 0 V.

# TYPES SN55244, SN75244

## A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $V_{EE} = -6\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER† | FROM (INPUT)                                | TEST FIGURE | TEST CONDITIONS      | MIN | TYP | MAX | UNIT |
|------------|---|-------------|----------------------|-----|-----|-----|------|
| $t_{PLH}$  | Differential input<br>channel A, B, C, or D | 1, 5, 8     | $C_L = 15\text{ pF}$ |     | 40  |     | ns   |
| $t_{PHL}$  |   |             |                      | 18  | 25  | ns  |      |
| $t_{PLH}$  | Strobe                                      | 1, 6        |                      |     | 30  |     | ns   |
| $t_{PHL}$  |   |             |                      | 18  | 25  | ns  |      |
| $t_{PLH}$  | Channel select<br>CS0 or CS1                | 1, 7        |                      |     | 40  |     | ns   |
| $t_{PHL}$  |   |             |                      | 25  |     | ns  |      |


† $t_{PLH}$  ≡ propagation delay time, low-to-high-level output.

† $t_{PHL}$  ≡ propagation delay time, high-to-low-level output.

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $V_{EE} = -6\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER   | TEST FIGURE | TEST CONDITIONS           | MIN                         | TYP | MAX | UNIT |    |
|---|-------------|---------------------------|-----------------------------|-----|-----|------|----|
| $t_{su\min}$ Minimum setup time                             | 5           |                           |                             | 15  |     |      |    |
|   |             |                           | Channel select CS0 or CS1   |     | 10  |      | ns |
|   |             |                           | Capacitor restore<br>strobe |     | 10  |      | ns |
| $t_{h\min}$ Minimum hold time for<br>capacitor restore high | 8           |                           |                             | 130 |     | ns   |    |
| $t_{orC}$ Common-mode-input<br>overload recovery time       | 9           | $V_{IC} = \pm 2\text{ V}$ |                             | 50  |     | ns   |    |
| $t_{orD}$ Differential-input overload<br>recovery time      | 9           | $V_{ID} = \pm 1\text{ V}$ |                             | 65  |     | ns   |    |

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All diodes are 1N916 or 1N3064.

C. Each channel is tested separately. Inputs not under test are left open.

D. The pulse generators shown above have the following characteristics:  $Z_O = 50\ \Omega$ ,  $t_r = 10\text{ ns}$ ,  $t_f = 10\text{ ns}$ .


FIGURE 1— $V_T$ ,  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OL}$ ,  $t_{PLH}$ ,  $t_{PHL}$

# TYPES SN55244, SN75244

## A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS


### PARAMETER MEASUREMENT INFORMATION

#### d-c test circuits



- NOTES: A. Each channel is tested separately. Channel inputs not under test are open.  
 B.  $I_{IB} = I_1(1)$  or  $I_1(2)$  (typical value applies to each).  $I_{IO} = I_1(1) - I_1(2)$ .  $I_1(1)$  and  $I_1(2)$  are the currents into the differential inputs of the channel under test.  
 C. Each channel is selected in turn as shown in the channel selection table.

FIGURE 2— $I_{IB}$ ,  $I_{IO}$




NOTE A: The total bias current  $I_{IB}$ , coming from the unselected channels, must be less than  $1\ \mu\text{A}$ .

FIGURE 3— $V_{IH}$ ,  $V_{IL}$

# TYPES SN55244, SN75244 A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

### switching waveforms



‡ TABLE OF INPUT LEVELS

| INPUT             | TESTING $V_T$ |          |          | TESTING $V_{OH}, V_{OL}$ |          |          |
|-------------------|---------------|----------|----------|--------------------------|----------|----------|
|                   | $V_{IDH}$     | $V_{IH}$ | $V_{IL}$ | $V_{IDH}$                | $V_{IH}$ | $V_{IL}$ |
| Selected Channel  | $V_T$         |          |          | 10 mV                    |          |          |
| Capacitor Restore | 3 V 0 V       |          |          | 2 V 0.8 V                |          |          |
| Strobe            | 3 V 0 V       |          |          | 2 V 0.8 V                |          |          |

† Output waveform is for latch output (see Figure 1) when testing  $V_T$ , otherwise for Y output.

FIGURE 4— $V_T, V_{IH}, V_{IL}, V_{OH}, V_{OL}$




FIGURE 5—SETUP TIMES OF CHANNEL SELECT CS0, CHANNEL SELECT CS1, CAPACITOR RESTORE, AND STROBE; AND PROPAGATION DELAY TIMES FROM SELECTED CHANNEL




FIGURE 6—PROPAGATION DELAY TIMES FROM STROBE




FIGURE 7—PROPAGATION DELAY TIME FROM CHANNEL SELECT CS0 OR CHANNEL SELECT CS1

# TYPES SN55244, SN75244 A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

### switching waveforms (continued)





FIGURE 8—HOLD TIME FOR CAPACITOR RESTORE HIGH, PROPAGATION DELAY TIME FROM SELECTED CHANNEL



NOTE A: Although the large initial pulse is shown as a positive pulse, it may be either a positive or a negative common-mode or differential-mode input pulse. The triangular 5-mV input pulse is a differential-mode pulse.

FIGURE 9—COMMON-MODE AND DIFFERENTIAL-MODE RECOVERY TIMES

## THERMAL INFORMATION




FIGURE 10

# TYPES SN55244, SN75244

## A-C-COUPLED FOUR-CHANNEL SENSE AMPLIFIERS

### TYPICAL CHARACTERISTICS†

VOLTAGE TRANSFER CHARACTERISTICS from STROBE




FIGURE 11

VOLTAGE TRANSFER CHARACTERISTICS from CHANNEL SELECT CS0




FIGURE 12

VOLTAGE TRANSFER CHARACTERISTICS from CHANNEL SELECT CS1




FIGURE 13

THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE




FIGURE 14

THRESHOLD VOLTAGE vs SUPPLY VOLTAGE VCC




FIGURE 15

THRESHOLD VOLTAGE vs DIFFERENTIAL INPUT PULSE WIDTH




FIGURE 16

LOW-LEVEL OUTPUT VOLTAGE vs OUTPUT CURRENT




FIGURE 17

SMALL SIGNAL DIFFERENTIAL INPUT IMPEDANCE vs FREQUENCY




FIGURE 18

SENSE AMPLIFIER vs SMALL-SIGNAL PULSE RESPONSE




FIGURE 19

†Data for temperatures below 0°C and above 70°C are applicable for SN55244 only.





# 38510/MACH IV

## High Reliability Microelectronics Procurement Specifications

# MIL-STD-883

| SECTION | CONTENTS                                   | PAGE |
|---------|--|------|
| 1.0     | Introduction . . . . .                     | 8-1  |
| 2.0     | 38510/MACH IV Device Listing . . . . .     | 8-1  |
| 3.0     | 38510/MACH IV . . . . .                    | 8-5  |
|         | 3.1 100% Processing . . . . .              | 8-5  |
|         | 3.2 Recommended Usage . . . . .            | 8-6  |
|         | 3.3 Group A Conformance . . . . .          | 8-6  |
|         | 3.4 Certification . . . . .                | 8-7  |
|         | 3.5 Qualification Procedure . . . . .      | 8-7  |
|         | 3.6 Periodic Qualification Tests . . . . . | 8-4  |
|         | 3.7 Generic Data Plan . . . . .            | 8-9  |
|         | 3.8 Burn-In Circuit Guide . . . . .        | 8-10 |
| 4.0     | JAN MIL-M-38510 . . . . .                  | 8-22 |
|         | 4.1 Recommended Usage . . . . .            | 8-22 |
|         | 4.2 Cross Reference . . . . .              | 8-23 |



# 38510/MACH IV PROCUREMENT SPECIFICATION

---

## 1.0 INTRODUCTION

High-reliability linear integrated circuits are processed per Texas Instruments MACH IV Procurement Specification in accordance with MIL-M-38510. This program was initiated by TI to ensure that quality and reliability are built into, not tested into, integrated circuits.

For ease of selection, a complete listing is included giving device, package, and process level for all stocked devices. Other combinations are available on special request.

Section 3.0 gives the different process levels available in the TI MACH IV Procurement Specification. This includes 100% processing, Group A lot acceptance, Group B and C periodic qualification tests, and manufacturing qualification procedure. Also included in this section is a copy of the TI Group B and C periodic data plan. With this plan, Group B and Group C data is generated quarterly on each generic family of devices.

Section 4.0 covers JAN ICs and provides a table of recommended usage and cross-reference from 38510 slash sheet to TI type number.

## 2.0 38510/MACH IV DEVICE LIST

The products listed in this section are those most often used in military applications. These devices are offered with both 883-Class C (SNM) and 883-Class B (SNC) processing. 883-Class A (SNH) processing is also available on most device types and can be supplied on special request. (Contact a TI sales office for further information.)

# 38510/MACH IV PROCUREMENT SPECIFICATION

## LINE DRIVERS

| CIRCUIT<br>TYPE | PROCESS FLOW    |    |                 |    | DESCRIPTION                                       | BURN-IN<br>CIRCUIT<br>FIGURE<br>NO. | DATA<br>SHEET<br>PAGE<br>NO. |
|-----------------|-----------------|----|-----------------|----|---|-------------------------------------|------------------------------|
|                 | SNM             |    | SNC             |    |   |                                     |                              |
|                 | PACKAGE<br>TYPE |    | PACKAGE<br>TYPE |    |   |                                     |                              |
|                 | J               | SB | J               | SB |   |                                     |                              |
| 55109           | X               |    | X               |    | Dual, Party Line (Differential)                   | 1                                   | 4-6                          |
| 55110           | X               |    | X               |    | Dual, Party Line (Differential)                   | 1                                   | 4-6                          |
| 55113           | X               | X  | X               | X  | Dual, 3-State Outputs (Differential)              | 2                                   | 4-26                         |
| 55114           | X               | X  | X               | X  | Dual, Differential, Single 5-V Supply             | 3                                   | 4-26                         |
| 55121           | X               |    | X               |    | Dual, 75-mA Output (Single-Ended)                 | 4                                   | 4-44                         |
| 55138           | X               |    | X               |    | Quad Transceiver, Single-Ended, Single 5-V Supply | 5                                   | 4-56                         |
| 55183           | X               |    | X               |    | Dual, Differential, Single 5-V Supply             | 6                                   | 4-84                         |

## LINE RECEIVERS

| CIRCUIT<br>TYPE | PROCESS FLOW    |   |    |                 |   |    | DESCRIPTION                                       | BURN-IN<br>CIRCUIT<br>FIGURE<br>NO. | DATA<br>SHEET<br>PAGE<br>NO. |
|-----------------|-----------------|---|----|-----------------|---|----|---|-------------------------------------|------------------------------|
|                 | SNM             |   |    | SNC             |   |    |   |                                     |                              |
|                 | PACKAGE<br>TYPE |   |    | PACKAGE<br>TYPE |   |    |   |                                     |                              |
|                 | J               | L | SB | J               | L | SB |   |                                     |                              |
| 55107A          | X               |   |    | X               |   |    | Dual, Party Line (Differential)                   | 7                                   | 4-25                         |
| 55108A          | X               |   |    | X               |   |    | Dual, Party Line (Differential)                   | 7                                   | 4-25                         |
| 55115           | X               |   | X  | X               |   | X  | Dual, Differential                                | 8                                   | 4-26                         |
| 55122           | X               |   |    | X               |   |    | Triple, Built-In Hysteresis                       | 9                                   | 4-44                         |
| 55138           | X               |   |    | X               |   |    | Quad Transceiver, Single-Ended, Single 5-V Supply | 10                                  | 4-56                         |
| 55180           |                 | X |    |                 | X |    | Dual, Level Converter                             | 11                                  | 5-2                          |
| 55182           | X               |   |    | X               |   |    | Dual, Differential, Single 5-V Supply             | 12                                  | 4-84                         |

## MEMORY DRIVERS

| CIRCUIT<br>TYPE    | PROCESS FLOW    |    |    |                 |    |    | DESCRIPTION                        | BURN-IN<br>CIRCUIT<br>FIGURE<br>NO. | DATA<br>SHEET<br>PAGE<br>NO. |
|--------------------|-----------------|----|----|-----------------|----|----|------------------------------------|-------------------------------------|------------------------------|
|                    | SMC             |    |    | SNC             |    |    |                                    |                                     |                              |
|                    | PACKAGE<br>TYPE |    |    | PACKAGE<br>TYPE |    |    |                                    |                                     |                              |
|                    | J               | JB | SB | J               | JB | SB |                                    |                                     |                              |
| 55325 <sup>†</sup> | X               | X  | X  | X               | X  | X  | Dual Sink/Source, 600 mA           | 13                                  | 6-21                         |
| 55326 <sup>†</sup> | X               | X  | X  | X               | X  | X  | Quad Sink, 600 mA                  | 14                                  | 6-36                         |
| 55327 <sup>†</sup> | X               | X  | X  | X               | X  | X  | Quad Source, 600 mA                | 15                                  | 6-36                         |
| 55329 <sup>*</sup> |                 |    |    |                 |    |    | Eight-Channel Core Driver, ±350 mA | 16                                  | 3-13                         |

<sup>†</sup>Pre-cap visual inspection as defined by T1 (Paragraph 6.1.2 of Bulletin CB-149 entitled "38510/MACH IV High Reliability Microelectronics Procurement Specifications MIL-STD-883).

<sup>\*</sup>This device is to be announced in custom 24-pin flat package designated RA.

# 38510/MACH IV PROCUREMENT SPECIFICATION

## PERIPHERAL DRIVERS

| CIRCUIT<br>TYPE | PROCESS FLOW    |    |    |   |                 |    |    |   | DESCRIPTION        | BURN-IN<br>CIRCUIT<br>FIGURE<br>NO. | DATA<br>SHEET<br>PAGE<br>NO. |
|-----------------|-----------------|----|----|---|-----------------|----|----|---|--------------------|-------------------------------------|------------------------------|
|                 | SNM             |    |    |   | SNC             |    |    |   |                    |                                     |                              |
|                 | PACKAGE<br>TYPE |    |    |   | PACKAGE<br>TYPE |    |    |   |                    |                                     |                              |
|                 | J               | JB | JP | L | J               | JB | JP | L |                    |                                     |                              |
| 55450B          | X               | X  |    |   | X               | X  |    |   | Dual               | 16                                  | 6-42                         |
| 55451B          |                 |    | X  | X |                 |    | X  | X | Dual Positive-AND  | 17                                  | 6-42                         |
| 55452B          |                 |    | X  | X |                 |    | X  | X | Dual Positive-NAND | 18                                  | 6-42                         |
| 55453B          |                 |    | X  | X |                 |    | X  | X | Dual Positive-OR   | 17                                  | 6-42                         |
| 55454B          |                 |    | X  | X |                 |    | X  | X | Dual Positive-NOR  | 18                                  | 6-42                         |
| 55460           | X               | X  |    |   | X               | X  |    |   | Dual               | 16                                  | 6-67                         |
| 55461           |                 |    | X  | X |                 |    | X  | X | Dual Positive-AND  | 17                                  | 6-67                         |
| 55462           |                 |    | X  | X |                 |    | X  | X | Dual Positive-NAND | 18                                  | 6-67                         |
| 55463           |                 |    | X  | X |                 |    | X  | X | Dual Positive-OR   | 17                                  | 6-67                         |
| 55464           |                 |    | X  | X |                 |    | X  | X | Dual Positive-NOR  | 18                                  | 6-67                         |

## SENSE AMPLIFIERS

| CIRCUIT<br>TYPE | PROCESS FLOW    |    |    |                 |    |    | DESCRIPTION                                    | BURN-IN<br>CIRCUIT<br>FIGURE<br>NO. | DATA<br>SHEET<br>PAGE<br>NO. |
|-----------------|-----------------|----|----|-----------------|----|----|--|-------------------------------------|------------------------------|
|                 | SNM             |    |    | SNC             |    |    |  |                                     |                              |
|                 | PACKAGE<br>TYPE |    |    | PACKAGE<br>TYPE |    |    |  |                                     |                              |
|                 | J               | JA | SB | J               | JA | SB |  |                                     |                              |
| 5524            |                 | X  |    |                 | X  |    | Dual Sense Amplifier, $\pm 4$ mV               | 19                                  | 7-3                          |
| 55232           |                 | X  |    |                 | X  |    | Dual Sense Amplifier, $\pm 4$ mV               | 19                                  | 7-3                          |
| 55234           |                 | X  |    |                 | X  |    | Dual Sense Amplifier, $\pm 4$ mV               | 19                                  | 7-3                          |
| 55236           |                 |    | X  |                 |    | X  | Dual Sense Amplifier/Data Register, $\pm 2$ mV | 20                                  | 7-59                         |
| 55237           |                 |    | X  |                 |    | X  | Dual Sense Amplifier/Data Register, $\pm 4$ mV | 20                                  | 7-59                         |

## 38510/MACH IV PROCUREMENT SPECIFICATION

### 3.0 38510/MACH IV PROGRAM

The Texas Instruments 38510/MACH IV Program includes a complete procurement document encompassing general specification MIL-M-38510 and MIL-STD-883. The 38510/MACH IV Program is a realistic cost-effective supplement to JAN, offering 38510/883 screening for those device types not yet covered by JAN specifications or those JAN circuits without adequate availability. The 38510/MACH IV Program device types may be cross-referenced to JAN circuit types, class, package and finish codes on page 12-23. The 38510/MACH IV Program places major emphasis on designing and building quality and reliability into the device, realizing that no specification or screening procedure can substitute for inherent reliability. It is realized that irrespective of lot quality, there will always be some small percentage of devices that are subject to early failure ("infant mortality"). The 38510/MACH IV screening will eliminate these early failures and serve to demonstrate with a high degree of statistical confidence that the required levels of quality and reliability have in fact been built into the device. The program is backed up by factory and distributor stocking programs on standard 38510/MACH IV Class B (SNC) devices, allowing quick delivery on most popular device types.

### 3.1 38510/MACH IV PROCESS FLOWS (1)

| MIL-STD 883             |            | CLASS C                | TI                     | CLASS B                | CLASS A                                 |
|-------------------------|------------|------------------------|------------------------|------------------------|---|
| TEST                    | METHOD     | SNM                    | SNA                    | SNC                    | SNH                                     |
| Pre-cap visual          | 2010.1     | Cond B                 | TI defined             | Cond B                 | Cond A                                  |
| Stabilization bake      | 1008       | 24 h/150°C             | 24 h/150°C             | 24 h/150°C             | 24 h/150°C                              |
| Thermal shock           | 1011       | —                      | —                      | —                      | 15 cycles                               |
| Temperature cycle       | 1010       | 10 cycles              | 10 cycles              | 10 cycles              | 10 cycles                               |
| Mechanical shock        | 2002       | —                      | —                      | —                      | Y <sub>1</sub>                          |
| Centrifuge <sup>4</sup> | 2001       | COND E; Y <sub>1</sub> | COND E; Y <sub>1</sub> | COND E; Y <sub>1</sub> | COND E; Y <sub>2</sub> , Y <sub>1</sub> |
| Fine leak               | 1014       | 5 x 10 <sup>-8</sup>   | 5 x 10 <sup>-8</sup>   | 5 x 10 <sup>-8</sup>   | 5 x 10 <sup>-8</sup>                    |
| Gross leak              | 1014       | Cond C                 | Cond C                 | Cond C                 | Cond C                                  |
| Electrical test         | Data sheet | —                      | 100%                   | 100%                   | 100%                                    |
| Burn-in at 125°C        | Sect. 3.8  | —                      | 168 h                  | 168 h                  | 240 h                                   |
| Electrical test         | Data sheet | 100%                   | 100%                   | 100%                   | 100%                                    |
| Group A-lot acceptance  | Data sheet | Sect. 3.3              | Sect. 3.3              | Sect.3.3               | Sect. 3.3                               |
| Radiographic inspection | 2012       | —                      | —                      | —                      | 100%                                    |
| External visual         | 2009       | 3X-20X                 | 3X-20X                 | 3X-20X                 | 3X-20X                                  |
| Pack & ship             | 2009       | STD                    | STD                    | STD                    | STD                                     |

1. Refer to TI Bulletin CB-149 for description of TEST METHODS AND CONDITIONS.

# 38510/MACH IV PROCUREMENT SPECIFICATION

## 3.2 38510/MACH IV RECOMMENDED USAGE

MIL-M-38510 provides for three reliability levels of processing and screening of integrated circuits, as defined in MIL-STD-883. Class A provides for the tightest level of processing and is intended for critical applications in missiles and manned spacecraft. Class B is provided for Hi-Rel avionics applications, while Class C is intended for less critical military applications. The reliability level required is determined by the System application, as shown in the following table.

| RECOMMENDED USE  | TYPICAL SYSTEM APPLICATIONS                              | MIL-STD-883 MIL-M-38510 CLASS | 38510/MACH IV CLASS |
|--|--|-------------------------------|---------------------|
| Where repair or replacement is readily accomplished and "down time" is not critical  | Prototype, noncritical ground systems                    | Class C                       | SNM55XXX            |
| Where repair or replacement is difficult or impossible and reliability is vital      | Complex industrial Nonmilitary avionics (Cost effective) | —                             | SNA55XXX            |
| Where repair or replacement is difficult or impossible and reliability is vital      | Avionics systems space satellite                         | Class B                       | SNC55XXX            |
| Where repair or replacement is difficult or impossible and reliability is imperative | Manned Space Program-NASA                                | Class A                       | SNH55XXX            |

For more information on processing levels, refer to TI Bulletin CB-149.

## 3.3 GROUP A CONFORMANCE

Group A conformance shall consist of the electrical parameters in the manufacturer's data sheet. If an inspection lot is made up of a collection of sublots, each sublot shall conform to Group A, as specified.

| SUBGROUP                           | LTPD (%)          |          |                     |                    |
|------------------------------------|-------------------|----------|---------------------|--------------------|
|                                    | LEVEL I<br>38510C | LEVEL II | LEVEL III<br>38510B | LEVEL IV<br>38510A |
| Subgroup 1<br>25° C, dc            | 5                 | 7        | 5                   | 5                  |
| Subgroup 2<br>High Temperature, dc | 10                | 10       | 7                   | 5                  |
| Subgroup 3<br>Low Temperature, dc  | 10                | 10       | 7                   | 5                  |
| Subgroup 4                         | 10                | 10       | 7                   | 5                  |

Dynamic and Switching Tests @ 25° C,

NOTE: Functional tests included in D.C. tests.

# 38510/MACH IV PROCUREMENT SPECIFICATION

## 3.4 CERTIFICATION

The manufacturer shall include a certificate of compliance with each shipment of parts if requested on the purchase order. This certificate shall indicate that all specified tests and requirements of this specification have been made or met, and that the lot of devices (identified by lot and/or batch number) are acceptable. The certificate shall bear the name and signature of the manufacturer's Quality Control representative, the date of acceptance or signing, and any pertinent notes as applicable.

## 3.5

**TABLE I  
MANUFACTURERS QUALIFICATION PROCEDURE**

| TEST   | MIL-STD-883<br>METHOD | CONDITIONS   | LTPD  |
|--|-----------------------|--|---|
| Subgroup 1                                   |                       |  |   |
| Physical Dimensions<br>Visual and Mechanical | 2008                  | Condition A & B  | 15  |
| Subgroup 2 <sup>1</sup>                      |                       |  |   |
| Solderability                                | 2003                  |  | 15  |
| Subgroup 3 <sup>2</sup>                      |                       |  |   |
| Thermal Shock                                | 1011                  | Condition B  |   |
| Temperature Cycling                          | 1010                  | Condition C  |   |
| Moisture Resistance                          | 1004                  | Omit step 7B and<br>Initial Conditioning                   |   |
| Critical Electrical<br>Parameters            | 5004                  | 25°C, DC -   | 15  |
| Subgroup 4 <sup>2</sup>                      |                       |  |   |
| Mechanical Shock                             | 2002                  | Condition B  |   |
| Vibration Variable<br>Freq.                  | 2007                  | Condition A  |   |
| Constant Acceleration                        | 2001                  | Condition E  |   |
| Critical Electrical<br>Parameters            | 5004                  | 25°C, DC -   | 15  |
| Subgroup 5 <sup>1</sup>                      |                       |  |   |
| Lead Fatigue                                 | 2004                  | Condition B2   |   |
| Fine Leak                                    | 1014                  | Condition A, Per Para.<br>4.3.7 Herein                     |   |
| Gross Leak                                   | 1014                  | Condition C, Per Para.<br>4.3.7 Herein                     | 15  |
| Subgroup 6 <sup>1</sup>                      |                       |  |   |
| Salt Atmosphere                              | 1009                  | Condition A, Omit<br>Initial Conditioning                  | 15  |
| Subgroup 7 <sup>2</sup>                      |                       |  |   |
| Storage Life                                 | 1008                  | 150°C, 1000 Hrs. Minimum                                   |   |
| Critical Electrical<br>Parameters            | 5004                  | 25°C, DC -   | 10  |
| Subgroup 8 <sup>2</sup>                      |                       |  |   |
| Operating Life                               | 1005                  | 125°C, 1000 Hrs. Minimum<br>Return to 25°C without<br>bias |   |
| Critical Electrical<br>Parameters            | 5004                  | 25°C, DC -   | 10  |
| Subgroup 9 <sup>1</sup>                      |                       |  |   |
| Bond Strength                                |                       |  | 10 devices<br>not greater<br>than 1%<br>defective |
| a. Thermocompressions                        | 2011                  | Condition B, D   |   |
| b. Ultrasonic                                | 2011                  | Condition B, D   |   |

1. Visual and/or hermetic end points hence electrical or visual rejects may be used, Reference MIL-STD-883, Method 5005, Para. 3.4.

2. Electrical end points only.



# 38510/MACH IV PROCUREMENT SPECIFICATION

3.6

**TABLE II**  
**LOT ACCEPTANCE/PERIODIC QUALIFICATION TESTS**  
**(GROUP B/GROUP C)**

**GROUP B**

| TEST   | MIL-STD-883<br>METHOD | CONDITIONS   | LEVEL IV | LTPD                | LEVEL I <sup>1</sup> |
|--|-----------------------|--|----------|---------------------|----------------------|
|  |                       |  | 38510A   | LEVEL III<br>38510B | 38510C               |
| <b>Subgroup 1</b>                            |                       |  |          |                     |                      |
| Physical Dimensions<br>Visual and Mechanical | 2008                  | Condition A  | 10       | 15                  | 20                   |
| <b>Subgroup 2</b>                            |                       |  |          |                     |                      |
| Marking Permanency<br>Visual and Mechanical  | 2008                  | Condition B, para. 3.2.1<br>Condition B per applicable<br>detail specification |          |                     |                      |
| Bond Strength 3 <sup>2</sup>                 | 2011                  | Condition B or D<br>2 grams for Au bonds<br>1 gram for Al bonds                | 10       | 15                  | 20                   |
| <b>Subgroup 3<sup>3</sup></b>                |                       |  |          |                     |                      |
| Solderability                                | 2003                  |  | 10       | 15                  | 15                   |
| <b>Subgroup 4<sup>3</sup></b>                |                       |  |          |                     |                      |
| Lead Fatigue<br>Fine Leak                    | 2004<br>1014          | Conditions B2<br>Conditions A or B, per<br>para. 4.3.7 of this spec.           |          |                     |                      |
| Gross Leak                                   | 1014                  | Condition C, per para. 4.3.8<br>of this spec.                                  | 10       | 15                  | 15                   |

**GROUP C**

|   |      |  |    |    |    |
|---|------|--|----|----|----|
| <b>Subgroup 1<sup>4</sup></b>                         |      |  |    |    |    |
| Thermal Shock   | 1011 | Condition B                              |    |    |    |
| Temp. Cycle   | 1010 | Condition C                              |    |    |    |
| Moisture Resistance                                   | 1004 | Omit Initial Cond. & step 7B             |    |    |    |
| Critical Electrical Parameters                        | 5004 | 25°C, DC                                 | 10 | 15 | 15 |
| <b>Subgroup 2<sup>4</sup></b>                         |      |  |    |    |    |
| Mechanical Shock                                      | 2002 | Condition B                              |    |    |    |
| Vibration Variable <sup>4</sup> Freq.                 | 2007 | Condition A                              |    |    |    |
| Constant Acceleration                                 | 2001 | Condition E                              |    |    |    |
| Critical Electrical Parameters                        | 5004 | 25°C, DC                                 | 10 | 15 | 15 |
| <b>Subgroup 3</b>                                     |      |  |    |    |    |
| Salt Atmosphere                                       | 1009 | Condition A Omit Initial<br>Conditioning | 10 | 15 | 15 |
| <b>Subgroup 4<sup>4</sup></b>                         |      |  |    |    |    |
| High Temp. Storage                                    | 1008 | 150°C, 1000 Hrs.                         |    |    |    |
| Critical Electrical Parameters                        | 5004 | 25°C, DC                                 | 7  | 7  | 7  |
| <b>Subgroup 5<sup>4</sup></b>                         |      |  |    |    |    |
| Operating Life Test<br>Critical Electrical Parameters | 1005 | 125°C, 1000 Hrs. Minimum<br>25°C, DC     | 5  | 5  | 5  |

1. Also applicable for Level II.

2. Bond strength test may be performed on samples randomly selected immediately following internal visual prior to sealing

3. See footnote 1 in Table I.

4. See footnote 2 in Table I.

# 38510/MACH IV PROCUREMENT SPECIFICATION


---

## 3.7 GROUP B/GROUP C PERIODIC DATA PLAN

All linear devices listed in section 2.0, after passing the 100% processing required by section 3.0, are then required to pass periodic Group B/Group C test as outlined in Section 3.6. Each quarter, devices are selected from each Generic family per the schedule shown below. After completion of all testing a report is compiled for each family showing all tests results. These reports are available for shipment with parts when funded on purchase order. Please contact a TI Field Sales Office for pricing.


GROUP B/GROUP C SCHEDULE

| GENERIC FAMILY | 1Q | 2Q | 3Q | 4Q |
|----------------|----|----|----|----|
| Memory Drivers | —  | —  | —  | —  |
| Sense Amps     | —  | —  | —  | —  |
| Line Drivers   | —  | —  | —  | —  |
| Line Receivers | —  | —  | —  | —  |




MIL-STD 883, METHOD 1015, CONDITION D  
SN55109 SN55110

FIGURE 1




MIL-STD 883, METHOD 1015, CONDITION A  
SN55113

FIGURE 2



MIL-STD 883, METHOD 1015, CONDITION A  
SN55114


FIGURE 3



MIL-STD 883, METHOD 1015, CONDITION D  
SN55121


FIGURE 4

# 38510/MACH IV PROCUREMENT SPECIFICATION




MIL-STD 883, METHOD 1015, CONDITION D  
SN55138

FIGURE 5




MIL-STD 883, METHOD 1015, CONDITION D  
SN55183

FIGURE 6




MIL-STD 883, METHOD 1015, CONDITION D  
SN55107B  
SN55108B

FIGURE 7




MIL-STD 883, METHOD 1015, CONDITION A  
SN55115

FIGURE 8



MIL-STD 883, METHOD 1015, CONDITION D  
SN55122


FIGURE 9



MIL-STD 883, METHOD 1015, CONDITION D  
SN55180

FIGURE 10

# 38510/MACH IV PROCUREMENT SPECIFICATION




MIL-STD 883, METHOD 1015, CONDITION D  
SN55182

FIGURE 11

| SEQ | INPUT |   |   |   |
|-----|-------|---|---|---|
|     | a     | b | c | d |
| 1   | H     | L | L | L |
| 2   | L     | H | L | L |
| 3   | L     | L | H | L |
| 4   | L     | L | L | H |


H = 3 V, L = 0 V  
Pulses applied sequentially at the rate of  
100,000 pps, D = 10%.



MIL-STD 883, METHOD 1015, CONDITION D  
SN55325  
FIGURE 12

| SEQ | INPUT |   |   |   |
|-----|-------|---|---|---|
|     | a     | b | c | d |
| 1   | H     | L | L | L |
| 2   | L     | H | L | L |
| 3   | L     | L | H | L |
| 4   | L     | L | L | H |

H = 3 V, L = 0 V  
Pulses applied sequentially at the rate of  
100,000 pps, D = 10%.




MIL-STD 883, METHOD 1015, CONDITION D  
SN55326

FIGURE 13

| SEQ | INPUT |   |   |   |
|-----|-------|---|---|---|
|     | a     | b | c | d |
| 1   | H     | L | L | L |
| 2   | L     | H | L | L |
| 3   | L     | L | H | L |
| 4   | L     | L | L | H |

H = 3 V, L = 0 V  
Pulses applied sequentially at the rate of  
100,000 pps, D = 10%.



MIL-STD 883, METHOD 1015, CONDITION D  
SN55327

FIGURE 14



# 38510/MACH IV PROCUREMENT SPECIFICATION

| SEQ | INPUT |   |   |   |   | SEQ | INPUT   |   |   |   |   |
|-----|-------|---|---|---|---|-----|---------|---|---|---|---|
|     | a     | b | c | d | e |     | (cont.) | a | b | c | d |
| 1   | L     | L | L | L | L | 17  | L       | L | L | H | L |
| 2   | L     | L | L | L | H | 18  | L       | L | L | H | H |
| 3   | H     | L | L | L | L | 19  | H       | L | L | H | L |
| 4   | H     | L | L | L | H | 20  | H       | L | L | H | H |
| 5   | L     | H | L | L | L | 21  | L       | H | L | H | L |
| 6   | L     | H | L | L | H | 22  | L       | H | L | H | H |
| 7   | H     | H | L | L | L | 23  | H       | H | L | H | L |
| 8   | H     | H | L | L | H | 24  | H       | H | L | H | H |
| 9   | L     | L | H | L | L | 25  | L       | L | H | H | L |
| 10  | L     | L | H | L | H | 26  | L       | L | H | H | H |
| 11  | H     | L | H | L | L | 27  | H       | L | H | H | L |
| 12  | H     | L | H | L | H | 28  | H       | L | H | H | H |
| 13  | L     | H | H | L | L | 29  | L       | H | H | H | L |
| 14  | L     | H | H | L | H | 30  | H       | L | H | H | H |
| 15  | H     | H | H | L | L | 31  | H       | H | H | H | L |
| 16  | H     | H | H | L | H | 32  | H       | H | H | H | H |

H = 3 V, L = 0 V

MIL-STD 883, METHOD 1015, CONDITION D  
SN55329


FIGURE 15



MIL-STD 883, METHOD 1015, CONDITION D  
SN55450B  
SN55460


FIGURE 16

# 38510/MACH IV PROCUREMENT SPECIFICATION



MIL-STD 883, METHOD 1015, CONDITION D  
 SN55451B SN55453B  
 SN55461 SN55463

FIGURE 17



MIL-STD 883, METHOD 1015, CONDITION D  
 SN55452B SN55454B  
 SN55462 SN55464


FIGURE 18



# 38510/MACH IV PROCUREMENT SPECIFICATION


| SEQ | INPUTS |   |
|-----|--------|---|
|     | a      | b |
| 1   | H      | L |
| 2   | L      | H |

H = 3 V, L = 0 V  
Pulses applied sequentially at the rate of 100,000 pps, D = 50%.



MIL-STD 883, METHOD 1015, CONDITION D  
SN5524 SN55232 SN55234

FIGURE 19



MIL-STD 883, METHOD 1015, CONDITION B  
SN55236 SN55237

FIGURE 20

# 38510/MACH IV PROCUREMENT SPECIFICATION

---

## 4.0 JAN MIL-M-38510 INTEGRATED CIRCUITS

The Texas Instruments JAN MIL-M-38510 Program provides production capability for Hi-Rel JAN IC's. MIL-M-38510 and MIL-STD-883 have been fully implemented to provide JAN MICROCIRCUITS for both military original equipment and logistic requirements.

Section 4.2 provides a convenient cross reference from the JAN part number to the corresponding standard catalog part number for ease in locating the commercial equivalent. Contact a TI Field Sales Office for information on JAN types currently qualified, or planned for future qualification by Texas Instruments in both Class B and Class C.

## 4.1 JAN RECOMMENDED USAGE

The following table defines the reliability classifications of MIL-M-38510 JAN IC's, and the intended areas of application. MIL-M-38510 recommends that for original equipment complements the device class appropriate to the need be used, while Class B is recommended for spare parts for logistic support.

| RECOMMENDED USE  | TYPICAL SYSTEM APPLICATIONS           | MIL-STD-883 MIL-M-38510 CLASS |
|--|---------------------------------------|-------------------------------|
| Where repair or replacement is readily accomplished and "down time" is not critical  | Prototype, noncritical ground systems | Class C                       |
| Where repair or replacement is difficult or impossible and reliability is vital      | Avionics systems, space satellite     | Class B                       |
| Where repair or replacement is difficult or impossible and reliability is imperative | Manned Space Program- NASA            | Class A                       |

When system designs utilize IC's not listed on the QPL or for which no slash sheets exist, the TI 38510/MACH IV Program may be used as the detail procurement specification. The 38510/MACH IV Program implements the processing and screening requirements of MIL-M-38510 and MIL-STD-883, and is intended as a supplement to the JAN slash sheets. For more information on the 38510/MACH IV Procurement Specification, refer to TI Bulletin CB-149.

# 38510/MACH IV PROCUREMENT SPECIFICATION

## 4.2 JAN INTEGRATED CIRCUITS AND TI CIRCUIT TYPE

| JAN NO          | CIRCUIT TYPE      |
|-----------------|-------------------|
| 38510/103-04BGC | 38510/SNC52111L   |
| 38510/103-04CGC | 38510/SNM52111L   |
| 38510/103-04BHC | 38510/SNC52111FA  |
| 38510/103-04CHC | 38510/SNM52111FA  |
| 38510/104-01BAC | No equivalent     |
| 38510/104-01CAC | No equivalent     |
| 38510/104-01BCB | 38510/SNC55107AJ  |
| 38510/104-01CCB | 38510/SNM55107AJ  |
| 38510/104-02BAC | 38510/SNC55108AFA |
| 38510/104-02CAC | 38510/SNM55108AFA |
| 38510/104-02BCB | 38510/SNC55108AJ  |
| 38510/104-02CCB | 38510/SNM55108AJ  |
| 38510/104-03BFC | 38510/SNC55114SB  |
| 38510/104-03CFC | 38510/SNM55114SB  |
| 38510/104-03BEB | 38510/SNC55114J   |
| 38510/104-03CEB | 38510/SNM55114J   |
| 38510/104-04BFC | 38510/SNC55115SB  |
| 38510/104-04CFC | 38510/SNM55115SB  |
| 38510/104-04BEB | 38510/SNC55115J   |
| 38510/104-04CEB | 38510/SNM55114J   |
| 38510/104-05BFC | 38510/SNC55113SB  |
| 38510/104-05CFC | 38510/SNM55113SB  |
| 38510/104-05BEB | 38510/SNC55113J   |
| 38510/104-05CEB | 38510/SNM55113J   |



# **IC Sockets and Interconnection Panels**



## IC SOCKETS AND INTERCONNECTION PANELS

Texas Instruments lines of off-the-shelf interconnection products are designed specifically to meet the performance needs of volume commercial applications. They provide both the economy of a standard product line and performance features developed after many year's experience with custom designs. Foremost among these is our ability to selectively bond a wrought gold stripe at the contact point. No waste. Reduced cost. Reliable contacts.

### Wrought Gold Contact

Plate a contact with gold and you get a better contact. More reliable, longer lasting. Increase the gold, you improve the contact. But gold is precious, so improved performance has to be costly – right? Wrong. Because now you can get the gold only where it is needed – at the point of contact.

How? With selective metallurgical bonding; a gold stripe inlay. Not porous plating, but durable wrought gold bonded to the contact by the same technology used to produce clad coins and thermostat metals.

Texas Instruments, Attleboro, Massachusetts, is the world's largest producer of these multimetals systems. We also know our way around electronics. The result? A full line of reliable, low cost, interconnection systems featuring an extra measure of gold where it's needed. Premium performance at no premium in price.

### IC Sockets

Texas Instruments family of IC sockets includes every type and size in common use today, and as wide a choice of contact materials as you'll find anywhere. Choose from open or closed entry *wire-wrapped*<sup>†</sup> sockets, standard or low profile solder tail sockets, cable plugs, and component platforms. Sizes from 8 to 40 pins.

### IC Panels

To match the industry's broadest line of IC sockets TI offers one of the industry's widest selections of off-the-shelf pin and socket panel products. Logic panels. Logic cards. Accessories. Add TI's custom design capability and wire wrapping for full service.

Additional information including pricing and delivery quotations may be obtained from your nearest TI Distributor, TI Representative, or:

Texas Instruments Incorporated  
Connector Product Marketing  
MS 11-1  
Attleboro, Massachusetts 02703  
Telephone: (617) 22-2800  
TELEX: ABORA927708

<sup>†</sup>Registered trademark of Gardner-Denver


# LOW PROFILE SOCKETS

## SOLDER TAIL


### C-93 SERIES GOLD CLAD CONTACTS

- Universal mounting and packaging
- Mylar anti-wicking wafer
- Stand-off tabs on base for solder flush
- Redundant contact points for low contact resistance, high reliability and repetitive insertion
- Closed entry construction

**SOLDER STANDOFF**



**IDENTIFICATION NOTCH FOR PIN NO. 1**





**TOLERANCE NON-CUMULATIVE**

**MATERIAL:**

- Body-glass filled nylon (GFN)
- Contact-copper nickel alloy
- Finish-see part number schedule


**NOTES:**


- Sockets meet requirements of Texas Instruments test specification TS-0005 and test report TR-0003
- Operating temperature  $-65^{\circ}\text{C}$  to  $\pm 150^{\circ}\text{C}$
- Contacts have redundant spring elements
- Accommodates standard-IC leads up to  $.024''$  square, rectangular, or  $.024''$  diameter
- Contact is designed and oriented in the plastic body to generate maximum possible contact pressure
- Socket is designed to achieve maximum density on boards
- Sockets may be mounted end to end on  $.100''$  centers continuous line or on  $.400''$  centers row to row
- Socket is designed to prevent IC leads from contacting P.C. board
- Closed entry feature provided to facilitate automatic IC insertion and protects the IC leads against damage

|  | 8 Pin | 14 Pin | 16 Pin | 18 Pin | 24 Pin |
|--|-------|--------|--------|--------|--------|
| <b>Dimension X <math>\pm .005</math></b> | .300  | .300   | .300   | .300   | .600   |
| <b>Dimension V <math>\pm .010</math></b> | .400  | .700   | .800   | .900   | 1.200  |
| <b>Dimension W (max)</b>                 | .400  | .400   | .400   | .400   | .700   |

### PART NO. SCHEDULE

| BLACK BODY |   |
|------------|---|
| Pins       |  |
| 8          | C930802   |
| 14         | C931402   |
| 16         | C931602   |
| 18         | C931802   |
| 24         | C932402   |

| WHITE BODY |   |
|------------|---|
| Pins       |  |
| 8          | C930803   |
| 14         | C931403   |
| 16         | C931603   |
| 18         | C931803   |
| 24         | C932403   |

**CONTACT FINISH**  
100 microinch min.  
gold stripe inlay



# STANDARD PROFILE SOCKET

## WIRE WRAP


C-82 SERIES PLATED CONTACTS • C-92 SERIES GOLD CLAD CONTACTS

## SOLDER TAIL


C-81 SERIES PLATED CONTACTS • C-91 SERIES GOLD CLAD CONTACTS

- Designed for low cost, reliable, high density production packaging
- Universal mounting and packaging capabilities
- 8 to 40 pin lead configurations
- Contacts accommodate .015" through .024" rectangular or round dual-in-line leads
- Wire wrap posts held to true position of .015" providing a true position of .020" on boards for efficient automatic wire wrapping

### WIRE WRAP



### SOLDER TAIL



#### MATERIAL:





- Body-glass filled nylon (GFN)
- Contact-phosphor bronze per QQ-B-750 (C-81) copper nickel alloy (C-91)
- Finish-see part number schedule

#### NOTES:





- Sockets meet requirements of Texas Instruments test specification TS-0003 and test report TR-0001
- Contacts are replaceable
- Contacts have redundant spring elements
- Cover is removable
- Contact is designed and oriented in the plastic body to generate maximum possible contact pressure
- Operating temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$
- Sockets are designed to achieve maximum density on boards and may be mounted .400" row to row centers
- Closed entry cover is provided to facilitate automatic insertion and protect IC leads against damage
- Accommodates standard IC leads up to .024" square, rectangular or .024" dia.
- Contact retention - 7 lbs. min.
- Sockets are capable of being automatically or semiautomatically wire wrapped

|                        | 8 Pin | 14 Pin | 16 Pin | 18 Pin | 24 Pin | 28 Pin | 36 Pin | 40 Pin |
|------------------------|-------|--------|--------|--------|--------|--------|--------|--------|
| Dimension V $\pm .010$ | .465  | .765   | .865   | .965   | 1.280  | 1.480  | 1.845  | 2.045  |
| Dimension W (max)      | .400  | .400   | .400   | .400   | .700   | .700   | .700   | .700   |
| Dimension X $\pm .005$ | .300  | .300   | .300   | .300   | .600   | .600   | .600   | .600   |
| Dimension Y $\pm .010$ | NA    | .400   | .400   | .400   | .500   | .500   | .800   | 1.000  |
| Dimension Z $\pm .005$ | .280  | .280   | .280   | .280   | .280   | .280   | .325   | .325   |

**WIRE WRAP**

|  |      | OPEN ENTRY  |   | CLOSED ENTRY  |   |
|--|------|---|---|---|---|
| PART NUMBER SCHEDULE   |      |  |  |  |  |
| Contact Finish   | Pins | Black Body  | White Body  | Black Cover   | White Cover   |
| Series C-81<br><br>200-400 microinch min tin per MIL-T-10727 | 8    | C810854   | C810855   | C810804   | C810805   |
|  | 14   | C811454   | C811455   | C811404   | C811405   |
|  | 16   | C811654   | C811655   | C811604   | C811605   |
|  | 18   | C811854   | C811855   | C811804   | C811805   |
|  | 24   | C812454   | C812455   | C812404   | C812405   |
|  | 28   | C812854   | C812855   | C812804   | C812805   |
|  | 36   |   |   | C813604   | C813605   |
|  | 40   |   |   | C814004   | C814005   |
| Series C-91<br><br>50 microinch min gold stripe inlay        | 8    | C910850   | C910851   | C910800   | C910801   |
|  | 14   | C911450   | C911451   | C911400   | C911401   |
|  | 16   | C911650   | C911651   | C911600   | C911601   |
|  | 18   | C911850   | C911851   | C911800   | C911801   |
|  | 24   | C912450   | C912451   | C912400   | C912401   |
|  | 28   | C912850   | C912851   | C912800   | C912801   |
|  | 36   |   |   | C913600   | C913601   |
|  | 40   |   |   | C914000   | C914001   |

**SOLDER TAIL**

|   |      | OPEN ENTRY  |   | CLOSED ENTRY  |   |
|---|------|---|---|---|---|
| PART NUMBER SCHEDULE  |      |  |  |  |  |
| Contact Finish  | Pins | Black Body  | White Body  | Black Cover   | White Cover   |
| Series C-82<br><br>30 microinch min gold per MIL-G-45204 over 50 microinch min nickel per QQ-N-290  | 8    | C820850   | C820851   | C820800   | C820801   |
|   | 14   | C821450   | C821451   | C821400   | C821401   |
|   | 16   | C821650   | C821651   | C821600   | C821601   |
|   | 18   | C821850   | C821851   | C821800   | C821801   |
|   | 24   | C822450   | C822451   | C822400   | C822401   |
|   | 28   | C822850   | C822851   | C822800   | C822801   |
|   | 36   |   |   | C823600   | C823601   |
|   | 40   |   |   | C824000   | C824001   |
| Series C-82<br><br>50 microinch min gold per MIL-G-45204 over 100 microinch min nickel per QQ-N-290 | 8    | C820852   | C820851   | C820802   | C820803   |
|   | 14   | C821452   | C821453   | C821402   | C821403   |
|   | 16   | C821652   | C821653   | C821602   | C821603   |
|   | 18   | C821852   | C821853   | C821802   | C821803   |
|   | 24   | C822452   | C822453   | C822402   | C822403   |
|   | 28   | C822852   | C822853   | C822802   | C822803   |
|   | 36   |   |   | C823602   | C823603   |
|   | 40   |   |   | C824002   | C824003   |
| Series C-82<br><br>200-400 microinch min tin per MIL-T-10727  | 8    | C820854   | C820855   | C820804   | C820805   |
|   | 14   | C821454   | C821455   | C821404   | C821405   |
|   | 16   | C821654   | C821655   | C821604   | C821605   |
|   | 18   | C821854   | C821855   | C821804   | C821805   |
|   | 24   | C822454   | C822455   | C822404   | C822405   |
|   | 28   | C822854   | C822855   | C822804   | C822805   |
|   | 36   |   |   | C823604   | C823605   |
|   | 40   |   |   | C824004   | C824005   |
| Series C-92<br><br>100 microinch min gold stripe inlay  | 8    | C920850   | C920851   | C920800   | C920801   |
|   | 14   | C921450   | C921451   | C921400   | C921401   |
|   | 16   | C921650   | C921651   | C921600   | C921601   |
|   | 18   | C921850   | C921851   | C921800   | C921801   |
|   | 24   | C922450   | C922451   | C922400   | C922401   |
|   | 28   | C922850   | C922851   | C922800   | C922801   |
|   | 36   |   |   | C923600   | C923601   |
|   | 40   |   |   | C924000   | C924001   |

# SOCKET PANELS

## STANDARD

D4 SERIES

- 180 position panel or multiples of 30 position with 14 or 16 position socket pattern
- I/O - 4 rows with 13 pins per row or 3 - 14 pin sockets
- Low cost standard hardware
- Available in 98 standard series
- Off-the-shelf availability

## SELECT-A-WRAP


D1 SERIES

- 180 position panel or multiples of 30 position with 14 or 16 position socket pattern
- I/O - 2 rows with 23 pins per row or 3 - 14 pin sockets
- Low cost standard hardware - no tooling
- Available in 98 standard series
- Off-the-shelf availability
- Uncommitted ground and power pin for custom design

## MULTIPURPOSE

Z3 SERIES / SELECT-A-WRAP

- Assemble your own custom panel with off-the-shelf hardware and sockets or Texas Instruments will assemble to your prints
- Holes on continuous .100 centers within rows .300 centers between rows
- Accepts 8, 14, 16, 18, 24, 28, 36, and 40 pin dual-in-line sockets, discrete component platforms and interfacing plugs
- Any pin may be soldered to power and ground with solder preform and bridging tabs



NOTE: Dimensions shown are nominal. Detail information and tolerances available on request (indicate series and group number).

### STANDARD SOCKETS

C-81 or C-91 series, 14 pin or 16 pin, closed entry sockets as designated in the Part No. Schedule at right. See pages 7 and 8 for complete socket information.





### C-81 SERIES SOCKETS

Body..... Glass filled nylon  
 Contact .... Phosphor bronze per QQ-B-750  
 Finish ..... 30 microinch min. gold per MIL-G-45204 over  
 50 microinch min. nickel per QQ-N-290



### C-91 SERIES SOCKETS

Body..... Glass filled nylon  
 Contact .... Copper nickel alloy  
 Finish ..... 50 microinch min. gold stripe inlay




STANDARD PANEL PART NO. SCHEDULE —D4 Series

| Group No.   | I/O Option     | Sockets Per Panel | C-81 Sockets | C-91 Sockets |
|---|----------------|-------------------|--------------|--------------|
| <b>Group I 14 Pin</b><br>PIN 14 ..... VCC<br>PIN 7 ..... GRD<br>    | SOCKETS        | 30                | D411211      | D411231      |
|   |                | 60                | D411212      | D411232      |
|   |                | 90                | D411213      | D411233      |
|   |                | 120               | D411214      | D411234      |
|   |                | 150               | D411215      | D411235      |
|   |                | 180               | D411216      | D411236      |
|   | FEED-THRU PINS | 30                | D411411      | D411431      |
|   |                | 60                | D411412      | D411432      |
|   |                | 90                | D411413      | D411433      |
|   |                | 120               | D411414      | D411434      |
|   |                | 150               | D411415      | D411435      |
|   |                | 180               | D411416      | D411436      |
| <b>Group II 14 Pin</b><br>PIN V ..... VCC<br>PIN G ..... GRD<br>    | SOCKETS        | 30                | D434211      | D434231      |
|   |                | 60                | D434212      | D434232      |
|   |                | 90                | D434213      | D434233      |
|   |                | 120               | D434214      | D434234      |
|   |                | 150               | D434215      | D434235      |
|   |                | 180               | D434216      | D434236      |
|   | FEED-THRU PINS | 30                | D434411      | D434431      |
|   |                | 60                | D434412      | D434432      |
|   |                | 90                | D434413      | D434433      |
|   |                | 120               | D434414      | D434434      |
|   |                | 150               | D434415      | D434435      |
|   |                | 180               | D434416      | D434436      |
| <b>Group III 16 Pin</b><br>PIN 16 ..... VCC<br>PIN 8 ..... GRD<br> | SOCKETS        | 30                | D423211      | D423231      |
|   |                | 60                | D423212      | D423232      |
|   |                | 90                | D423213      | D423233      |
|   |                | 120               | D423214      | D423234      |
|   |                | 150               | D423215      | D423235      |
|   |                | 180               | D423216      | D423236      |
|   | FEED-THRU PINS | 30                | D423411      | D423431      |
|   |                | 60                | D423412      | D423432      |
|   |                | 90                | D423413      | D423433      |
|   |                | 120               | D423414      | D423434      |
|   |                | 150               | D423415      | D423435      |
|   |                | 180               | D423416      | D423436      |
| <b>Group IV 16 Pin</b><br>PIN V ..... VCC<br>PIN G ..... GRD<br>  | SOCKETS        | 30                | D444211      | D444231      |
|   |                | 60                | D444212      | D444232      |
|   |                | 90                | D444213      | D444233      |
|   |                | 120               | D444214      | D444234      |
|   |                | 150               | D444215      | D444235      |
|   |                | 180               | D444216      | D444236      |
|   | FEED-THRU PINS | 30                | D444411      | D444431      |
|   |                | 60                | D444412      | D444432      |
|   |                | 90                | D444413      | D444433      |
|   |                | 120               | D444414      | D444434      |
|   |                | 150               | D444415      | D444435      |
|   |                | 180               | D444416      | D444436      |

SELECT-A-WRAP PANEL PART NO. SCHEDULE —D1 Series

| Group No.  | I/O Option     | Sockets Per Panel | C-81 Sockets | C-91 Sockets |
|--|----------------|-------------------|--------------|--------------|
| <b>Group II 14 Pin</b><br>VCC and GRD Uncommitted<br> | SOCKETS        | 30                | D114211      | D114231      |
|  |                | 60                | D114212      | D114232      |
|  |                | 90                | D114213      | D114233      |
|  |                | 120               | D114214      | D114234      |
|  |                | 150               | D114215      | D114235      |
|  |                | 180               | D114216      | D114236      |
|  | FEED-THRU PINS | 30                | D114311      | D114331      |
|  |                | 60                | D114312      | D114332      |
|  |                | 90                | D114313      | D114333      |
|  |                | 120               | D114314      | D114334      |
|  |                | 150               | D114315      | D114335      |
|  |                | 180               | D114316      | D114336      |
| <b>Group IV 16 Pin</b><br>VCC and GRD Uncommitted<br> | SOCKETS        | 30                | D124211      | D124231      |
|  |                | 60                | D124212      | D124232      |
|  |                | 90                | D124213      | D124233      |
|  |                | 120               | D124214      | D124234      |
|  |                | 150               | D124215      | D124235      |
|  |                | 180               | D124216      | D124236      |
|  | FEED-THRU PINS | 30                | D124311      | D124331      |
|  |                | 60                | D124312      | D124332      |
|  |                | 90                | D124313      | D124333      |
|  |                | 120               | D124314      | D124334      |
|  |                | 150               | D124315      | D124335      |
|  |                | 180               | D124316      | D124336      |

MULTIPURPOSE PANEL PART NO. SCHEDULE —Z3 Series

|  | I/O Option  | Rows  | Part No. |
|--|---|---|----------|
|  | no pins<br>2 x 23<br>I/O hole<br>pattern  |  | 9        |
| 18   |   |   | Z302100  |
| 27   |   |   | Z303100  |
| 36   |   |   | Z304100  |
| 45   |   |   | Z305100  |
| 2 x 23<br>feed-thru<br>pins  |  | 9   | Z301200  |
|  |   | 18  | Z302200  |
|  |   | 27  | Z303200  |
|  |   | 36  | Z304200  |
|  |   | 45  | Z305200  |
|  |   | 54  | Z306200  |

# PIN PANELS

## STANDARD D7 SERIES


## SELECT-A-WRAP D2 SERIES

## UNIVERSAL D3 SERIES





- Low profile – high density
- Immediate delivery
- Modular construction—1-6 modules per panel—30 patterns per module 14 or 16 pin patterns
- 4 lb minimum strip force
- 10 lb minimum pin push-out force
- Optional I/O interface

- Low cost – no tooling – standard hardware – off-the-shelf availability
- Uncommitted ground and power pin for custom design
- Optional feed-thru pins or pin-in-board terminal for I/O interface
- 4 lb minimum strip force
- 10 lb minimum push-out force



- Prototype/production
- Meets automatic wire wrapping tolerances
- Modular construction – up to 6 modules – 9 rows per module
- Accepts 8, 14, 16, 18, 24, 28, 36, and 40 pin dual-in-line packages, discrete component platforms and interfacing plugs





STANDARD PANEL PART NO. SCHEDULE -D7 Series

| Group No.   | I/O Option     | Pos. Per Panel | 2 Level Wrap | 3 Level Wrap |
|---|----------------|----------------|--------------|--------------|
| <b>Group I 14 Pin</b><br>PIN 14 ..... VCC<br>PIN 7 ..... GRD<br>    | PINS           | 30             | D711521      | D711511      |
|   |                | 60             | D711522      | D711512      |
|   | FEED-THRU PINS | 90             | D711523      | D711513      |
|   |                | 120            | D711524      | D711514      |
|   |                | 150            | D711525      | D711515      |
|   |                | 180            | D711526      | D711516      |
| <b>Group II 14 Pin</b><br>PIN V ..... VCC<br>PIN G ..... GRD<br>    | PINS           | 30             | D734521      | D734511      |
|   |                | 60             | D734522      | D734512      |
|   | FEED-THRU PINS | 90             | D734523      | D734513      |
|   |                | 120            | D734524      | D734514      |
|   |                | 150            | D734525      | D734515      |
|   |                | 180            | D734526      | D734516      |
| <b>Group III 16 Pin</b><br>PIN 16 ..... VCC<br>PIN 8 ..... GRD<br> | PINS           | 30             | D723521      | D723511      |
|   |                | 60             | D723522      | D723512      |
|   | FEED-THRU PINS | 90             | D723523      | D723513      |
|   |                | 120            | D723524      | D723514      |
|   |                | 150            | D723525      | D723515      |
|   |                | 180            | D723526      | D723516      |
| <b>Group IV 16 Pin</b><br>PIN V ..... VCC<br>PIN G ..... GRD<br>  | PINS           | 30             | D744521      | D744511      |
|   |                | 60             | D744522      | D744512      |
|   | FEED-THRU PINS | 90             | D744523      | D744513      |
|   |                | 120            | D744524      | D744514      |
|   |                | 150            | D744525      | D744515      |
|   |                | 180            | D744526      | D744516      |

SELECT-A-WRAP PANEL PART NO. SCHEDULE -D2 Series

| Group No.  | I/O Option     | Pos. Per Panel | 2 Level Wrap | 3 Level Wrap |
|--|----------------|----------------|--------------|--------------|
| <b>Group II 14 Pin</b><br>VCC and GRD Uncommitted<br> | PINS           | 30             | D214421      | D214411      |
|  |                | 60             | D214422      | D214412      |
|  | FEED-THRU PINS | 90             | D214423      | D214413      |
|  |                | 120            | D214424      | D214414      |
|  |                | 150            | D214425      | D214415      |
|  |                | 180            | D214426      | D214416      |
| <b>Group IV 16 Pin</b><br>VCC and GRD Uncommitted<br> | PINS           | 30             | D224421      | D224411      |
|  |                | 60             | D224422      | D224412      |
|  | FEED-THRU PINS | 90             | D224423      | D224413      |
|  |                | 120            | D224424      | D224414      |
|  |                | 150            | D224425      | D224415      |
|  |                | 180            | D224426      | D224416      |

UNIVERSAL PANEL PART NO. SCHEDULE -D3 Series

| PATTERN LAYOUT  | I/O Option  | Rows | 2 Level Wrap | 3 Level Wrap |
|---|---|------|--------------|--------------|
| Double sided board with power and ground planes connected to additional wire wrap terminations outside of contact row.<br> | no pins<br>2 x 23<br>I/O hole<br>pattern  | 9    | D381501      | D381500      |
|   |   | 18   | D382501      | D382500      |
|   |   | 27   | D383501      | D383500      |
|   |   | 36   | D384501      | D384500      |
|   |   | 45   | D385501      | D385500      |
|   |   | 54   | D386501      | D386500      |
| 50 contacts on .100 centers<br>2 x 23 feed-thru pins  |  | 9    | D381401      | D381400      |
|   |   | 18   | D382401      | D382400      |
|   |   | 27   | D383401      | D383400      |
|   |   | 36   | D384401      | D384400      |
|   |   | 45   | D385401      | D385400      |
|   |   | 54   | D386401      | D386400      |

# SOCKET CARDS

## STANDARD DO2 SERIES


- Low Cost
- 14 - 16 pin socket pattern – 60 position
- Standard ground and power pin commitment
- 8 standard designs
- Mates with dual 60 position edge connector

## MULTIPURPOSE DO SERIES/SELECT-A-WRAP


- Assemble your own custom logic cards with off-the-shelf hardware and sockets or Texas Instruments will assemble to your prints
- Accepts 8, 14, 16, 18, 24, 28, 36, and 40 pin dual-in-line packages, discrete component platforms and I/O plugs
- 60 position

### P/C BOARD MATERIAL


1/16 and 1/8 thick Glass Epoxy, 2 oz. Copper Circuitry both sides, Tin Plated



NOTE: Dimensions shown are nominal. Detail information and tolerances available on request (indicate series and group number).



**ADAPTER**  
Part no. Z501300



**EJECTOR KEYS**  
Material: Nylon  
Part no. Z501200 (1/8")  
Z501201 (1/16")

### DO Series MULTIPURPOSE CARD PART NO. SCHEDULE

| I/O        |          |
|------------|----------|
| Board Thk. | Part No. |
| 1/16"      | Z012510  |
| 1/8"       | Z011510  |

### DO2 Series

### STANDARD CARD PART NO. SCHEDULE

| Group No.  | Board Thk. | C-81 Sockets | C-91 Sockets |
|--|------------|--------------|--------------|
| Group I 14 Pin<br>PIN 14 .... VCC<br>PIN 7 ..... GRD   | 1/16"      | D022110      | D022130      |
|  | 1/8"       | D021110      | D021130      |
| Group II 14 Pin<br>PIN V ..... VCC<br>PIN G ..... GRD  | 1/16"      | D022310      | D022330      |
|  | 1/8"       | D021310      | D021330      |
| Group III 16 Pin<br>PIN 16 .... VCC<br>PIN 8 ..... GRD | 1/16"      | D022210      | D022230      |
|  | 1/8"       | D021210      | D021230      |
| Group IV 16 Pin<br>PIN V ..... VCC<br>PIN G ..... GRD  | 1/16"      | D022410      | D022430      |
|  | 1/8"       | D021410      | D021430      |

# PIN CARDS


## STANDARD DO1 SERIES

- Low profile – high density
- 14 - 16 pin pattern – 60 position
- 2 sided P/C board with ground and voltage connected to each pattern
- 4 lb minimum strip force
- 10 lb minimum pin push-out force
- Available on 1/16" or 1/8" P/C board

## UNIVERSAL DO1 SERIES



- Universal pattern accepts wide choice of dual-in-line packages
- 20 rows of 50 contacts per row on .100 X .300 grid
- Meets all requirements for automatic wire wrapping
- Available on 1/16" or 1/8" P/C board

High retention 4-leaf beryllium copper spring contacts



### DO1 Series STANDARD CARD PART NO. SCHEDULE

| Group No.   | Board Thk. | 2 Level Wrap | 3 Level Wrap |
|---|------------|--------------|--------------|
| <b>Group I 14 Pin</b><br>PIN 14 .... VCC<br>PIN 7 ..... GRD<br>   | 1/16"      | D012120      | D012110      |
|   | 1/8"       | D011120      | D011110      |
| <b>Group II 14 Pin</b><br>PIN V ..... VCC<br>PIN G ..... GRD<br>  | 1/16"      | D012320      | D012310      |
|   | 1/8"       | D011320      | D011310      |
| <b>Group III 16 Pin</b><br>PIN 16 .... VCC<br>PIN 8 ..... GRD<br> | 1/16"      | D012220      | D012210      |
|   | 1/8"       | D011220      | D011210      |
| <b>Group IV 16 Pin</b><br>PIN V ..... VCC<br>PIN G ..... GRD<br>  | 1/16"      | D012420      | D012410      |
|   | 1/8"       | D011420      | D011410      |



### DO1 Series UNIVERSAL CARD PART NO. SCHEDULE

| Board Thk. | 2 Level Wrap | 3 Level Wrap |
|------------|--------------|--------------|
| 1/16"      | D012520      | D012510      |
| 1/8"       | D011520      | D011510      |







TEXAS INSTRUMENTS  
INCORPORATED

The  
Interface  
Circuits  
Data  
Book

for  
Design  
Engineers