The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group





PART NUMBER 1602000-9701

DECEMBER 1978

TEXAS INSTRUMENTS

IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Copyright © 1978 Texas Instruments Incorporated

TABLE OF CONTENTS

1. INTRODUCTION

| 1.1 | General | 1-1 |
|-----|-----------------------|-----|
| 1.2 | Manual Organization | 1-1 |
| 1.3 | Specifications | 1-4 |
| 1.4 | Board Characteristics | 1-4 |
| 1.5 | Glossary | 1-4 |
| 1.6 | Applicable Documents | 1-8 |

2. INSTALLATION AND OPERATION

| 2.1 | General | 2-1 |
|-------|---------------------------|-----|
| 2.2 | Required Equipment | 2-1 |
| 2.3 | Unpacking | 2-2 |
| 2.4 | Power and Terminal Hookup | 2-2 |
| 2.4.1 | Power Supply Hookup | 2-2 |
| 2.4.2 | Terminal Hookup | 2-2 |
| 2.5 | Operation | 2-2 |
| 2.6 | Sample Programs | 2-4 |

3. TIBUG INTERACTIVE DEBUG MONITOR

| | 3.1 | General | 3-1 |
|---|--------|--|------|
| | 3.2 | TIBUG Commands | 3-1 |
| | 3.2.1 | Execute Under Breakpoint (B) | 3-3 |
| | 3.2.2 | CRU Inspect/Change (C) | 3-4 |
| | 3.2.3 | Dump Memory to Cassette/Paper Tape (D) | 3-5 |
| | 3.2.4 | Execute Command (E) | 3-7 |
| | 3.2.5 | Find Command (F) | 3-7 |
| | 3.2.6 | Hexadecimal Arithmetic (H) | 3-8 |
| | 3.2.7 | Load Memory From Cassette or Paper Tape (L) | 3-8 |
| | 3.2.8 | Memory Inspect/Change, Memory Dump (M) | 3-9 |
| | 3.2.9 | Inspect/Change User WP, PC, and ST Registers (R) | 3-10 |
| | 3.2.10 | Execute in Step Mode (S) | 3-11 |
| | 3.2.11 | TI 733 ASR Baud Rate (T) | 3-11 |
| | 3.2.12 | Inspect/Change User Workspace (W) | 3-12 |
| | 3.3 | User Accessible Utilities | 3-13 |
| | 3.3.1 | Write One Hexadecimal Character to Terminal (XOP 8) | 3-13 |
| | 3.3.2 | Read Hexadecimal Word From Terminal (XOP 9) | 3-14 |
| | 3.3.3 | Write Four Hexadecimal Characters to Terminal (XOP 10) | 3-14 |
| · | 3.3.4 | Echo Character (XOP 11) | 3-15 |
| | 3.3.5 | Write One Character to Terminal (XOP 12) | 3-15 |
| | 3.3.6 | Read One Character from Terminal (XOP 13) | 3-15 |
| | 3.3.7 | Write Message to Terminal (XOP 14) | 3-15 |
| | 3.4 | TIBUG Error Messages | 3-16 |
| | | | |

4. INSTRUCTION SET FOR THE TM 990/100M

| 4.1 | General | 4-1 |
|-------|--------------------|-----|
| 4.2 | User Memory | 4-1 |
| 4.3 | Hardware Registers | 4-1 |
| 4.3.1 | Program Counter | 4-2 |
| 4.3.2 | Workspace Pointer | 4-2 |

TABLE OF CONTENTS (Continued)

| | 4.3.3 | Status Register |
|------------|--------|---|
| | 4.4 | Software Registers 4-4 |
| | 4.5 | Instruction Formats and Addressing Modes 4-7 |
| | 4.5.1 | Direct Register Addressing 4-8 |
| | 4.5.2 | Indirect Register Addressing 4-8 |
| | 4.5.3 | Indirect Register Autoincrement Addressing 4-11 |
| | 4.5.4 | Symbolic Memory Addressing, Not Indexed 4-11 |
| | 4.5.5 | Symbolic Memory Addressing, Indexed 4-11 |
| | 4.6 | Instructions |
| | 4.6.1 | Format 1 Instructions |
| | 4.6.2 | Format 2 Instructions |
| | 4.6.3 | Format 3 Instructions |
| | 4.6.4 | Format 4 Instructions |
| | 4.6.5 | Format 5 Instructions |
| | 4.6.6 | Format 6 Instructions |
| | 4.6.7 | Format 7 Instructions |
| | 4.6.8 | Format 8 Instructions |
| | 4.6.9 | Format 9 Instructions |
| | 4.7 | Comparison of Jumps, Branches, XOP's 4-34 |
| 5 | THEOR | |
| J . | 5 1 | General 5-1 |
| | 52 | System Clock 5-1 |
| | 53 | Central Processing Unit 5-1 |
| | 54 | RESET and LOAD 5-3 |
| | 5.4 | Memory I/O Decoder 5-7 |
| | 5.5 | Pandom Access Memory 5-7 |
| | 5.0 | Read Only Memory 5-7 |
| | 5.2 | Offboard Expansion Buffers 5-8 |
| | 5.0 | TMS 9901 Parallel I/O Interrunts 5-8 |
| | 5.5 | TMS 9907 Faraner 1/0, Interface 5-15 |
| | 5.10 | Seriel I/O Interface 5-15 |
| | 5.12 | Wire-Wran Area |
| | 5.12 | Multidron Interface 5-15 |
| _ | 0.10 | |
| 6. | APPLIC | CATIONS |
| | 6.1 | General |
| | 6.2 | Wire-Wrap Additional On-Card TMS 9901 |
| | 6.3 | Parallel I/O Port Circuitry |
| | 6.4 | Off-Card Additional Handom Access Memory |
| | 6.5 | Add Off-Card IMS 9901 6-1 |
| | 6.6 | On-Board Communications Interrupt 6-1 |
| 7. | ΟΡΤΙΟ | NS |
| | 7.1 | General |
| | 7.2 | On-Board Memory Expansion |
| • | 7.2.1 | EPROM Expansion |
| | 7.2.2 | RAM Expansion |
| | 7.3 | Asynchronous Serial Communication |
| | 7.4 | RS-232-C and Teletypewriter Interfaces |
| | 7.5 | External System Reset |
| | 7.6 | Memory Map Change |
| | 7.7 | Line-By-Line Assembler |
| | 7.8 | TM 990/301 Microterminal |
| | 7.9 | OEM Chassis |
| | 7 10 | Interrupt from TMS 9902 |

TABLE OF CONTENTS (Concluded)

8. PROGRAMMING THE TM 990/100M MICROCOMPUTER

| 8.1 | General |
|-------|---|
| 8.2 | CRU Programming |
| 8.2.1 | General |
| 8.2.2 | CRU Addressing |
| 8.2.3 | CRU Timing |
| 8.2.4 | CRU Instructions |
| 8.3 | Interrupts |
| 8.3.1 | Interrupt Operation |
| 8.3.2 | Programmable Interrupts |
| 8.4 | Programming the Interval Timers |
| 8.4.1 | TMS 9901 Interval Timer |
| 8.4.2 | TMS 9902 Interval Timer |
| 8.5 | Context Switch to Another Program such as Monitor |
| 8.6 | I/O Programming with the TMS 9901 |

APPENDICES

- A WIRING TELETYPE MODEL 3320/SJE FOR TM 990/100M
- B EIA RS-232-C CABLING
- C ASCII CODE
- D BINARY, DECIMAL, AND HEXADECIMAL NUMBERING
- E PARTS LISTS
- F SCHEMATICS AND DIMENSIONAL DRAWING
- G 990 OBJECTIVE CODE FORMAT
- H P1, P2, AND P4 PIN ASSIGNMENTS
- I TM 990/301 MICROTERMINAL
- J EXAMPLE PROGRAMS

LIST OF ILLUSTRATIONS

| Figure 1-1 Figure 1-2 Figure 1-3 | TM 990/100M Microcomputer PC Board Principal TM 990/100M Components TM 990/100M Board Dimensions | 1-2 1-3 1-5 |
|--|--|-------------------|
| Figure 2-1 | Power Supply Hookup | 2-3 |
| Figure 2-2 | 743 KSR Terminal Hookup | 2-4 |
| Figure 3-1 | Memory Requirements for TIBUG | 3-2 |
| Figure 3-2 | CRU Bits Inspected by C Command | 3-4 |
| Figure 3-3 | 733 ASR Upper Switch Panel | 3-6 |
| Figure 3-4 | Tap Tabs | 3-6 |
| Figure 4-1 | Memory Map | 4-2 |
| Figure 4-2 | Status Register | 4-3 |
| Figure 4-3 | Workspace Example | 4-6 |
| Figure 4-4 | TM 990/100M Instruction Formats | 4-7 |
| Figure 4-5 | Direct Register Addressing Example | 4-9 |
| Figure 4-6 | Indirect Register Addressing Example 4 | -10 |
| Figure 4-7 | Indirect Register Autoincrement Addressing Example 4 | -10 |
| Figure 4-8 | Direct Memory Addressing Example 4 | -12 |

LIST OF ILLUSTRATIONS (Continued)

| Figure 4-9 | Direct Memory Addressing, Indexed, Example |
|---------------------------|---|
| Figure 4-10 | BLWP Example |
| Figure 4-11 | XOP Example |
| Figure 5-1 | TM 990/100M Block Diagram |
| Figure 5-2 | Crystal-Controlled Operation |
| Figure 5-3 | TMS 9900 Signals |
| Figure 5-5 | TMS 9900 CPU Flow Chart 5-6 |
| Figure 5-6 | External Instruction Decode Logic on TMS 9900 |
| Figure 5-7 | RESET and LOAD Logic |
| Figure 5-8 | Memory I/O Decoder |
| Figure 5-9 | Random Access Memory |
| Figure 5-10 | Read Only Memory |
| Figure 5-11 | Buffering of Control Signals to Connector P1 5-12 |
| Figure 5-12 | Buffering of Address and Data Signals to Connector P1 |
| Figure 5-13 | TMS 9901 External Logic 5-14 |
| Figure 5-14 | TMS 9902 External Logic 5-16 |
| Figure 5-15 | Serial I/O Interface |
| Figure 5-16 | Signals at Wire-Wrap Area 5-18 |
| Figure 5-17 | Multi-Drop Interface |
| Figure 6 1 | Devices Llead in Verieue Applications |
| Figure 6-1 | Signals at Wire Wrap Area 6.2 |
| Figure 6-3 | On-Board TMS 9901 Wiring 6-4 |
| Figure 6-4 | Parallel I/O Port 6-5 |
| Figure 6-5 | Off-Board Expansion of RAM |
| Figure 6-6 | Circuitry to Add TMS 9901 Off-Board |
| Figure 6-7 | Four Interrupt-Causing Conditions at TMS 9902 6-8 |
| | |
| Figure 7-1 | Memory Placement On Board 7-2 |
| Figure 7-2 | Jumpers and Capacitors Used for Option Selection |
| Figure 7-3 | Memory Expansion Maps |
| Figure 7-4 | Line-By-Line Assembler Output |
| Figure 7-5 | TM 990/301 Microterminal |
| Figure 7-6 | OEM Chassis |
| Figure /-/ | |
| Figure 8-1 | CRU Address in Register 12 vs. Address Bus Lines |
| Figure 8-2 | TMS 9900 CRU Interface Timing 8-5 |
| Figure 8-3 | LDCR Byte Instruction |
| Figure 8-4 | STCR Word Instruction |
| Figure 8-5 | Interrupt Trap Locations |
| Figure 8-6 | Dedicated Instruction and Wrokspace Areas for Interrrupts 3 and 4 |
| Figure 8-7 | Enabling and Triggering TMS 9901 Interval Timer |
| Figure 8-8 | Example of Code to Bun TMS 9901 Interval Timer 8.13 |
| | |
| Figure 8-9 | LDCR Word Execution to TMS 9901 |
| Figure 8-9 Figure 8-10 | LDCR Word Execution to TMS 9901 8-15 LDCR Byte Execution to TMS 9901 8-16 |

LIST OF ILLUSTRATIONS (Concluded)

| Figure 8-12 | STCR Byte Execution to TMS 9901 |
|--------------------------|---|
| Figure 8-13 | Test CRU Bit at TMS 9901 |
| Figure 8-14 | Set CRU Bit at TMS 9901 |
| Figure G-1 Figure G-2 | Object Code Example G-3 Source Code and Corresponding Object Code G-5 |
| Figure I-1 | TM 990/301 Microterminal I-2 |

LIST OF TABLES

| Table 3-1 Table 3-2 Table 3-3 Table 3-4 | TIBUG Commands 3-1 Command Syntax Conventions 3-3 User Accessible Utilities 3-13 TIBUG Error Messages 3-16 |
|--|--|
| Table 4-1 | Status Bits Affected by Instructions |
| Table 4-2 | Instruction Description Terms |
| Table 4-3 | Instruction Set, Alphabetical Index 4-15 |
| Table 4-4 | Instruction Set, Numerical Index |
| Table 4-5 | Comparison of Jumps, Branches, XOP's 4-34 |
| Table 5-1 | I/O Device Select Lines 5-10 |
| Table 6-1 Table 6-2 | I/O Pins at Wire-Wrap Area |
| Table 7-1 | Jumpers and Capacitors Used With Options |
| Table 8-1 | CRU Addressing Map |
| Table C-1 Table C-2 | ASCII Control Codes |
| Table D-1 Table D-2 | Hexadecimal/Decimal Conversion Chart D-5 Binary, Decimal, and Hexadecimal Equivalents D-6 |
| Table G-1 | Object Output Tags Supplied by Assemblers G-1 |
| Table H-1 Table H-2 Table H-3 | Chassis Interface Connector (P1) Signal Assignment |
| Table I-1 | EIA Cable Signals I-2 |

SECTION 1

INTRODUCTION

1.1 GENERAL

The Texas Instruments TM 990/100M is a self-contained microcomputer on a single printed-circuit board. The board's component side is shown in Figure 1-1. It contains features found on computer systems of much larger size including a Central Processing Unit (CPU) with hardware multiply and divide, programmable serial and parallel I/O lines, external interrupts, and a monitor to assist the programmer in program development and execution. Other features include (see Figure 1-2):

- TMS 9900 microprocessor based system: software is compatible with other members of the 990 family.
 - 256 x 16 bits of TMS 4042-2 random-access memory (RAM) expandable on board to 512 x 16 bits. Replacements are listed in Appendix E, Parts List.
 - 1K x 16 bits of TMS 2708 erasable programmable read-only memory (EPROM) expandable on board to 2K x 16 bits. Simple jumper modifications allow substitution of large TMS 2716 EPROM's (16K bits each) for the smaller TMS 2708's (8K bits). Four TMS 2716's allow EPROM expansion to 4K x 16 bits.

NOTE

Three board configurations are available. The characteristics of each are explained in paragraph 1.4.

- Buffered address, data, and control lines for off-board memory and I/O expansion.
- 3 MHz crystal-controlled clock.
- Interfaces to 20 mA current loop or RS-232-C terminals or to twisted-pair multidrop interface (see paragraph 1.4).
- Two programmable interval timers.
- User wire-wrap area surrounded by signal access pins; area adjacent to spare onboard 40-pin connector (P3).
- PROM memory decoders allow easy reassignment of memory map configuration.

1.2 MANUAL ORGANIZATION

Section 1 covers board specifications and characteristics. A glossary in paragraph 1.5 explains terms used throughout the manual.

Section 2 of this manual shows how to install, power up, and operate the TM 990/100 microcomputer with the addition of the following:

Power supply





FIGURE 1-2. PRINCIPAL TM 990/100M COMPONENTS

-<u></u>ω

- Data terminal (properly wired and connected)
- Connecting cables

Section 3 explains how you can communicate with the TM 990/100M using the *TIBUG* monitor (on board 999211-0001 only). This versatile monitor, complete with supervisor calls and operator communication commands facilitates the development and execution of software. Section 4 covers programming procedures including the instruction set, interrupts, extended operations (XOPs), context switching, and I/O programming.

Section 5 covers theory of operation with paragraphs keyed to schematics of specific areas of the TM 990/100M board. Section 6 contains application considerations, and Section 7 covers options including a microterminal and a line-by-line (no-label) assembler. Section 8 covers programming techniques and considerations.

1.3 GENERAL SPECIFICATIONS

Power Consumption:

| | +5 V | +12 V | –12 V |
|-------------------------------|-------|-------|--------|
| 256 words RAM, 1K words EPROM | 1.2 A | 0.2 A | 0.1 A |
| 256 words RAM, 2K words EPROM | 1.2 A | 0.2 A | 0.1 A |
| 512 words RAM, 1K words EPROM | 1.4 A | 0.2 A | 0.1, A |

Clock rate: 3 MHz

Baud Rates (set by *TIBUG* monitor):

110 baud, 300 baud, 1200 baud, 2400 baud

Memory Size:

RAM (TMS 4042-2's), 256 x 16 bits expandable on-board to 512 x 16 bits

EPROM (TMS 2708's), 1K x 16 bits expandable on-board to 2K x 16 bits

Optional EPROM (TMS 2716's), 2K x 16 bits expandable to 4K x 16 bits

Board Dimensions: See Figure 1-3.

1.4 BOARD CHARACTERISTICS

Different models of the TMS 990/100M microcomputer and identified by different assembly numbers. This number is in the lower left as shown in Figure 1-2. The different aspects of these boards as shipped from the factory are listed in Table 1-1.

1.5 GLOSSARY

The following are definitions of terms used with the TM 990/100M. Applicable areas in this manual are in parentheses.

Absolute Address: The actual memory address in quantity of bytes. Memory addressing is usually represented in hexadecimal from 0000_{16} to FFFF₁₆ for the TM 990/100M.

Alphanumeric Character: Letters, numbers, and associated symbols.



______ ວ້າ

TABLE 1-1. BOARD ASSEMBLY CHARACTERISTICS

| | | ····· | |
|--------------|--------------------------------|-----------------|------------------|
| ASSEMBLY NO. | I/O INTERFACE TYPES | EPROM* | RAM |
| 999211-0001 | RS-232-C (EIA) or Current Loop | 1K × 16 bits** | 256 x 16 bits** |
| 999211-0002 | Multidrop or RS-232-C only | 1K x 16 bits** | 256 x 16 bits** |
| 999211-0003 | Multidrop or RS-232-C only | 4K x 16 bits*** | 512 x 16 bits*** |

*Assembly 999211-0001 EPROM's contain *TIBUG* monitor; assemblies 999211-0002 and -0003 EPROM's are not programmed. **Two 2708 EPROM's and four 4042 RAM's.

***Four 2716 EPROM's and eight 4042 RAM's.

ASCII Code: A seven-bit code used to represent alphanumberic characters and control (Appendix C).

Assembler: Program that interprets assembly language source statements into object code.

Assembly Language: Mnemonics which can be interpreted by an assembler and translated into an object program (paragraph 4.6).

Bit: The smallest part of a word; it has a value of either a 1 or 0.

Breakpoint: Memory address where a program is intentionally halted. This is a program debugging tool.

Byte: Eight bits or half a word.

- Carry: A carry occurs when the most-significant bit is carried out in an arithmetic operation (i.e., resultant cannot be contained in only 16 bits), (paragraph 4.3.3.4).
- Central Processing Unit (CPU): The "heart" of the computer: responsibilities include instruction access and interpretation, arithmetic functions, I/O memory access. The TMS 9900 is the CPU of the TM 990/100M.

Chad: Dot-like paper particles resulting from the punching of paper tape.

- Command Scanner: A given set of instructions in the *TIBUG* monitor which takes the user's input from the terminal and searches a table for the proper code to execute.
- Context Switch: Change in program execution environment, includes new program counter (PC) value and new workspace area.
- CRU (Communications Register Unit): The TMS 9900's general purpose, command-driven input/output interface. The CRU provides up to 4096 directly addressable input and output bits (paragraph 8.2).
- Effective Address: Memory address resulting from interpretation of an instruction, required for execution of that instruction.

EPROM: See Read Only Memory.

Hexadecimal: Numerical notation in the base 16 (Appendix D).

- Immediate Addressing: An immediate or absolute value (16-bits) is part of the instruction (second word of instruction).
- Indexed Addressing: The effective address is the sum of the contents of an index register and an absolute (or symbolic) address (paragraph 4.5.3.5).
- Indirect Addressing: The effective address is the contents of a register (paragraph 4.5.3.2).
- Interrupt: Context switch in which new workspace pointer (WP) and program counter (PC) values are obtained from one of 16 interrupt traps in memory addresses 0000_{1.6} to 003E_{1.6} (paragraph 4.9).
- I/O: The input/output lines are the signals which connect an external device to the data lines of the TMS 9990.
- Least Significant Bit (LSB): Bit having the smallest value (smallest power of base 2); represented by the right-most bit.
- Link: The process by which two or more object code modules are combined into one, with cross-referenced label address locations being resolved.
- Load: Transfer control to the operating system through the equivalent of a BLWP instruction to vectors in upper memory (FFFC16 and FFFE16). See Reset.
- Loader: Program that places one or more absolute or relocatable object programs into memory (Appendix G).

Machine Language: Binary code that can be interpreted by the CPU (Table 4-4).

- Monitor: A program that assists in the real-time aspects of program execution such as operator command interpretation and supervisor call execution. Sometimes called supervisor (Section 3).
- Most Significant Bit (MSB): Bit having the most value; the left-most bit representing the highest power of base 2. This bit is used to show sign with a 1 indicating negative and a 0 indicating positive.
- Object Program: The hexadecimal interpretations of source code output by an assembler program. This is the code executed when loaded into memory.
- One's Complement: Binary representation of a number in which the negative of the number is the complement or inverse of the positive number (all ones become zeroes, vice versa). The MSB is one for negative numbers and zero for positive. Two representations exist for zero: all ones or all zeroes.

Op Code: Binary operation code interpreted by the CPU to execute the instruction (paragraph 4.5.1).

- Overflow: An overflow occurs when the result of an arithmetic operation cannot be represented in two's complement (i.e., in 15 bits plus sign bit), (paragraph 4.3.3.5).
- Parity: Means for checking validity of a series of bits, usually a byte. Odd parity means an odd number of one bits; even parity means an even number of one bits. A parity bit is set to make all bytes conform to the selected parity. If the parity is not as anticipated, an error flag can be set by software. The parity jump instruction can be used to determine parity (paragraph 4.3.3.6).
- Program Counter (PC): Hardware register that points to the next instruction to be executed or next word to be interpreted (paragraph 4.3.1).

PROM: See Read Only Memory.

Random Access Memory (RAM): Memory that can be written to as well as read from (vs. ROM).

- Read Only Memory (ROM): Memory that can only be read from (can't change contents). Some can be programmed (PROM) using a PROM burner. Some PROM's can be erased (EPROM's) by exposure to ultraviolet light.
- RESET: Transfer control to the operating system through the equivalent of a BLWP instruction to vectors in lower memory (000016 and 000216). See Load.
- Source Program: Programs written in menmonics that can be translated into machine language (by an assembler).
- Status Register (ST): Hardware register that reflects the outcome of a previous instruction and the current interrupt mask (paragraph 4.3.3).

Supervisor: See Monitor

Utilities: A unique set of instructions used by different parts of the program to perform the same function. In the case of *TIBUG*, the utilities are the I/O XOP's (paragraph 3.3).

Word: Sixteen bits or two bytes.

Workspace Pointer (WP): Hardware register that contains the memory address of the beginning (register 0) of the workspace area (paragraph 4.3.2).

1.6 APPLICABLE DOCUMENTS

The following is a list of documents that provide supplementary information for the TM 990/100M user.

- TMS 9900 Microprocessor Data Manual
- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communication Controller (Data Manual)
- Model 990 Computer, TMS 9900 Microprocessor Assembly Language Programmer's Guide (P/N 943441-9701)
- TM 990/301 Microterminal
- TM 990/401 TIBUG Monitor Listing
- TM 990/402 Line-By-Line Assembler
- TM 990/402L Line-By-Line Assembler Listing

Workspace Register Area: Sixteen words, designated registers 0 to 15, located in RAM for use by the executing program (paragraph 4.4).

SECTION 2

INSTALLATION AND OPERATION

2.1 GENERAL

This section explains procedures for unpacking and setting up the TM 990/100M board for operation.

2.2 REQUIRED EQUIPMENT

- (1) Volt-ohmmeter
- (2) Soldering iron, electrical solder
- (3) 24 AWG insulated stranded wire
- (4) 18 AWG insulated stranded wire
- (5) Connectors
 - 100-pin, 0.125 in. C-C, wire-wrap PCB edge connector such as:
 - TI H321150
 - Amphenol 225-804-50
 - Viking 3VH50/9N05
 - Elco 00-6064-100-061-001
 - 40-pin, 0.1 in. C-C, wire-wrap PCB edge connector such as:
 - TI H311120
 - Viking 3VH20/IJND5
 - 25-pin RS-232 style (plug)
 - ITT DB25P
 - TRW CINCH DB25P
- (6) Power Supplies

| Voltage | Reg. | Current |
|---------|------|---------|
| +5 V | ±3% | 1.3 A |
| –12 V | ±3% | 0.2 A |
| +12 V | ±3% | 0.1 A |

- (7) Terminal such as:
 - Texas Instruments 743 KSR or 733 KSR/ASR (see Appendix B)
 - Teletype Model 3320/5JE (see Appendix A). This current-loop terminal is useable with board assembly 999211-0001 only
 - RS-232-C compatible terminal (see Appendix B).

2.3 UNPACKING

Take the TM 990/100M board from its carton and remove the protective wrapping.

Check the board for any abnormalities that could have occurred in shipping. Report any discrepancies to your supplier.

2.4 POWER AND TERMINAL HOOKUP

These procedures assume that user has the following configuration:

- TM 990/100M board with two TMS 2708 erasable, programmable read-only memories (EPROM's).
- Texas Instruments Model 743 KSR terminal.

It is also assumed that jumper configuration is as shipped by the factory (J1, J2, J3, and J4 installed). See Figure 7-2.

For other memory configurations, see paragraph 7.2 for applicable jumper connections.

For other terminals, contact the manufacturer for correct wiring. Hookup to a Teletype model 3320/5JE is explained in Appendix A. Hookup for other RS-232-C compatible terminals is explained in Appendix B.

CAUTION

Be very cautious to avoid applying incorrect voltage levels to the TM 990/100M. Texas Instruments assumes no responsibility for damage caused by improper wiring or voltage application by the user.

2.4.1 POWER SUPPLY HOOKUP

Figure 2-1 shows how to connect voltage to the TM 990/100M through connector P1. Be careful to use the correct pins as numbered on the board; these pin numbers may not correspond to the numbers on the particular edge connector used.

The table in Figure 2-1 shows suggested color coding for the power supply plugs. To prevent incorrect connection, label the top side of the edge connector "TOP" and the bottom "TURN OVER."

2.4.2 TERMINAL HOOKUP

Figure 2-2 shows how to connect the TM 990/100M to the 743 KSR terminal through connector P2. A DEI5S connector attaches to the terminal; a DB25P connector attaches to P2 on the board. Point-to-point connections between the connectors are shown in the table.

Because this is an RS-232-C type terminal, make sure that jumper J11 is removed and that jumper J7 is in the EIA position (Figure 7-2).

2.5 OPERATION

(1) Verify that all wiring has been correctly connected.





| VOLTAGE | P1 PIN* | SUGGESTED PLUG COLORS |
|---------|---------|-----------------------|
| +5V | 3, 4 | RED |
| +12V | 75, 76 | BLUE |
| -12V | 73, 74 | GREEN |
| GND | 1, 2 | BLACK |

*ON BOARD, ODD-NUMBERED PADS ARE DIRECTLY BENEATH EVEN-NUMBERED PADS.

A0001417

FIGURE 2-1. POWER SUPPLY HOOKUP

CAUTION

Before connecting the power supply to P1, use a volt-ohmmeter to verify that correct voltages are present as shown in Figure 2-2.

- (2) Set the 743 KSR data terminal switches to the following:
 - LOW SPEED switch to high speed (30 characters per second).
 - HALF DUP switch to full duplex.
 - ON LINE switch to ON LINE.

DB25P **DE15S TO 743 DATA** TO P2 ON TM 990/100M TERMINAL 4 CONDUCTOR CABLE, 24 AWG INSULATED STRANDED WIRE

CONNECTIONS **PIN ON DE15S PIN ON DB25P** SIGNAL 2 XMIT 13 12 RECV 3 DCD 11 8 GND 1 7

A0001418

FIGURE 2-2. 743 KSR TERMINAL HOOKUP

- (3) Apply power to board and data terminal.
- (4) Press the RESET switch on the board (see Figure 1-2).
- (5) Press the "A" key on the terminal.
- (6) The *TIBUG* monitor (assembly 999211-0001 only) will be called up and print a message on the terminal. Following the message, a question mark will be printed on a new line. This is a request to input a command to the *TIBUG* command scanner. Commands are explained in detail in Section 3 and assembly language is presented in Section 4.

NOTE

If control is lost during operation, return control back to monitor by repeating steps (4) and (5).

2.6 SAMPLE PROGRAMS

2.6.1 SAMPLE PROGRAM 1

The following is a sample program you can input using the *TIBUG* commands M (paragraph 3.2.8), R (paragraph 3.2.9), and E (paragraph 3.2.4). (*TIBUG* is on assembly 999211-0001 only).

(1) Enter the M command with a hexadecimal address of FE00.

(2) Enter the following values into memory beginning at hexadecimal address FEOO by using the space bar with the M command as described in paragraph 3.2.8.

| | ENTER VALUE | ASSEMBLY LANGUAGE MNEMONICS |
|------|----------------|-----------------------------------|
| FE00 | 2FA0 | XOP @ > FE08, 14 |
| FE02 | FE08 | |
| FE04 | 0460 | B @>80 |
| FE06 | 0080 | |
| FE08 | 4849 | TEXT 'HI' |
| FE0A | 0A0D | DATA > 0A0D |
| FE0C | 0700 | DATA > 0700 |

Exit the M command with a carriage return. The monitor will print a question mark.

- (3) Use the R command to set the value 'FE00' into the P register (Program Counter).
- (4) Use the E command to execute the program.
- (5) The message HI will print on the printer, followed by a line feed, carriage return, and bell.
 Your terminal printout should look like the following:

```
?M FE00
FE00=2FA0
            2FA0
            FE08
FE02=FE08
FE04=0460
            0460
FE06=0080
            0080
FE08=4849
            4849
FE0A=0A0D
            OHOD
            0700
FE0C=0700
?R
W = 0B80
P = FE00
        FE00
?E HI
```

You can re-execute your program by repeating steps (3) and (4).

2.6.2 SAMPLE PROGRAM 2

Using steps 1 to 5 in pragraph 2.6.1, enter and execute the following program which has been assembled by the optional TM 990/402 Line-By-Line Assembler.

```
FE00 2FA0 XDP @>FE08,14
FE02 FE08
FE04 0460 B @>0080
FE06 0080
FE08 434F &CONGRATULATIONS. YOUR PROGRAM WORKS!
FE0A 4E47
FE0C 5241
```

| FE0E | 5455 | |
|------|------|--------|
| FE10 | 4041 | |
| FE12 | 5449 | |
| FE14 | 4F4E | |
| FE16 | 532E | |
| FE18 | 2059 | |
| FE1A | 4F55 | |
| FE1C | 5220 | |
| FE1E | 5052 | |
| FE20 | 4F47 | |
| FE22 | 5241 | |
| FE24 | 4D20 | |
| FE26 | 574F | |
| FE28 | 524B | |
| FE2A | 5321 | |
| FE2C | 0707 | +>0707 |
| FE2E | 0700 | +>0700 |

You can re-execute this program by repeating steps (3) and (4) in paragraph 2.6.1.

Figure 8-8 in Section 8 (Programming the TM 990/100M Microcomputer) contains an exercise program in executing the interval timer on the TM 9901. Appendix J contains larger programs that can be loaded and executed.

SECTION 3

TIBUG INTERACTIVE DEBUG MONITOR

3.1 GENERAL

TIBUG is debug monitor which provides an interactive interface between the user and the TM 990/100M. It is supplied by the factory on assembly 999211-0001 only and is available as an option, supplied on two 2708 EPROM's.

TIBUG occupies EPROM memory space from memory address (M.A.) 0080_{16} as shown in Figure 3-1. *TIBUG* uses four workspaces in 40 words of RAM memory. Also in this reserved RAM area are the restart vectors which initialize the monitor following single step execution of instructions.

The *TIBUG* monitor provides seven software routines that accomplish special tasks. These routines, called in user programs by the XOP machine instruction, perform tasks such as writing characters to a terminal. XOP utility instructions are discussed in detail in paragraph 4.6.9.

All communication with *TIBUG* is through a 20 mA current loop or RS-232-C device. *TIBUG* is initialized as follows:

- Press the RESET pushbutton (Figure 1-2). The monitor is called up through interrupt trap 0.
- Enter the character 'A' at the terminal. *TIBUG* uses this input to measure the width of the start bit and set the TMS 9902 Asynchronous Communication Controller (ACC) to the correct baud rate.
- **TIBUG** prints an initialization message on the terminal. On the next line it prints a question mark indicating that the command scanner is available to interpret terminal inputs.
- Enter one of the commands as explained in paragraph 3.2.

3.2 TIBUG COMMANDS

TIBUG commands are listed in Table 3-1.

TABLE 3-1. TIBUG COMMANDS

| INPUT | RESULTS | PARAGRAPH |
|-------|--|-----------|
| В | Execute under Breakpoint | 3.2.1 |
| · c | CRU Inspect/Change | 3.2.2 |
| D | Dump Memory to Cassette/Paper Tape | 3.2.3 |
| E | Execute | 3.2.4 |
| F | Find Word/Byte in Memory | 3.2.5 |
| н | Hex Arithmetic | 3.2.6 |
| L | Load Memory from Cassette/Paper Tape | 3.2.7 |
| м | Memory Inspect/Change | 3.2.8 |
| R | Inspect/Change User WP, PC, and ST Registers | 3.2.9 |
| S | Execute in Step Mode | 3.2.10 |
| т | 1200 Baud Terminal | 3.2.11 |
| w | Inspect/Change Current User Workspace | 3.2.12 |



FIGURE 3-1. MEMORY REQUIREMENTS FOR TIBUG

Conventions used to define command syntax in this paragraph are listed in Table 3-2.

| CONVENTION SYMBOL | EXPLANATION |
|----------------------|---|
| <> | Items to be supplied by the user. The term within the angle brackets is a generic term. |
| [] | Optional Item — May be included or omitted at the user's discretion. Items not included in brackets are required. |
| { } | One of several optional items must be chosen. |
| (CR) | Carriage Return |
| Λ | Space Bar |
| LF | Line Feed |
| R or Rn | Register (n = 0 to 15) |
| WP | Current User Workspace Pointer contents |
| PC | Current User Program Counter contents |
| sт | Current User Status Register contents |

TABLE 3-2. COMMAND SYNTAX CONVENTIONS

NOTE

Except where indicated otherwise, no space is necessary between the parts of these commands. All numeric input is assumed to be hexadecimal; the last four digits input will be the value used. Thus a mistaken numerical input can be corrected by merely making the last four digits the correct value. If fewer than four digits are input, they are right justified.

3.2.1 EXECUTE UNDER BREAKPOINT (B)

3.2.1.1 Syntax

B < address > < (CR) >

3.2.1.2 Description

This command is used to execute instructions from one memory address to another (the stopping address is the breakpoint). When execution is complete, WP, PC, and ST register contents are displayed and control is returned back to the monitor command scanner. Program execution begins at the address in the PC (set by using the R command). Execution terminates at the address specified in the B command, and a banner is output showing the contents of the hardware WP, PC, and ST registers in that order.

The address specified must be in RAM and must be the address of an instruction. The breakpoint is controlled by a software interrupt, XOP 15.

If no address is specified, the B command defaults to an E command, where execution continues with no halting point specified.

EXAMPLE:

?B FC06 BP FFB0 FC06 E400 ?

3.2.2 CRU INSPECT/CHANGE (C)

3.2.2.1 Syntax

C < CRU software base address > < count > < (CR) >

3.2.2.2 Description

The Communication Register Unit (CRU) input bits from "CRU software base address" to ("CRU software base address" + 2("count")-2) are displayed right justified in a 16-bit hexadecimal representation. "CRU address" is a 16-bit value in bits 0 to 15; this is the same as the contents of register 12 as used by the CRU instructions (paragraphs 4.6.9 and 812). Up to 16 CRU bits may be displayed. The corresponding CRU output bits may be altered following input bit display by keying in desired hexadecimal data, right justified. A carriage return following data output forces a return to the command scanner. A minus sign (-) or a space causes the same CRU input bits to be displayed again. Defaults for "CRU software base address" and "count" are 0 (M.A. 0000) and 0 (count of 16) respectively. "Count" is a hexadecimal value of 0 to F₁₆ with 0 indicating 16₁₀

The CRU inspect/change monitor command displays from 1 to 16 CRU bits, right justified. The command syntax includes the CRU address and the number of CRU bits to be displayed. The CRU address is the 16-bit contents of R12 as explained in paragraph 8.2.2 (vs. the CRU hardware base address in bits 3 to 14 of R12); thus the user must use 2 X CRU software base address. This is shown in Figure 3-2 where 100_{16} is specified in the command to display values beginning with CRU bit 80_{16} .



(2)

Set value of eight CRU output bits at CRU software base address 2016; new value is 0216.

(3) Check changes in CRU input bit 0. 7C 0, 1 0000=0001 -0000=0001 -0000=0001 -0000=0001 -0000=00FF -0000=0001 \leftarrow CARRIAGE RETURN ENTERED 7

(4)

Check to see if the TMS 9901 is in the interrupt mode (zero) or clock mode (one);

7℃ 100 0100=FFFE ← ZERO INDICATES INTERRUPT MODE

3.2.3 DUMP MEMORY TO CASSETTE/PAPER TAPE (D)

3.2.3.1 Syntax

 $D < start address > \{ \Lambda \} < stop address > \{ \Lambda \} < entry address > \{ \Lambda \} IDT = < name > < \Lambda >$

3.2.3.2 Description

Memory is dumped from "start address" to "stop address." "Entry address" is the address in memory where it is desired to begin program execution. After entering a space or comma following the entry address, the monitor responds with an "IDT=" prompt asking for an input of up to eight characters that will identify the program. This program ID will be output when the program is loaded into memory using the *TIBUG* loader, code will be dumped as non-relocatable data in 990 object record format with absolute load ("start address") and entry addresses specified. Object record format is explained in Appendix G.

MONITOR PROMPT

After entering the D command, the monitor will respond with "READY Y/N" and wait for a Y keyboard entry indicating that the receiving device is ready. This allows the user to verify switch settings, etc., before proceeding with the dump.

3.2.3.3 Dump to Cassette Example

The terminal is assumed to be a Texas Instruments 733 ASR or equivalent. The terminal must have automatic device control (ADC). This means that the terminal recognizes the four tape control characters DC1, DC2, DC3, and DC4.

The following procedure is carried out prior to answering the "READY Y/N" query (Figure 3-3):

- (1) Load a cassette in the left (No. 1) transport on the 733 ASR.
- (2) Place the transport in the "RECORD" mode.
- (3) Rewind the cassette.

- (4) Load the cassette. If the cassette does not load, it may be write protected. The write protect hole is on the bottom right side of the cassette (Figure 3-4). Cover it with the tab provided with the cassette. Now repeat steps 1 through 4.
- (5) The KEYBOARD, PLAYBACK, RECORD, and PRINTER LOCAL/OFF/LINE switches must be in the LINE position.
- (6) Place the TAPE FORMAT switch in the LINE position.
- (7) Answer the "READY Y/N" query with a "Y"; the "Y" will not be echoed.



FIGURE 3-3. 733 ASR MODULE ASSEMBLY (UPPER UNIT) SWITCW PANEL



FIGURE 3-4. TAPE TABS

3.2.3.4 Dump to Paper Tape

The terminal is assumed to be an ASR 33 teletypewriter. The following steps should be completed carefully to avoid punching stray characters:

- (1) Enter the command as described in paragraph 3.2.3.1. Do not answer the "READY Y/N" query yet.
- (2) Change the teletype mode from ON LINE to LOCAL.
- (3) Turn on the paper tape punch and press the RUBOUT key several times, placing RUBOUTS at the beginning of the tape for correct-reading/program-loading.
- (4) Turn off the paper tape punch, and reset the teletype mode to LINE. (This is necessary to prevent punching stray characters).
- (5) Turn on the punch and answer the "READY Y/N" query with "Y". The Y will not be echoed.
- (6) Punching will begin. Each file is followed by 60 rubout characters. When these characters appear (identified by the constant punching of all holes) the punch must be turned off.

3.2.4 EXECUTE COMMAND (E)

3.2.4.1 Syntax

Ε

3.2.4.2 Description

The E command causes task execution to begin at current values in the Workspace Pointer and Program Counter.

Example: E

3.2.5 FIND COMMAND (F)

3.2.5.1 Syntax

 $\mathsf{F} < \mathsf{start} \ \mathsf{address} > \{ \Lambda \} < \mathsf{stop} \ \mathsf{address} > \{ \Lambda \} < \mathsf{value} > \{ (\overline{\mathsf{CR}}) \}$

3.2.5.2 Description

The contents of memory locations from "start address" to "stop address" are compared to "value". The memory addresses whose contents equal "value" are printed out. Default value for start address is 0. The default for "stop address" is 0. The default for "value" is 0.

If the termination character of "value" is a minus sign, the search will be from "start address" to "stop address" for the right byte in "value". If the termination character is a carriage return, the search will be a word mode search.

EXAMPLE:

| ?F | 0,20 | FFFF - | - CARRIAGE RETURN ENTERED |
|------|------|--------|-------------------------------|
| 000 |)6 | | |
| 000 |)C | | |
| 001 | 2 | | |
| 001 | 6 | | |
| ?F | 0 20 | FF | - MINUS SIGN ENTERED |
| 000 |)6 | | |
| 0.00 |)7 | | |
| 000 |)C | | |
| 000 |)D | | |
| 001 | 2 | | |
| 001 | 3 | | |
| 001 | .6 | | |
| 001 | 7 | | |
| 7 | | | |

3.2.6 HEXADECIMAL ARITHMETIC (H)

3.2.6.1 Syntax

 $H < number 1 > \{ \Lambda \} < number 2 > < (CR) >$

3.2.6.2 Description

The sum and difference of two hexadecimal numbers are output.

EXAMPLE:

?H 200,100 ← CARRIAGE RETURN ENTERED
H1+H2=0300 H1-H2=0100
?

3.2.7 LOAD MEMORY FROM CASSETTE OR PAPER TAPE (L)

3.2.7.1 Syntax

L < bias > < (CR) >

3.2.7.2 Description

Data in 990 object record format (defined in Appendix G) is loaded from paper tape or cassette into memory. Bias is the relocation bias (starting address in RAM). Its default is $0_{1.6}$. Both relocatable and absolute data may be loaded into memory with the L command. After the data is loaded, the module identifier (see tag 0 in Appendix G) is printed on the next line.

3.2.7.3 Loading From Texas Instruments 733 ASR Terminal Cassette

The 733 ASR must be equipped with automatic device control (ADC). The following procedure is carried out prior to executing the L command:

(1) Insert the cassette in one of the two transports on the 733 ASR (cassette 1 in Figure 3-2).

- (2) Place the transport in the playback mode.
- (3) Rewind the cassette.
- (4) Load the cassette.
- (5) Set the KEYBOARD, PLAYBACK, RECORD, and PRINTER LOCAL/LINE switches to LINE.
- (6) Set the TAPE FORMAT switch to LINE.

Execute the L command.

3.2.7.4 Loading From Paper Tape (ASR33 Teletype)

Prior to executing the L command, place the paper tape in the reader and position the tape so the reader mechanism is in the null field prior to the file to be loaded. Enter the load command. If the ASR33 has ADC (automatic device control), the reader will begin to read from the tape. If the ASR33 does not have ADC, turn on the reader, and loading will begin.

Each file is terminated with 60 rubouts. When the reader reaches this area of the tape, turn it off. The loader will then pass control to the command scanner.

The user program counter (P) is loaded with the entry address if a 1 tag or a 2 tag is found on the tape.

EXAMPLE:

 ?L
 0000 ←
 CARRIAGE RETURN ENTERED

 PR□GRAM ←
 PROGRAM ID FROM TAPE

 ?

3.2.8 MEMORY INSPECT/CHANGE, MEMORY DUMP (M)

3.2.8.1 Syntax

• Memory Inspect/Change Syntax

M < address > < (CR) >

Memory Dump Syntax

 $M < start address > \{ \Lambda \} < stop address > < (CR) >$

3.2.8.2 Description

Memory inspect/change "opens" a memory location, displays it, and gives the option of changing the data in the location. The termination character causes the following:

If a carriage return, control is returned to the command scanner.

- If a space, the next memory location is opened and displayed.
- If a minus sign, the previous memory location is opened and displayed.

If a hexadecimal value is entered before the termination character, the displayed memory location is updated to the value entered.

Memory dump directs a display of memory contents from "start address" to "stop address". Each line of output consists of the address of the first data word output followed by eight data words. Memory dump can be terminated at any time by typing any character on the keyboard.

EXAMPLES:

| (1) | | | | | | | |
|-----------|---------|----------|-------------|-------------|------|------|------|
| ?M FE00 ← | | CAR | RIAGE RETU | IRN ENTERED |) | | |
| FE00=FF0F | | | | | | | |
| FE02=0012 | FFFF- | Here NEW | CONTENTS | ENTERED | | | |
| FE04=0311 | | MINU | JS SIGN ENT | ERED | | | |
| FE02=FFFF | | NEW | CONTENTS | | | | |
| FE04=0311 | | | | | | | |
| FE06=0032 | EEAA | - CARI | RAGE RETUR | RN ENTERED | | | |
| ? | | | | | | | |
| | | | | | | | |
| (2) | | | | | | | |
| 20 30° | | | | | | | |
| 0020=0020 | 0030 | 0000 | 0005 | 0030 | 0D00 | 0000 | 0024 |
| 0030=0001 | | | | | | | |
| ? | | | | | | | |

3.2.9 INSPECT/CHANGE USER WP, PC, AND ST REGISTERS (R)

3.2.9.1 Syntax

R < (CR) >

3.2.9.2 Description

The user workspace pointer (WP), program counter (PC), and status register (ST) are inspected and changed with the R command. The output letters WP, PC, and ST identify the values of the three principal hardware registers passed to the TMS 9900 microprocessor when a B, E, or S command is entered. WP points to the workspace register area, PC points to the next instruction to be executed (Program Counter), and ST is the Status Register contents.

The termination character causes the following:

- A carriage return causes control to return to the command scanner.
- A space causes the next register to be opened.

Order of display is W, P, S.

EXAMPLES:

```
(1)

?R

W=0020 100 \leftarrow SPACE ENTERED

P=0000 200 \leftarrow CARRIAGE RETURN ENTERED

?

(2)

?R

W=0100 \leftarrow SPACE ENTERED

P=0200 \leftarrow SPACE OR CARRIAGE RETURN ENTERED

?
```

3.2.10 EXECUTE IN SINGLE STEP MODE (S)

3.2.10.1 Syntax

S

3.2.10.2 Description.

Each time the S command is entered, a single instruction is executed at the address in the Program Counter, then the contents of the Program Counter, Workspace Pointer, and Status Register (after execution) are printed out. Successive instructions can be executed by repeated S commands. Essentially, this command executes one instruction then returns control to the monitor.

EXAMPLE:



NOTE

Incorrect results are obtained when the S instruction causes execution of an XOP instruction (see paragraph 4.6.9) in a user program. To avoid these problems the B command should be used to execute any XOP's in a program (rather than the S command).

3.2.11 TI 733 ASR BAUD RATE (T)

3.2.11.1 Syntax

Т

3.2.11.2 Description

The T command is used to alert *TIBUG* that the terminal being used is a 1200 baud terminal which is not a Texas Instrument's 733 ASR (e.g., a 1200 baud CRT). To revoke the T command, enter it again.

3.2.11.3 Use

T is used only when operating with a true 1200 baud peripheral device. Note that T is never used when operating at other baud rates.

In *TIBUG* the baud rate is set by measuring the width of the character 'A' input from a terminal. When an 'A' of 1200 baud width is measured, *TIBUG* is set up to automatically insert three nulls for every character output to the terminal. These nulls are inserted to allow correct operation of the TM 990/100M with Texas Instruments 733 ASR data terminals. The T command, in effect, cancels the insertion of nulls for true 1200 baud operation.

3.2.12 INSPECT/CHANGE USER WORKSPACE (W)

3.2.12.1 Syntax

W [REGISTER NUMBER] < (CR) >

3.2.12.2 Description

The W command is used to display the contents of all workspace registers or display one register at a time while allowing the user to change the register contents. The workspace begins at the address given by the Workspace Pointer.

The W command, followed by a carriage return, causes the contents of the entire workspace to be printed. Control is then passed to the command scanner.

The W command followed by a register number in hexadecimal and a carriage return causes the display of the specified register's contents. The user may then enter a new value into the register by entering a hexadecimal value. The following are termination characters whether or not a new value is entered:

• A space causes display of the next register.

• A minus sign causes display of the previous register.

• A carriage return gives control to the command scanner.

EXAMPLES:

(1)

| ?⊎◄ | | CARRIAGE RETU | JRN ENTERED | | | | |
|---------|---------|---------------|-------------|---------|---------|---------|---------|
| R0=F942 | R1=0084 | R2=FA2A | R3=0020. | R4=FB5E | R5=0098 | R6=1300 | R7=0084 |
| R8=FAA0 | R9=3600 | RA=0EA6 | RB=0000 | RC=01C0 | RD=0084 | RE=FA30 | RF=0600 |
| ? | | b | | | | | |

 $\begin{array}{c|cccc} ? & 2 & & & & \\ \hline R2=0284 & 3456 \\ \hline R3=001B & 100 \\ \hline R4=1608 & & \\ R5=0460 & 800F \\ \hline \\ R6=F800 & 0 & & \\ \hline \end{array}$

3.3 USER ACCESSIBLE UTILITIES

TIBUG contains seven utility subroutines that perform 1/O functions as listed in Table 3-3. These subroutines are called through the XOP (extended operation) assembly language instruction. This instruction is covered in detail in paragraph 4.6.9. In addition, locations for XOP's O and 1 contain vectors for utilities that drive the TM 990/301 microterminal, and XOP 15 is used by the monitor for the breakpoint facility.

| ХОР | FUNCTION | PARAGRAPH |
|------|--|-----------|
| 8 | Write 1 Hexadecimal Character to Terminal | 3.3.1 |
| 9 | Read Hexadecimal Word from Terminal | 3.3.2 |
| 10 | Write 4 Hexadecimal Characters to Terminal | 3.3.3 |
| 11 | Echo Character | 3.3.4 |
| 12 | Write 1 Character to Terminal | 3.3.5 |
| - 13 | Read 1 Character from Terminal | 3.3.6 |
| - 14 | Write Message to Terminal | 3.3.7 |
| | ΝΟΤΕ | |
| | All characters are in ASCII code. | |

TABLE 3-3. USER ACCESSIBLE UTILITIES

NOTE

Most of the XOP format examples herein use a register for the source address; however, all XOP's can also use a symbolic memory address or any of the addressing forms available for the XOP instruction.

3.3.1 WRITE ONE HEXADECIMAL CHARACTER TO TERMINAL (XOP 8)

Format: XOP Rn,8

The least significant four bits of user register Rn are converted to their ASCII coded hexadecimal equivalent (0 to F) and output on the terminal. Control returns to the instruction following the extended operation.

EXAMPLE:

Assume user register 5 contains $203C_{16}$. The assembly language (A.L.) and machine language (M.L.) values are shown below.

| A.L. | XOP | | R5,8 | | | SEN | D 4 L8 | B'S O | F R5 T | O TER | MINA | L | | | | | |
|------|-----|---|------|---|---|-----|--------|-------|--------|-------|------|----|----|----|----|----|-------|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
| M.L. | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | >2EO5 |

Terminal Output: C

3.3.2 READ HEXADECIMAL WORD FROM TERMINAL (XOP 9)

| Format: | XOP | Rn,9 | |
|---------|----------|-------------|---------------------------------------|
| | DATA | NULL | ADDRESS OF CONTINUED EXECUTION IF |
| | | | NULL IS ENTERED |
| | DATA | ERROR | ADDRESS OF CONTINUED EXECUTION IF |
| | | | NON-HEX NO. ENTERED |
| | (NEXT II | NSTRUCTION) | EXECUTION CONTINUED HERE IF VALID HEX |
| | | | NUMBER AND TERMINATOR ENTERED |
| | | | |

Binary representation of the last four hexadecimal digits input from the terminal is accumulated in user register Rn. The termination character is returned in register Rn+1. Valid termination characters are space, minus, comma, and a carriage return. Return to the calling task is as follows:

- If a valid termination character is the only input, return is to the memory address contained in the next word following the XOP instruction (NULL above).
- If a non-hexadecimal character or an invalid termination character is input, control returns to the memory address contained in the second word following the XOP instruction (ERROR above).
- If a hexadecimal string followed by a valid termination character is input, control returns to the word following the DATA ERROR statement above.

EXAMPLE:

| A.L . | ХОР | | R6,9 | | READ HEXADECIMAL WORD INTO R6 | | | | | | | | | | | | | | |
|--------------|------|--------------|------|--------------------|-------------------------------|------------------------------|--------------------------|---|---|---|-----|----|----|----|----|----|----|-------|--|
| | | DATA DATA | | > F FC0 > F FC6 | | RETURN ADDRESS, IF NO NUMBER | | | | | | | | | | | | | |
| | | | | | | RE | RETURN ADDRESS, IF ERROR | | | | | | | | | | | | |
| M.L. | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | |
| M.A. | FFB0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | >2E4 | |
| | FFB2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | > FFC | |
| | FFB4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | . 1 | 0 | 0 | 0 | 1 | 1 | 0 | > FFC | |

If the valid hexadecimal character string 12C is input from the terminal followed by a carriage return, control returns to memory address (M.A) $FFB6_{16}$ with register 6 containing $012C_{16}$ and register 7 containing $000D_{16}$.

If the hexadecimal character string 12C is input from the terminal followed by an ASCII plus (+) sign, control returns to location $FFC6_{16}$. Registers 6 and 7 are returned to the calling program without being altered. "+" is an invalid termination character.

If the only input from the terminal is a carriage return, register 6 is returned unaltered while register 7 contains $000D_{16}$. Control is returned to address FFCO₁₆.

3.3.3 WRITE FOUR HEXADECIMAL CHARACTERS TO TERMINAL (XOP 10)

Format: XOP Rn,10

The four-digit hexadecimal representation of the contents of user register Rn is output to the terminal. Control returns to the instruction following the XOP call.
EXAMPLE:

Assume register 1 contains $2C46_{1.6}$.

A.L. XOP R1,10 WRITE HEX NUMBER

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|------|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|--------|
| M.L. | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | > 2E81 |

Terminal Output: 2C46

3.3.4 ECHO CHARACTER (XOP 11)

Format: XOP Rn, 11

This is a combination of XOP's 13 (read character) and 12 (write character). A character in ASCII code is read from the terminal, placed in the left byte of Rn, then written (echoed back) to the terminal. Control returns to the instruction following the XOP after a character is read and written. By using a code to determine a character string termination, a series of characters can be echoed and stored at a particular address:

| CLR | R2 | CLEAR R2 |
|------|-------------------|--------------------------|
| LI | R1,>FE00 | SET STORAGE ADDRESS |
| XOP | R2, 11 | ECHO USING R2 |
| CI | R2, > 0D00 | WAS CHARACTER A CR? |
| JEQ | \$+6 | YES, EXIT ROUTINE |
| MOVB | R2,*R1+ | NO, MOVE CHAR TO STORAGE |
| JMP | \$—10 | REPEAT XOP |

NOTE

The parity bit must be reset so that >OD = CR.

3.3.5 WRITE ONE CHARACTER TO TERMINAL (XOP 12)

Format: XOP Rn,12

The ASCII character in the left byte of user register Rn is output to the terminal. The right byte of Rn is ignored. Control is returned to the instruction following the call.

3.3.6 READ ONE CHARACTER FROM TERMINAL (XOP 13)

Format: XOP Rn,13

The ASCII representation of the character input from the terminal is placed in the left byte of user register Rn. The right byte of register Rn is zeroed. When this utility is called, control is returned to the instruction following the call only after a character is input.

3.3.7 WRITE MESSAGE TO TERMINAL (XOP 14)

Format: XOP @MESSAGE,14

MESSAGE is the symbolic address of the first character of the ASCII character string to be output. The string must be terminated with a byte containing binary zeroes. After the character string is output, control is returned to the first instruction following the call.

Assuming the following program:

| MEMORY ADDRESS (Hex) | OP CODE (Hex) | A.L. MNEMONIC |
|----------------------------|------------------|---------------|
| FE00 | 2FA0 | XOP @>FEE0,14 |
| FE02 | FEEO | |
| FE04 | | |
| • | • | |
| • | • | |
| • | • | |
| FEEO | 5445 | TEXT 'TEST' |
| FEE2 | 5354 | |
| FEE4 | 00 | BYTE 0 |
| | | |

During the execution of this XOP, the character string 'TEST' is output on the terminal and control is then returned to the instruction at location $FE04_{16}$. TEXT is an assembler directive to transcribe characters into ASCII code.

3.4 *TIBUG* ERROR MESSAGES

Several error messages have been included in the *TIBUG* monitor to alert the user to incorrect operation. In the event of an error, the word 'ERROR' is output followed by a single digit representing the error number.

Table 3-4 outlines the possible error conditions

| TABLE 3-4. | TIBUG | ERROR | MESSAGES | |
|------------|-------|-------|----------|--|
| | | | | |

| ERROR | CONDITION | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| 0 | Invalid tag detected by the loader. | | | | | | | | |
| 1 | Checksum error detected by the loader. | | | | | | | | |
| 2 | Invalid termination character detected. | | | | | | | | |
| 3 | Null input field detected by the dump routine. | | | | | | | | |
| 4 | Invalid command entered. | | | | | | | | |

In the event of errors 0 or 1, the program load process is terminated. If the program is being input from a 733 ASR, possible causes of the errors are a faulty cassette tape or dirty read heads in the tape transport. If the terminal device is an ASR33, chad may be caught in a punched hole in the paper tape. In either case repeat the load procedure.

In the event of error 2, the command is terminated. Reissue the command and parameters with a valid termination character.

Error 3 is the result of the user inputting a null field for either the start address, stop address, or the entry address to the dump routine. It also occurs if the ending address is less than the beginning address. The dump command is terminated. To correct the error, reissue the dump command and input all necessary parameters.

SECTION 4

INSTRUCTION SET FOR THE TM 990/100M

4.1 GENERAL

This section covers the instruction set used with the TM 990/100M including assembly language and machine language. This instruction set is compatible with other members of the 990 family. Section 8 of this manual covers examples and considerations for programming the TM 990/100M. Appendix J contains commented program examples that can be executed.

The TM 990/100M microcomputer is designed for use by a variety of users with varying technical backgrounds and available support equipment. Because a TM 990/100M user has the capability of writing his programs in machine language and entering them into memory using the *TIBUG* monitor, emphasis is on binary/hexadecimal representations of assembly language statements. The assembly language described herein can be assembled on a 990 family assembler. If an assembler is used, this section assumes that the user will be aware of all prerequisites for using the particular assembler.

It is also presumed that all users learning this instruction set have a working knowledge in:

- ASCII coded character set (described in Appendix C).
- Decimal/hexadecimal, binary number system (described in Appendix D).

Further information on the 990 assembly language is provided in the *Model 990 Computer/TMS 9900 Microprocessor Assembly Language Programmer's Guide* (P/N 943441-9701).

4.2 USER MEMORY

Figure 4-1 shows the user RAM space in memory available for execution of user programs. Note that the memory address value is the number of bytes beginning at 0000; thus, all word addresses are even values from 0000 to FFFE₁₆.

Programs in EPROM's can be read by the processor and executed; however, EPROM memory cannot be modified (written to). Therefore, workspace register areas are in RAM where their values can be modified. Restart vectors and *TIBUG* workspaces utilize the last 40 words of RAM memory space as shown in Figure 4-1.

4.3 HARDWARE REGISTERS

The TM 990/100M uses three major hardware registers in executing the instruction set: Program Counter (PC), Workspace Pointer (WP), and Status Register (ST).

4.3.1 PROGRAM COUNTER (PC)

This register contains the memory address of the next instruction to be executed. After an instruction image is read in for interpretation by the processor, the PC is incremented by two so that it "points" to the next sequential memory word.

4.3.2 WORKSPACE POINTER (WP)

This register contains the memory address of the register file currently being used by the program under execution. This workspace consists of 16 contiguous memory words designated registers 0 to 15. The WP points to register 0. Paragraph 4.4 explains a workspace in detail.

4.3.3 STATUS REGISTER (ST)

The Status Register contains relevant information on preceding instructions and current interrupt level. Included are:

- Results of logical and two's complement comparisons (many instructions automatically compare the results to zero).
- Carry and overflow.
- Odd parity found (byte instructions only).
- XOP being executed.
- Lowest priority interrupt level that will be currently recognized by the processor.

The Status Register is shown in Figure 4-2.



A0001421

FIGURE 4-2. STATUS REGISTER

4.3.3.1 Logical Greater Than

This bit contains the result of a comparison of words or bytes as unsigned binary numbers. In this case, the most significant bit (MSB) or a work or byte does not indicate positive or negative sign of a number. The MSB of words being logically compared represents 2^{15} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and the MSB of bytes being logically compared represents 2^{715} (32,768), and a matrix a

4.3.3.2 Arithmetic Greater Than

The arithmetic greater than bit contains the result of a comparison of words or bytes as two's complement numbers. In this comparison, the MSB of words or bytes being compared represents the sign of the number, zero for positive, or one for negative.



DEDICATED MEMORY

| ADDRESS (HEX) | PURPOSE |
|---------------|---|
| 0000-0003 | RESET interrupt vector |
| 000C-000F | INT3 vectors (TMS 9901 timer) |
| 0010-0013 | INT4 vectors (TMS 9902 timer) |
| 0040-0047 | Vectors for XOP's 0 and 1 (Microterminal I/O) |
| 0060-007F | Vectors for XOP's 8 to 15 (TIBUG utilities) |
| 0080-07FF | TIBUG monitor |
| FFBO-FFFB | Four overlapping monitor workspaces |
| FFFC-FFFF | Restart (load) vectors |

BOARD MEMORY MAP

| ADDRESS (HEX) | MEMORY TYPE | ENABLE SIGNAL | COMMENT |
|---------------|-------------|---------------|--|
| 0000-07FF* | ROM (2708) | MROM | TIBUG monitor |
| 0000-0FFF* | ROM (2716) | MROM | TIBUG monitor, 2048 bytes expansion PROM |
| 0800-0FFF* | ROM (2708) | EROM | 2048 bytes expansion PROM |
| 1000-1FFF* | ROM (2716) | EROM | 4096 bytes expansion PROM |
| FC00-FDFF | RAM (4042) | RAM | Expansion RAM |
| FE00-FFFF | RAM (4042) | RAM | Standard RAM |

*TMS 2708 and TMS 2716 EPROM's cannot be mixed; i.e., the monitor EPROM and expansion EPROM must both be the same type.

FIGURE 4-1. MEMORY MAP

4.3.3.3 Equal

The equal bit is set when the words or bytes being compared are equal.

4.3.3.4 Carry

The carry bit is set by a carry out of the MSB of a word or byte (sign bit) during arithmetic operations. The carry bit is used by the shift operations to store the value of the last bit shifted out of the workspace register being shifted.

4.3.3.5 Overflow

The overflow bit is set when the result of an arithmetic operation is too large or too small to be correctly represented in two's complement (arithmetic) representation. In addition operations, overflow is set when the MSB's of the operands are equal and the MSB of the result is not equal to the MSB of the destination operand. In subtraction operations, the overflow bit is set when the MSB's of the operands are not equal, and the MSB of the result is not equal to the MSB of the result is not equal to the MSB of the result is not equal to the MSB of the result is not equal to the MSB of the result is not equal to the MSB of the destination operand. For a divide operation, the overflow bit is set when the most significant sixteen bits of the dividend (a 32-bit value) are greater than or equal to the divisor. For an arithmetic left shift, the overflow bit is set if the MSB of the workspace register being shifted changes value. For the absolute value and negate instructions, the overflow bit is set when the source operand is the maximum negative value, 8000_{1.6}.

4.3.3.6 Odd Parity

The odd parity bit is set in byte operations when the parity of the result is odd, and is reset when the parity is even. The parity of a byte is odd when the number of bits having a value of one is odd; when the number of bits having a value of one is even, the parity of the byte is even.

4.3.3.7 Extended Operation

The extended operation bit of the Status Register is set to one when a software implemented extended operation (XOP) is initiated.

4.3.3.8 Status Bit Summary

Table 4-1 lists the instruction set and the status bits affected by each instruction.

4.4 SOFTWARE REGISTERS

Registers used by programs are contained in memory. This speeds up context-switch time because the content of only one register (WP hardware register) needs to be saved instead of the entire register file. The WP, PC, and ST register contents are saved in a context switch.

A workspace is a contiguous 16 word area; its memory location can be designated by placing a value in the WP register through software or a keyboard monitor command. A program can use one or several workspace areas, depending upon register requirements.

More than three-fourths of the instructions can address the workspace register file; all shift instructions and most immediate operand instructions use workspace registers exclusively.

Figure 4-3 is an example of a workspace file in high-order memory (RAM). A workspace in ROM would be ineffective since it could not be written into. Note that several registers are used by particular instructions.

| MNEMONIC | L> | A > | EQ | С | ov | ОР | х | MNEMONIC | L> | A> | EQ | с | ov | ОР | x |
|----------|----|------------|----|---|----|----|-----|----------|----|----|----|---|----|----|---|
| А | х | х | х | х | х | | | LDCR | х | х | х | _ | _ | 1 | - |
| AB | X | × | х | х | х | х | - | LI | X | × | х | _ | _ | _ | - |
| ABS | X | х | х | х | х | | | LIMI | - | _ | | | - | | - |
| AI | х | × | х | х | х | _ | — , | LREX | | _ | | | _ | _ | - |
| ANDI | х | х | х | | | | | LWPI | - | - | | _ | _ | _ | - |
| В | - | | | | | | | MOV | X | х | х | | | | |
| BL | | - | | | _ | | | MOVB | X | х | X | | | х | - |
| BLWP | _ | | | | | | | MPY | | | - | | _ | - | - |
| С | × | х | х | - | | | - | NEG | × | х | х | Х | х | | - |
| СВ | х | х | х | | | х | - | ORI | X | х | х | | | | _ |
| CI | X | х | х | | | | - | RSET | | | | | | - | - |
| CLR | _ | _ | - | | | | | RTWP | X | х | х | Х | х | х | х |
| coc | _ | - | х | _ | _ | | | S | X | х | х | Х | х | | - |
| CZC | | _ | х | | | | | SB | X | х | х | Х | X | х | _ |
| DEC | х | х | х | х | х | | - | SBO | _ | | | | | | |
| DECT | X | х | х | х | х | | | SBZ | - | | | | _ | | |
| DIV | - | - | - | | х | | - | SETO | | _ | | | | | - |
| IDLE | | | - | | - | | - | SLA | × | х | х | Х | х | | - |
| INC | х | х | х | х | х | | - | SOC | X | х | х | | | _ | - |
| INCT | X | Χ. | х | Х | х | - | - | SOCB | × | х | х | - | | х | - |
| INV | х | х | х | | | | | SRA | × | × | х | Х | | | - |
| JEQ | - | | | | _ | _ | - | SRC | × | × | х | Х | | | - |
| JGT | - | | - | | | | - | SRL | X | х | х | Х | | | - |
| JH | - | | | - | | | - | STCR | X | × | х | _ | | 1 | |
| JHE | | | | | | - | - | STST | - | | | | | | - |
| JL | - | _ | | | | | - | STWP | | | | · | · | | - |
| JLE | - | | - | _ | | - | - | SWPB | - | | _ | | - | | - |
| JLT | - | | - | | | - | - | SZC | X | х | х | - | | | - |
| JMP | - | - | | - | | | | SZCB | × | × | х | | | х | - |
| JNC | - | | - | - | - | - | - | ТВ | - | | х | | | | - |
| JNE | | _ | | - | | - | - | Х | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| JNO | - | | | | — | | - | XOP | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| JOC | - | | _ | - | - | _ | | XOR | X | х | х | | | _ | - |
| JOP | | | | | — | | - | | | | | | | | |

TABLE 4-1. STATUS BITS AFFECTED BY INSTRUCTIONS

NOTES

1. When an LDCR or STCR instruction transfers eight bits or less, the OP bit is set or reset as in byte instructions. Otherwise these instructions do not affect the OP bit.

2. The X instruction does not affect any status bit; the instruction executed by the X instruction sets status bits normally for that instruction. When an XOP instruction is implemented by software, the XOP bit is set, and the subroutine sets status bits normally.

-



FIGURE 4-3. WORKSPACE EXAMPLE

4.5 INSTRUCTION FORMATS AND ADDRESSING MODES

The instructions used by the TM 990/100M are contained in 16-bit memory words and require one, two, or three words for full definition. The first word (or the single word) of an instruction will describe the purpose of the instruction while the succeeding one or two words will be numbers that are referenced by the initial instruction word. A word describing an instruction is interpreted by the Central Processing Unit (CPU) by decoding the various fields within the 16 bits. These fields are shown in Figure 4-4 for the 9900 instruction set which is also categorized into nine instruction formats as shown in the figure.

In order to construct instructions in machine language, the programmer must have a knowledge of the fields and formats of the instructions. This knowledge is often very important in debugging operations because it allows the programmer to change bits within an instruction in order to solve an execution problem.

The fields within an instruction word contain the following information (see Figure 4-4):

- Op code which identifies the desired operation to be accomplished when this instruction is executed.
- B code which identifies whether the instruction will affect a full 16-bit word in memory or an 8-bit byte. A one indicates a byte will be addressed, while a zero indicates a word will be addressed.

| | | | | | | J | Ū | • | U | 5 | 10 | | 12 | 15 | 14 | 15 | GENERAL USE | |
|---|---|-------|------|------|------|-------|-----|----|----|------|------|-----------------|----|--------|-------|---------------|-------------|--|
| 1 | 0 | P COD | E | В | Т | D | | 1 | DR | DR T | | | | S | R | | ARITHMETIC | |
| 2 | | | | OP C | CODE | | | | Ι | 5 | GINE | ED DISPLACEMENT | | | | | JUMP | |
| 3 | | | OP C | ODE | | | | WR | | | Т | s | | S | R | | LOGICAL | |
| 4 | | | OP C | ODE | | | | | С | | Т | s | | SR | | | CRU | |
| 5 | | | | OP C | ODE | _ | С | | | | | | | | SHIFT | | | |
| 6 | | | | | OP C | ODE | | | | | | Ś | | S | R | | PROGRAM | |
| 7 | | | | | 0 | P COD | E - | | | | | | NC | OT USE | | CONTROL | | |
| 8 | | | | | 0 | PCOD | E | | | | | N | | R | | | IMMEDIATE | |
| 9 | | | OP C | ODE | | | DR | | | | | т _S | | | R | MPY, DIV, XOP | | |

OP CODE

OPERATION CODE

- B BYTE INDICATOR (1=BYTE)
- TD DESTINATION ADDRESS TYPE*
- DR DESTINATION REGISTER
- TS SOURCE ADDRESS TYPE*
- SR SOURCE REGISTER
- C CRU TRANSFER COUNT OR SHIFT COUNT
- R REGISTER
- N NOT USED

| *TD OR TS | ADDRESS MODE TYPE |
|-----------|--|
| 00 | DIRECT REGISTER |
| 01 | INDIRECT REGISTER |
| 10 | SYMBOLIC ADDRESSING,NOT INDEXED (SR OR DR = 0) SYMBOLIC ADDRESSING + INDEX REGISTER (SR OR DR >0) |
| 11 | INDIRECT REGISTER, AUTOINCREMENT REGISTER |
| | |

A0001423

FIGURE 4-4. TM 990/100M INSTRUCTION FORMATS

- T fields identified by T_D for the destination T field and T_S for the source T field. The T field is a two-bit code which identifies which of five different addressing modes will be used (direct register, indirect register, memory address, memory address indexed, and indirect register autoincremented). These modes are described in detail in paragraphs 4.5.1 through 4.5.5. The source T field is the code for the source address and the destination T field is the code for the destination address. As shown in Figure 4-4, only five instruction formats use a T field.
- Source and destination register fields which contain the number of the register affected (0 through 15).
- Displacement fields that contain a bias to be added to the program counter in program counter relative addressing. This form of addressing is further described in paragraph 4.5.7.
- Fields that contain counts for indicating the number of bits that will be shifted in a shift instruction or the number of Communication Register Unit (CRU) bits that will be addressed in a CRU instruction.

4.5.1 DIRECT REGISTER ADDRESSING $(T=00_2)$

In direct register addressing, execution involves data contained within one of the 16 workspace registers. In the first example in Figure 4-5, both the source and destination operands are registers as noted in the assembly language example at the top of the figure. Both T fields contain 00_2 to denote direct register addressing and their associated register fields contain the binary value of the number of the register affected. The 110_2 in the op code field identifies this instruction as a move instruction. Since the B field contains a zero, the data moved will be the full 16 bits of the register (a byte instruction addressing a register would address the left byte of the register). The instruction specifies moving the contents of register 1 to register 4, thus changing the contents of register 4 to the same value as in register 1. Note that the assembly language statement is constructed so that the source register is the first item in the operand while the destination register is the second item in the operand. This order is reversed in the machine language construction with the destination register and its T field first and the source register and its T field second.

4.5.2 INDIRECT REGISTER ADDRESSING (T=01₂)

In indirect register addressing, the register does not contain the data to be affected by the instruction; instead, the register contains the address within memory of where that data is stored. For example, the instruction in Figure 4-6 specifies to move the contents of register 1 to the address which is contained in register 4 (indirect register 4). Instead of moving the value in register 1 to register 4 as was the case in Figure 4-5, the CPU must first read in the 16-bit value in register 4 and use that value as a memory address at which location the contents of register 1 will be stored. In the example, register 4 contains the value FD00_{1.6}.

In direct register addressing, the contents of a register are addressed. In indirect register addressing, the CPU goes to the register to find out what memory location to address. This form of addressing is especially suited for repeating an instruction while accessing successive memory addresses. For example, if you wished to add a series of numbers in 100 consecutive memory locations, you could place the address of the first number in a register, and execute an add indirect through that register, causing the contents of the first memory address (source operand) to be added to another register or memory address (destination operand). Then you could increment the contents of the register containing the address of the number, loop back to the add instruction, and repeat the add, only this time you will be adding the contents of the next memory address to the accumulator (destination operand). This way a whole string of data can be summed using a minimum of instructions. Of course, you would have to include control instructions that would signal when

the entire list of 100 addresses have been added, but there are obvious advantages in speed of operation, better utilization of memory space, and ease in programming.

EXAMPLE 1



EXAMPLE 2

ASSEMBLY LANGUAGE: ADD THE CONTENTS OF R4 (SOURCE) AND R10 (DESTINATION) А R4, R10



A0001424

FIGURE 4-5. DIRECT REGISTER ADDRESSING EXAMPLE

ASSEMBLY LANGUAGE:

```
MOV R1,*R4
```

MOVE THE CONTENTS OF RI (SOURCE) TO ADDRESS IN R4 (DESTINATION)

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|---------|---|---|---|---|----|---|----------------|---|---|----|----|----|----|----|----|-----------------|
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | >C501 |
| OP CODE | | В | Т | D | DR | | т _s | | | | S | | _ | | | |



A0001425

FIGURE 4-6. INDIRECT REGISTER ADDRESSING EXAMPLE

ASSEMBLY LANGUAGE:

MOV R1,*R4+

MOVE THE CONTENTS OF RI TO ADDRESS CONTAINED IN R4, INCREMENT ADDRESS BY 2

MACHINE LANGUAGE:





A0001427

FIGURE 4-7. INDIRECT REGISTER AUTOINCREMENT ADDRESSING EXAMPLE

4.5.3 INDIRECT REGISTER AUTOINCREMENT ADDRESSING (T=11₂)

Indirect register autoincrement addressing is the same as indirect register addressing (paragraph 4.5.2) except for an additional feature – automatic incrementation of the register. This saves the requirement of adding an increment (by one or two) instruction to increment the register being used in the indirect mode. The increment will be a value of one for byte instructions (e.g., add byte or AB) or a value of two for full word instructions (e.g., add word or A).

In assembly language, the register number is preceded by an asterisk (*) and followed by a plus sign (+) as shown in Figure 4-7. Note in the figure that the contents of register 4 was incremented by two since the instruction was a move word (vs. byte) instruction. If the example used a move byte instruction, the contents of the register would be incremented by one so that successive bytes would be addressed (the 16-bit word addresses in memory are always even numbers or multiples of two since each contains two bytes). Bytes are also addressed by various instructions of the 990 instruction set.

Note that only a register can contain the indirect address.

4.5.4 SYMBOLIC MEMORY ADDRESSING, NOT INDEXED (T=10₂)

This mode does not use a register as an address or as a container of an address. Instead, the address is a 16-bit value stored in the second or third word of the instruction. The SR or DR fields will be all zeroes as shown for the destination register field in the first example of Figure 4-8. When the T field contains 10_2 , the CPU retrieves the contents of the next memory location and uses these contents as the effective address. In assembly language, a symbolic address is preceded by an at sign (@) to differentiate a numerical memory address from a register number. All alphanumeric labels must be preceded by an @ sign; numerical values preceded by an @ sign will be assembled as an absolute address (the TM 990/402 Line-By-Line Assembler does not recognize alphanumeric symbols but does recognize absolute memory addresses).

In the second example in Figure 4-8, both the source and destination operands are symbolic memory addresses. In this case, the source address is the first word following the instruction and the destination is the second word following the instruction in machine language.

4.5.5 SYMBOLIC MEMORY ADDRESSING, INDEXED (T=10₂)

Note that the T field for indexed as well as non-indexed symbolic addressing is the same (10_2) . In order to differentiate between the two different modes, the associated SR or DR field is interrogated; if this field is all zeroes (0000_2) , non-indexed addressing is specified; if the SR or DR field is greater than zero, indexing is specified and the non-zero value is the index register number. As a result, register 0 cannot be used as an index register.

In assembly language, the symbolic address is followed by the number of the index register in parentheses. In the example in Figure 4-9, the source operand is non-indexed symbolic memory addressing while the destination operand is indexed symbolic memory addressing. In this case, the destination effective address is the sum of the FF02₁₆ value in the destination memory address word plus the value in the index register (0004₁₆). The effective address in this case is FF06₁₆ as shown by the addition in the left part of the figure.

Note that only symbolic addressing can be indexed.

EXAMPLE 1

ASSEMBLY LANGUAGE: MOV R1,@>FF00

MOVE THE CONTENTS OF RI TO ADDRESS >FF00

| | | | | | | The ` | NUIE | | | | | | | | | | | |
|----------|---------|------|-----|------|---|-------|------|---|----|---|---|----------------|---------------------------|----|----|----|----|---------|
| | | | | | ric > sign indicates next declinitine representation. | | | | | | | | | | | | | |
| | MA | CHIN | ELA | NGUA | GE: | | | | | | | | | | | | | |
| | OP CODE | | | | B | | | | DR | | | т _S | | | SR | | | |
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
| 1st WORD | | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | > C801 |
| 2nd WORD | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | > F F00 |
| | | | | | | | | | | | | | a series and series and a | | | | | |



EXAMPLE 2

ASSEMBLY LANGUAGE: MOV @>FF0A,@>FF08

MOVE THE CONTENTS OF > FF0A TO > FF08

| | MACHI | NE L | ANG | UA | GE: | | | | | | | | | | | | | |
|----------|---------|------|-----|------------------|-----|----|---|---|-------------------------|---|---|-----|----|----|-------------------|----|----|---------------------|
| | OP CODE | | | в т _D | | DR | | | T _S and some | | | s s | R | | | | | |
| | 0 | 1 | 2 | ! | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
| 1st WORD | 1 | 1 | 0 | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | >C820 |
| 2nd WORD | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | >FF0A (SOURCE) |
| 3rd WORD | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | >FF08 (DESTINATION) |
| | | | | | | | | | | | | | | | · · · · · · · · · | | | |

AFTER

0000

BEFORE

FFFF

0000

M.A.

FF0A

A0001428

FIGURE 4-8. SYMBOLIC MEMORY ADDRESSING EXAMPLE

ASSEMBLY LANGUAGE:

MOV @>FF00,@>FF02(R1)

MOVE THE CONTENTS OF > FF00 TO > FF02 + RI CONTENTS

MACHINE LANGUAGE:

| 0 | P COD | θE | в | г | D | | DR | | | T _S S | | | | R | | |
|---|-------|----|---|---|---|---|----|---|---|------------------|----|----|----|----|----|---------------------|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | _ |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | >C860 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | >FF00 (SOURCE) |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | >FF02 (DESTINATION) |





A0001429

FIGURE 4-9. SYMBOLIC MEMORY ADDRESSING, INDEXED EXAMPLE

4.5.6 IMMEDIATE ADDRESSING

This mode allows an absolute value to be specified as an operand; this value is used in connection with a register contents or is loaded into the WP or the Status Register interrupt mask. Examples are shown below:

| LI | R2,100 | LOAD 100 INTO REGISTER 2 |
|------|---------------|---|
| CI | R8,>100 | COMPARE R8 CONTENTS TO > 100, RESULTS IN ST |
| LWPI | ≻ FC00 | SET WP TO MA > FC00 |

4.5.7 PROGRAM COUNTER RELATIVE ADDRESSING

This mode allows a change in Program Counter contents, either an unconditional change or a change conditional on Status Register contents. Examples are shown below:

| JMP | \$+6 | JUMP TO LOCATION, 6 BYTES FORWARD |
|-----|-------|---|
| JMP | THERE | JUMP TO LOCATION LABELLED THERE |
| JEQ | \$+4 | IF ST EQ BIT = 1, JUMP 4 BYTES (MA + 4) |
| JMP | >FE26 | JUMP TO M.A. > FE26 (LINE-BY-LINE ASSEMBLER ONLY) |

The dollar symbol (\$) means "from this address"; thus, \$+6 means "this address plus 6 bytes."

4.6 INSTRUCTIONS

Table 4-2 lists terms used in describing the instructions of the TM 990/100M. Table 4-3 is an alphabetical list of instructions. Table 4-4 is a numerical list of instructions by op code. Examples are shown in both assembly language (A.L.) and machine language (M.L.). The greater-than sign (>) indicates hexadecimal.

| TERM | DEFINITION | | | | | | | | |
|----------------|--|--|--|--|--|--|--|--|--|
| B | Byte indicator (1 = byte, 0 = word) | | | | | | | | |
| C | Bit count | | | | | | | | |
| DR | Destination address register | | | | | | | | |
| DA | Destination address | | | | | | | | |
| IOP | Immediate operand | | | | | | | | |
| LSB(n) | Least significant (right most) bit of (n) | | | | | | | | |
| M.A. | Memory Address | | | | | | | | |
| MSB(n) | Most significant (left most) bit of (n) | | | | | | | | |
| N | Don't care | | | | | | | | |
| PC | Program counter | | | | | | | | |
| Result | Result of operation performed by instruction | | | | | | | | |
| SR | Source address register | | | | | | | | |
| SA - | Source address | | | | | | | | |
| ST | Status register | | | | | | | | |
| STn | Bit n of status register | | | | | | | | |
| T _D | Destination address modifier | | | | | | | | |
| T _S | Source address modifier | | | | | | | | |
| WR or R | Workspace register | | | | | | | | |
| WRn or Rn | Workspace register n | | | | | | | | |
| (n) | Contents of n | | | | | | | | |
| a → b | a is transferred to b | | | | | | | | |
| (a) →b | Contents of a is transferred to be | | | | | | | | |
| [n] | Absolute value of n | | | | | | | | |
| + | Arithmetic addition | | | | | | | | |
| - | Arithmetic subtraction | | | | | | | | |
| AND | Logical AND | | | | | | | | |
| OR | Logical OR | | | | | | | | |
| (+) | Logical exclusive OR | | | | | | | | |
| n | Logical complement of n | | | | | | | | |
| > | Hexadecimal value | | | | | | | | |

TABLE 4-2. INSTRUCTION DESCRIPTION TERMS

| ASSEMBLY LANGUAGE MNEMONIC | MACHINE LANGUAGE OP CODE | FORMAT | STATUS REG. BITS AFFECTED | RESULT COMPARED TO ZERO | INSTRUCTION | PARAGRAPH |
|-----------------------------------|--------------------------------------|----------------------------|---------------------------------|-------------------------------|--|--|
| A AB ABS AI ANDI | A000 B000 0740 0220 0240 | 1 1 6 8 8 | 0-4 0-5 0-2 0-4 0-2 | × × × × | Add (word) Add (byte) Absolute Value Add Immediate AND Immediate | 4.6.1 4.6.1 4.6.6 4.6.8 4.6.8 |
| B BL BLWP C CB | 0440 0680 0400 8000 9000 | 6 6 1 1 | 0-2 0-2,5 | | Branch Branch and Link (R11) Branch; New Workspace Pointer Compare (word) Compare (byte) | 4.6.6 4.6.6 4.6.6 4.6.1 4.6.1 |
| CI CKOF CKON CLR COC | 0280 03C0 03A0 04C0 2000 | 8 7 7 6 3 | 0-2 2 | | Compare Immediate User Defined User Defined Clear Operand Compare Ones Corresponding | 4.6.8 4.6.7 4.6.7 4.6.6 4.6.3 |
| CZC DEC DECT DIV IDLE | 2400 0600 0640 3C00 0340 | 3 6 9 7 | 2 0-4 0-4 4 | x x | Compare Zeroes Corresponding Decrement (by one) Decrement (by two) Divide Computer Idle | 4.6.3 4.6.6 4.6.6 4.6.3 4.6.7 |
| INC INCT INV JEQ JGT | 0580 05C0 0540 1300 1500 | 6 6 2 2 | 0-4 0-4 0-2 | x x x | Increment (by one) Increment (by two) Invert (One's Complement) Jump Equal (ST2=1) Jump Greater Than (ST1=1), Arithmetic | 4.6.6 4.6.6 4.6.6 4.6.2 4.6.2 |
| JH JHE JL JLE JLT | 1B00 1400 1A00 1200 1100 | 2 2 2 2 2 2 | | | Jump High (ST0=1 and ST2=0), Logical Jump High or Equal (ST0 or ST2=1), Logical Jump Low (ST0 and ST2=0), Logical Jump Low or Equal (ST0=0 or ST2=1), Logical Jump Less Than (ST1 and ST2=0), Arithmetic | 4.6.2 4.6.2 4.6.2 4.6.2 4.6.2 |
| JMP JNC JNE JNO JOC | 1000 1700 1600 1900 1800 | 2 2 2 2 2 | - - - - | | Jump Unconditional Jump No Carry (ST3=0) Jump Not Equal (ST2=0) Jump No Overflow (ST4=0) Jump On Carry (ST3=1) | 4.6.2 4.6.2 4.6.2 4.6.2 4.6.2 4.6.2 |

TABLE 4-3. INSTRUCTION SET, ALPHABETICAL INDEX

| ASSEMBLY LANGUAGE MNEMONIC | MACHINE LANGUAGE OP CODE | FORMAT | STATUS REG. BITS AFFECTED | RESULT COMPARED TO ZERO | INSTRUCTION | PARAGRAPH |
|----------------------------------|--------------------------------|--------|---------------------------------|-------------------------------|-------------------------------------|-----------|
| JOP | 1C00 | 2 | _ | | Jump Odd Parity (ST5=1) | 4.6.2 |
| LDCR | 3000 | 4 | 0-2,5 | x | Load CRU | 4.6.4 |
| LI | 0200 | 8 | | X | Load Immediate | 4.6.8 |
| LIMI | 0300 | 8 | 12-15 | | Load Interrupt Mask Immediate | 4.6.8 |
| LREX | 03E0 | 7 | 12-15 | | Load and Execute | 4.6.7 |
| LWPI | 02E0 | 8 | - | | Load Immediate to Workspace Pointer | 4.6.8 |
| MOV | C000 | 1 | 0-2 | X | Move (word) | 4.6.1 |
| MOVB | D000 | 1 | 0-2,5 | x | Move (byte) | 4.6.1 |
| MPY | 3800 | 9 | | | Multiply | 4.6.3 |
| NEG | 0500 | 6 | 0-2 | X | Negate (Two's Complement) | 4.6.6 |
| ORI | 0260 | 8 | 0-2 | X | OR Immediate | 4.6.8 |
| RSET | 0360 | 7 | 12-15 | | Reset AU | 4.6.7 |
| RTWP | 0380 | 7 | 0-15 | | Return from Context Switch | 4.6.7 |
| S | 6000 | 1 | 0-4 | X | Subtract (word) | 4.6.1 |
| SB | 7000 | 1 | 0-5 | X | Subtract (byte) | 4.6.1 |
| SBO | 1D00 | 2 | - | | Set CRU Bit to One | 4.6.2 |
| SBZ | 1 E00 | 2 | - · | | Set CRU Bit to Zero | 4.6.2 |
| SETO | 0700 | 6 | - | | Set Ones | 4.6.6 |
| SLA | 0A00 | 5 | 0-4 | X | Shift Left Arithmetic | 4.6.5 |
| SOC | E000 | 1 | 0-2 | × | Set Ones Corresponding (word) | 4.6.1 |
| SOCB | F000 | 1 | 0-2,5 | × | Set Ones Corresponding (byte) | 4.6.1 |
| SRA | 0800 | 5 | 0-3 | X | Shift Right (sign extended) | 4.6.5 |
| SRC | 0800 | 5 | 0-3 | X | Shift Right Circular | 4.6.5 |
| SRL | 0900 | 5 | 0-3 | X | Shift Right Logical | 4.6.5 |
| STCR | 3400 | 4 | 0-2,5 | X | Store From CRU | 4.6.4 |
| STST | 02C0 | 8 | - | | Store Status Register | 4.6.8 |
| STWP | 02A0 | 8 | · · · · | | Store Workspace Pointer | 4.6.8 |
| SWPB | 06C0 | 6 | - | | Swap Bytes | 4.6.6 |
| SZC | 4000 | 1 | 0-2 | X | Set Zeroes Corresponding (word) | 4.6.1 |
| SZCB | 5000 | 1 | 0-2,5 | X | Set Zeroes Corresponding (byte) | 4.6.1 |
| тв | 1F00 | 2 | 2 | | Test CRU Bit | 4.6.2 |
| X | 0480 | 6 | | | Execute | 4.6.6 |
| XOP | 2C00 | 9 | 6 | | Extended Operation | 4.6.9 |
| XOR | 2800 | 3 | 0-2 | X | Exclusive OR | 4.6.3 |

TABLE 4-3. INSTRUCTION SET, ALPHABETICAL INDEX (Concluded)

| MACHINE LANGUAGE OP CODE (HEXADECIMAL) | ASSEMBLY LANGUAGE MNEMONIC | INSTRUCTION | FORMAT | STATUS BITS AFFECTED |
|---|----------------------------------|----------------------------|--------|-------------------------|
| 0200 | U | Load Immediate | 8 | 0-2 |
| 0220 | AI | Add Immediate | 8 | 0-4 |
| 0240 | ANDI | And Immediate | 8 | 0-2 |
| 0260 | OBI | Or Immediate | . 8 | 0-2 |
| 0280 | CI | Compare Immediate | 8 | 0-2 |
| 0240 | STWP | Store WP | 8 | _ |
| 0200 | STST | Store ST | 8 | - |
| 0260 | IMPI | Load WP Immediate | 8 | _ |
| 0200 | | Load Int Mask | · 8 | 12,15 |
| 0340 | | | 7 | - |
| 0340 | IDEE | | , _ | 10.15 |
| 0360 | RSET | Reset AU | 7 | 12-15 |
| 0380 | RTWP | Return from Context Sw. | 7 | 0-15 |
| 03A0 | CKON | User Defined | 7 | - |
| 03C0 | CKOF | User Defined | 7 | - |
| 03E0 | LREX | Load & Execute | 7 | - |
| 0400 | BLWP | Branch; New WP | 6 | - |
| 0440 | В | Branch | 6 | - |
| 0480 | x | Execute | 6 | _ |
| 0400 | CLB | Clear to Zeroes | 6 | - |
| 0500 | NEG | Negate to Ones | 6 | 0-2 |
| 0540 | | Invert | 6 | 0.2 |
| 0540 | | Invert | 6 | 0.4 |
| 0560 | INC | Increment by 1 | U C | 0.4 |
| 0500 | | Increment by 2 | 0 | 0-4 |
| 0600 | DEC | Decrement by 1 | 6 | 0-4 |
| 0640 | DECT | Decrement by 2 | 0 | 0-4 |
| 0680 | BL | Branch and Link | 6 | - |
| 06C0 | SWPB | Swap Bytes | 6 | - |
| 0700 | SETO | Set to Ones | 6 | |
| 0740 | ABS | Absolute Value | 6 | 0-2 |
| 0800 | SRA | Shift Right Arithmetic | 5 | 0-3 |
| 0900 | SRL | Shift Right Logical | 5 | 0-3 |
| 0A00 | SLA | Shift Left Arithmetic | 5 | 0-4 |
| 0B00 | SRC | Shift Right Circular | 5 | 0-3 |
| 1000 | JMP | Unconditional Jump | 2 | - |
| 1100 | JLT | Jump on Less Than | 2 | - |
| 1200 | JLE | Jump on Less Than or Equal | 2 | _ |
| 1300 | JEO | Jump on Equal | 2 | - |
| 1400 | IHE | Jump on High or Equal | 2 | _ |
| 1500 | IGT | lump on Greater Than | - 2 | _ |
| 1600 | INF | Jump on Not Equal | 2 | _ |
| 1000 | | | - | |
| 1700 | JNC | Jump on No Carry | 2 | _ |
| 1800 | JOC | Jump on Carry | 2 | _ |
| 1900 | JNO | Jump on No Overflow | 2 | - |
| 1A00 | JL | Jump on Low | 2 | - |
| 1B00 | JH | Jump on High | 2 | · - |
| 1C00 | JOP | Jump on Odd Parity | 2 | - |
| 1D00 | SBO | Set CRU Bits to Ones | 2 | · · · - |
| 1E00 | SBZ | Set CRU Bits to Zeroes | 2 | |
| 1E00 | ТВ | Test CRU Bit | 2 | 2 |
| 2000 | coc | Compare Ones Corresponding | 3 | 2 |

TABLE 4-4. INSTRUCTION SET, NUMERICAL INDEX

| MACHINE LANGUAGE OP CODE (HEXADECIMAL | ASSEMBLY LANGUAGE MNEMONIC | INSTRUCTION | FORMAT | STATUS BITS AFFECTED |
|--|----------------------------------|---------------------------------|---|-------------------------|
| 2400 | CZC | Compare Zeroes Corresponding | 3 | 2 |
| 2800 | XOR | Exclusive Or | 3 | 0-2 |
| 2C00 | XOP | Extended Operation | · 9 | 6 |
| 3000 | LDCR | Load CRU | 4 | 0-2,5 |
| 3400 | STCR | Store CRU | 4 | 0-2,5 |
| 3800 | MPY | Multiply | 9 | |
| 3C00 | DIV | Divide | 9 | 4 |
| 4000 | SZC | Set Zeroes Corresponding (Word) | 1.000 | 0-2 |
| 5000 | SZCB | Set Zeroes Corresponding (Byte) | 1 . | 0-2,5 |
| 6000 | S | Subtract Word | 1 | 0-4 |
| 7000 | SB | Subtract Byte | 1 · · · · · · · · · · · · · · · · · · · | 0-5 |
| 8000 | С | Compare Word | 1 | 0-2 |
| 9000 | CB | Compare Byte | 1 | 0-2,5 |
| A000 | A | Add Word | 1 | 0-4 |
| B000 | AB | Add Byte | 1 | 0-5 |
| C000 | MOV | Move Word | 1 | 0-2 |
| D000 | MOVB | Move Byte | 1 | 0-2,5 |
| E000 | SOC | Set Ones Corresponding (Word) | 1. | 0-2 |
| F000 | SOCB | Set Ones Corresponding (Byte) | 1 | 0-2,5 |

TABLE 4-4. INSTRUCTION SET, NUMERICAL INDEX (Concluded)

4.6.1 FORMAT 1 INSTRUCTION.

These are dual operand instructions with multiple addressing modes for source and destination operands.

GENERAL FORMAT:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7. | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|---|--------|---|---|---|---|---|----|---|---|----|----|----|----|----|--------|
| 0 | P CODE | | В | т | D | | D | R | | Τę | 5 | | S | R | 1. |
| | | | | | | | | | | | | | | | |

If B = 1, the operands are bytes and the operand addresses are byte addresses. If B = 0, the operands are words and the operand addresses are word addresses.

| MNEMONIC | OP | сс | DE | в | | RESULT | STATUS | | | | |
|----------|----|----|----|---|--------------------------------|----------|----------|---|--|--|--|
| MNEMONIC | 0 | 1 | 2 | 3 | MEANING | COMPARED | BITS | DESCRIPTION | | | |
| | | | | | | то о | AFFECTED | | | | |
| А | 1 | 0 | 1 | 0 | Add | Yes | 0-4 | $(SA)+(DA) \rightarrow (DA)$ | | | |
| AB | 1 | 0 | 1 | 1 | Add bytes | Yes | 0-5 | $(SA)+(DA) \rightarrow (DA)$ | | | |
| С | 1 | 0 | 0 | 0 | Compare | No | 0-2 | Compare (SA) to (DA) and set | | | |
| | | | | | | | | appropriate status bits | | | |
| СВ | 1 | 0 | 0 | 1 | Compare bytes | No | 0-2,5 | Compare (SA) to (DA) and set | | | |
| | | | | | | | | appropriate status bits | | | |
| MOV | 1 | 1 | 0 | 0 | Move | Yes | 0-2 | $(SA) \rightarrow (DA)$ | | | |
| MOVB | 1 | 1 | 0 | 1 | Move bytes | Yes | 0-2,5 | $(SA) \rightarrow (DA)$ | | | |
| S | 0 | 1 | 1 | 0 | Subtract | Yes | 0-4 | $(DA) - (SA) \rightarrow (DA)$ | | | |
| SB | 0 | 1 | 1 | 1 | Subtract by tes | Yes | 0-5 | $(DA) - (SA) \rightarrow (DA)$ | | | |
| SOC | 1 | 1 | 1 | 0 | Set ones corresponding | Yes | 0-2 | (DA) OR (SA) → (DA) | | | |
| SOCB | 1 | 1 | 1 | 1 | Set ones corresponding bytes | Yes | 0-2,5 | (DA) OR (SA) → (DA) | | | |
| SZC | 0 | 1 | 0 | 0 | Set zeroes corresponding | Yes | 0-2 | $(DA) AND (\overline{SA}) \rightarrow (DA)$ | | | |
| SZCB | 0 | 1 | 0 | 1 | Set zeroes corresponding bytes | Yes | 0-2,5 | (DA) AND (SA) → (DA) | | | |

EXAMPLES

(1) ASSEMBLY LANGUAGE: A @>100,R2 ADD COM

ADD CONTENTS OF MA >100 & R2, SUM IN R2

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|-------|
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | >A0A0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | >0100 |

(2) ASSEMBLY LANGUAGE:

CB

R1,R2 COMPARE BYTE R1 TO R2, SET ST

MACHINE LANGUAGE:

| _ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | _ |
|---|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|---------|
| | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |] >9081 |

NOTE

In byte instruction designating a register, the left byte is used. In the above example, the left byte (8 MSB's) of R1 is compared to the left byte of R2, and the ST set to the results.

4.6.2 FORMAT 2 INSTRUCTIONS

4.6.2.1 Jump Instructions

Jump instructions cause the PC to be loaded with the value [PC+2(signed displacement)] if bits of the Status Register are at specified values. Otherwise, no operation occurs and the next instruction is executed since the PC was incremented by two and now points to the next instruction. The signed displacement field is a word (not byte) count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words (-256 to 254 bytes) from the memory address following the jump instruction. No ST bits are affected by a jump instruction.

GENERAL FORMAT:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| | | | | | | | | | | | | | | | |

| OP CODE | SIGNED DISPLACEMENT (WORDS) |
|---------|-----------------------------|
| | |

| | OP CODE | | ST CONDITION TO CHANCE BC |
|----------|-----------------|--------------------|---------------------------|
| MNEMONIC | 0 1 2 3 4 5 6 7 | MEANING | ST CONDITION TO CHANGE FC |
| JEQ | 0 0 0 1 0 0 1 1 | Jump equal | ST2 = 1 |
| JGT | 0 0 0 1 0 1 0 1 | Jump greater than | ST1 = 1 |
| JH | 0 0 0 1 1 0 1 1 | Jump high | ST0 = 1 and $ST2 = 0$ |
| JHE | 0 0 0 1 0 1 0 0 | Jump high or equal | ST0 = 1 or ST2 = 1 |
| JL | 0 0 0 1 1 0 1 0 | Jump low | ST0 = 0 and $ST2 = 0$ |
| JLE | 0 0 0 1 0 0 1 0 | Jump low or equal | ST0 = 0 or ST2 = 1 |
| JLT | 0 0 0 1 0 0 0 1 | Jump less than | ST1 = 0 and $ST2 = 0$ |
| JMP | 0 0 0 1 0 0 0 0 | Jump unconditional | unconditional |
| JNC | 0 0 0 1 0 1 1 1 | Jump no carry | ST3 = 0 |
| JNE | 0 0 0 1 0 1 1 0 | Jump not equal | ST2 = 0 |
| JNO | 0 0 0 1 1 0 0 1 | Jump no overflow | ST4 = 0 |
| JOC | 0 0 0 1 1 0 0 0 | Jump on carry | ST3 = 1 |
| JOP | 0 0 0 1 1 1 0 0 | Jump odd parity | ST5 = 1 |

In assembly language, \$ in the operand indicates "at this instruction". Essentially JMP \$ causes an unconditional loop to the same instruction location, and JMP \$+2 is essentially a no-op (\$+2 means "here plus two bytes"). Note that the number following the \$ is a *byte* count while displacement in machine language is in *words*.

EXAMPLES

(1) ASSEMBLY LANGUAGE:

JEQ \$+4 IF EQ BIT SET, SKIP 1 INSTRUCTION

MACHINE LANGUAGE:



The above instruction continues execution 4 bytes (2 words) from the instruction location or, in other words, two bytes (one word) from the Program Counter value (incremented by 2 and now pointing to next instruction while JEQ executes). Thus, the signed displacement of 1 word (2 bytes) is the value to be added to the PC.

(2) ASSEMBLY LANGUAGE: JMP \$ REMAIN AT THIS LOCATION



This causes an unconditional loop back to one word less than the Program Counter value (PC + >FF = PC-1 word). The Status Register is not checked. A JMP \$+2 means "go to the next instruction" and has a displacement of zero (a no-op). No-ops can substitute for deleted code or can be used for timing purposes.

4.6.2.2 CRU Single-Bit Instructions.

These instructions test or set values at the Communications Register Unit (CRU). The CRU bit is selected by the CRU address in bits 3 to 14 of register 12 plus the signed displacement value. The selected bit is set to a one or zero, or it is tested and the bit value placed in equal bit (2) of the Status Register. The signed displacement has a value of -128 to 127. NOTE

CRU addressing is discussed in detail in paragraph 8.2. O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 General Format: OP CODE SIGNED DISPLACEMENT

| MNEMONIC | OP CODE 0 1 2 3 4 5 6 7 | MEANING | STATUS BITS AFFECTED | DESCRIPTION |
|----------|----------------------------|-----------------|----------------------------|---|
| SBO | 00011101 | Set bit to one | - | Set the selected CRU output bit to 1. |
| SBZ | 00011110 | Set bit to zero | _ | Set the selected CRU output bit to 0. |
| ТВ | 00011111 | Test bit | 2 | If the selected CRU input bit = 1, set ST2. |

EXAMPLE

R12, BITS 3 TO 14 = >100

ASSEMBLY LANGUAGE:

SBO 4 SET CRU ADDRESS >104 TO ONE

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|-------|
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | >1D04 |

4.6.3 FORMAT 3/9 INSTRUCTIONS

These are dual operand instructions with multiple addressing modes for the source operand, and workspace register addressing for the destination. The MPY and DIV instructions are termed format 9 but both use the same format as format 3. The XOP instruction is covered in paragraph 4.6.9.

| · . (| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|-----------------|---|---|------|-----|---|---|------|-------|-------|------|----|----|----|----|----|----|
| General Format: | | | OP C | ODE | | | DR (| REGIS | TER O | NLY) | т | S | | SI | 3 | |
| | | | | | | | | | | | | | | | | |

| MNEMONIC | OP CODE 0 1 2 3 4 5 | MEANING | RESULT COMPARED TO 0 | STATUS BITS AFFECTED | DESCRIPTION |
|----------|------------------------|--------------------------------|----------------------------|----------------------------|--|
| сос | 001000 | Compare ones corresponding | No | 2 | Test (DR) to determine if O's are in each bit position where 1's are in (SA). If so, set ST2. |
| czc | 001001 | Compare zeros corresponding | No | 2 | Test (DR) to determine if O's are in each bit position where 1's are in (SA). If so, set ST2. |
| XOR | 001010 | Exclusive OR | Yes | 0-2 | (DR) ⊕ (SA) → (DR) |
| ΜΡΥ | 001110 | Multiply | No | | Multiply unsigned (DR) by unsigned (SA) and place unsigned 32-bit product in DR (most significant) and DR + 1 (least significant). If WR15 is DR, the next word in memory after WR15 will be used for the least significant half of the product. |
| עום | 001111 | Divide | No | 4 | If unsigned (SA) is less than or equal to unsigned (DR), perform no operation and set ST4. Otherwise divide unsigned (DR) and (DR) by unsigned (SA). Quotient \rightarrow (DR), remainder \rightarrow (DR+1). |
| | | | | | after WR15 will be used for the remainder. |

Exclusive OR Logic = $1 \bigoplus 0 = 1$ $0 \bigoplus 0 = 0$ $1 \bigoplus 1 = 0$

EXAMPLES

(1) ASSEMBLY LANGUAGE: MPY R2,R3

MULTIPLY CONTENTS OF R2 AND R3, RESULT IN R3 AND R4

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | _ |
|---|---|---|---|----|---|-------|---|-----|-----|-----|-----|------|----|----|----|-------|
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | >38C2 |
| | | | | | | BEFOR | E | AFT | ER | - | | | | | | - |
| | | | | R2 | t | 0002 | 2 | 00 | 0 2 | | | | | | | |
| | | | | R3 | ŀ | 0003 | 3 | 000 | 00 |) | 32- | віт | | | | |
| | | | | R4 | | N | | 00 | 06 | j € | RE | SULT | | | | |
| | | | | | 1 | | | | | | | | | | | |

The destination operand is always a register, and the values multiplied are 16-bits, unsigned. The 32-bit result is placed in the destination register and destination register +1, zero filled on the left.

(2) ASSEMBLY LANGUAGE: DIV @>FE00,R5

DIVIDE CONTENTS OF R5 AND R6 BY VALUE AT M.A. > FEOD

MACHINE LANGUAGE:

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| >3D60 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| >FE00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



The unsigned 32 bit value in the destination register and destination register +1 is divided by the source operand value. The result is placed in the destination register. The remainder is placed in the destination register +1.

(3) ASSEMBLY LANGUAGE: COC R10,R11

ONES IN R10 ALSO IN R11?

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | _ |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|---------|
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |] >22CA |

Locate all binary ones in the source operand. If the destination operand also has ones in these positions, set the equal flag in the Status Register; otherwise, reset this flag. The following sets the equal flag:



Set EQ bit in Status Register to 1.

4.6.4 FORMAT 4 (CRU MULTIBIT) INSTRUCTIONS



The C field specifies the number of bits to be transferred. If C = 0, 16 bits will be transferred. The CRU hardware base register (WR 12, bits 3 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU hardware bit address is incremented with each bit transfer, although the contents of WR 12 are not affected. T_s (C = 1 through 8), the source address is a byte address. If 9 or more bits are transferred (C= 0.9 through 15), the source address is a word (even number) address. If the source is addressed in the workspace register indirect autoincrement mode, the workspace register is incremented by 1 if C = 1 through 8, and is incremented by 2 otherwise.

| MISMONIO | OP CODE | | RESULT | STATUS | |
|-----------|---------|-----------------------------|--------|--------------------|--|
| MINEMUNIC | 012345 | MEANING | TO 0 | AFFECTED | DESCRIPTION |
| LDCR | 001100 | Load communcation register | Yes | 0-2,5† | Beginning with LSB of (SA), transfer the specified number of bits from (SA) to |
| STCR | 001101 | Store communcation register | Yes | 0-2,5 [†] | the CRU. Beginning with LSB of (SA), transfer the specified number of bits from the CRU to |
| | | | | | (SA). Load unfilled bit positions with 0. |

[†]ST5 is affected only if $1 \le C \le 8$.

EXAMPLE

ASSEMBLY LANGUAGE: LDCR @>FE00,8

LOAD 8 BITS ON CRU FROM M.A. >FEOO

MACHINE LANGUAGE:

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|-----|---|---|---|---|---|---|---|---|---|---|
| >3220 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| >FE00 | 0 | 0 | 0 | 0 | 0 | . 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| , | | | | | | | | | | | | | | | | |

NOTE

CRU addressing is discussed in detail in paragraph 8.2.

4.6.5 FORMAT 5 (SHIFT) INSTRUCTIONS

These instructions shift (left, right, or circular) the bit patterns in a workspace register. The last bit value shifted out is placed in the carry bit (3) of the Status Register. If the SLA instruction causes a one to be shifted into the sign bit, the ST overflow bit (4) is set. The C field contains the number of bits to shift.

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|-----------------|---|---|---|------|-----|---|---|---|---|---|----|----|----|----|----|----|
| General Format: | | | | OP C | ODE | | | | | | с | | | | R | |

If C = 0, bits 12 through 15 of R0 contain the shift count. If C = 0 and bits 12 through 15 of WR0 = 0, the shift count is 16.

| | | | 0 | PC | :00 | DE | | | | RESULT | STATUS | |
|----------|---|---|---|----|-----|----|---|---|------------------------|----------|----------|-------------------------------------|
| MNEMONIC | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | MEANING | COMPARED | BITS | DESCRIPTION |
| | | | _ | - | | | | | | TOO | AFFECTED | |
| SLA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Shift left arithmetic | Yes | 0-4 | Shift (R) left. Fill vacated bit |
| | | | | | | | | | | | | positions with 0. |
| SRA | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Shift right arithmetic | Yes | 0-3 | Shift (R) right. Fill vacated bit |
| | | | | | | | | | | | | positions with original MSB of (R). |
| SRC | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Shift right circular | Yes | 0-3 | Shift (R) right. Shift previous LSB |
| | { | | | | | | | | | | | into MSB. |
| SRL | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | Shift right logical | Yes | 0-3 | Shift (R) right, Fill vacated bit |
| | | | | | | | | | | | | positions with 0's. |

EXAMPLES

(1) ASSEMBLY LANGUAGE: SRA R1,2 SHIFT R1 RIGHT 2 POSITIONS, CARRY SIGN



(2) ASSEMBLY LANGUAGE: SRC R5,4 CIRCULAR SHIFT R5 4 POSITIONS





4.6.6 FORMAT 6 INSTRUCTIONS

These are single operand instructions.

| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|---------|---------|---|---|---|---|------|-----|---|---|---|---|----|----|----|----|----|----|
| General | Format: | | | × | | OP C | ODE | | | | | Т | s | | S | R | |
| | | | | | | | | | | | | | | | | | |

The T_S and S fields provide multiple mode addressing capability for the source operand.

| MNEMONIC | OP CODE | MEANING | RESULT | STATUS | DESCRIPTION |
|-----------|---------------------|-------------------|-----------|------------------|---|
| MINEMONIC | 0 1 2 3 4 5 6 7 8 9 | MEANING | TO 0 | AFFECTED | DESCRIPTION |
| В | 0000010001 | Branch | No | 5 - 2 | $SA \rightarrow (PC)$ |
| BL | 0000011010 | Branch and link | No | | $(PC) \rightarrow (R11)$; $SA \rightarrow (PC)$ |
| BLWP | 0 0 0 0 0 1 0 0 0 0 | Branch and load | No | | $(SA) \rightarrow (WP); (SA+2) \rightarrow (PC);$ |
| | | workspace pointer | | | (old WP) \rightarrow (new WR 13); |
| - | | | · · · · · | | (old PC) \rightarrow (new WR14); |
| | 1 | | | | (old ST) \rightarrow (new WR15); |
| | | | | | the interrupt input (INTREQ) is not |
| | | | | | tested upon completion of the |
| | | | | | BLWP instruction. |
| CLR | 0000010011 | Clear operand | No | - | 0000 → (SA) |
| SETO | 0000011100 | Set to ones | No | | FFFF ₁₆ → (SA) |
| INV | 0000010101 | Invert | Yes | 0-2 | $(\overline{SA}) \rightarrow (SA)$ (ONE'S complement) |
| NEG | 0000010100 | Negate | Yes | 0-4 | $-(SA) \rightarrow (SA)(TWO'S complement)$ |
| ABS | 0000011101 | Absolute value* | No | 0-4 | [(SA)] →(SA) |
| SWPB | 0000011011 | Swap bytes | No | | (SA), bits 0 thru $7 \rightarrow$ (SA), bits |
| | | • • • • • | | | 8 thru 15; (SA), bits 8 thru 15 \rightarrow |
| 21 m | | | | | (SA), bits 0 thru 7. |
| INC | 0000010110 | Increment | Yes | 0-4 | $(SA) + 1 \rightarrow (SA)$ |
| INCT | 0000010111 | Increment by two | Yes | 0-4 | $(SA) + 2 \rightarrow (SA)$ |
| DEC | 0000011000 | Decrement | Yes | 0-4 | $(SA) = 1 \rightarrow (SA)$ |
| DECT | 0000011001 | Decrement by two | Yes | 0-4 | $(SA) - 2 \rightarrow (SA)$ |
| X† | 0000010010 | Execute | No | · · · | Execute the instruction at SA. |
| | | | 1 | | |

*Operand is compared to zero for setting the status bit (i.e., before execution).

[†]If additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the TMS 9900 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

EXAMPLES

(1) ASSEMBLY LANGUAGE: B *R2 BRANCH TO M.A. IN R2

MACHINE LANGUAGE:



(2) ASSEMBLY LANGUAGE: BL @>FF00 BRANCH TO M.A. >FF00, SAVE OLD PC VALUE (AFTER EXECUTION) IN R11

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | _ |
|----------|---|---|---|---|-----|---------|----------|----------|--------------|----|-----|------|----|----|----|-------|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | >06A0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | >FF00 |
| k | | | | | | <u></u> | | <u> </u> | ······ | | | | | | | 1 |
| | | | | - | } | | | | 4 | ~ | | | - | | | |
| | | | | F | 1 m | F | <u> </u> | 4 | ╡ | 01 | DPC | VALU | 2 | | | |
| | | | | | | | | | \backslash | | | | | | | |



(3) ASSEMBLY LANGUAGE: BLWP @>FD00

BRANCH, GET NEW WORKSPACE AREA

MACHINE LANGUAGE:

| , | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|---|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|-------|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | >0420 |
| | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | >FD09 |

This context switch provides a new workspace register file and stores return values in the new workspace. See Figure 4-10. The operand (>FD00 above) is the M.A. of a two-word transfer vector, the first word the new WP value, the second word the new PC value.

4.6.7 FORMAT 7 (RTWP, CONTROL) INSTRUCTIONS



External instructions cause the three most-significant address lines (A0 through A2) to be set to the levels described in the table below and cause the CRUCLK line to be pulsed, allowing external control functions to be interpreted during CRUCLK at A0, A1, and A2. The CKON and CKOF instructions are used by other 990-family systems to control the system timer. On the TM 990/101M the system timer is incorporated into the TMS 9901; hence, these instructions are not used. CKON and CKOF can be used by monitoring plus 10 and 9 respectively at U20 as shown on sheet 2 of the schematics in Appendix F₁.

The RSET instruction generates the IORST signal to clear all I/O devices (on board TMS 9901) attached to it. It also clears out the status register interrupt mask, this will allow only a RESET interrupt or a LOAD function to be granted.

The LREX instruction causes a LOAD function request to be presented to the processor after two IAW or IDLE pulses. This means that the LOAD function occurs after two instructions are excuted following the LREX. TIBUG uses this function to do single step by executing the LREX, a RTWP to the user, then one user instruction. The LOAD function becomes active and vectors back to TIBUG, which then prints the processor registers.

IDLE causes the processor to suspend operation; it is, in essence, a HALT instruction. An interrupt or LOAD terminates the idle state.

In all cases, note that A0, A1, A2 are nonzero values so that these instructions are differentiated from a CRU output operation.

| MNEMONIC | OP CODE 0 1 2 3 4 5 6 7 8 9 10 | MEANING | STATUS BITS AFFECTED | DESCRIPTION | ADDRESS BUS* A0 A1 A2 |
|----------|-----------------------------------|----------------|----------------------------|---|-----------------------------|
| IDLE | 00000011010 | ldle | - | Suspend TMS 9900 instruction execution until an interrupt, LOAD, or RESET occurs | LHL |
| RSET | 00000011011 | Reset I/O & SR | 12—15 | $0 \rightarrow ST12$ thru ST15 | LHH |
| CKOF | 00000011110 | User defined | | | ннг |
| CKON | 00000011101 | User defined | | | нсн |
| LREX | 00000011111 | Load interrupt | | Control to TIBUG | ннн |
| RTWP | 00000011100 | Return from | 0-15 | $(R13) \rightarrow (WP)$ | |
| | | Subroutine | | (R14) → (PC) (R15) → (ST) | |

*These outputs from the TMS 9900 go to a SN74LS138 as shown in Figure 5-6



BRANCH WITH NEW WORKSPACE

FIGURE 4-10. BLWP EXAMPLE

Essentially, the RTWP instruction is a return to the next instruction that follows the BLWP instruction (i.e., RTWP is a return from a BLWP context switch, similar to the B *R11 return from a BL instruction). BLWP provides the necessary values in registers 13, 14, and 15 (see Figure 4-10).

EXAMPLE

| ASSEMBLY LANG | <i>UAGE:</i> | | | |
|---------------|--------------|------|---------|--------|
| RTWP | RETURN | FROM | CONTEXT | SWITCH |

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | - |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |] >0380 |

RTWP RETURN TO PREVIOUS WP (R13), PC (R14), ST (R15) VALUES



4.6.8 FORMAT 8 (IMMEDIATE, INTERNAL REGISTER LOAD/STORE) INSTRUCTIONS

| 4.6.8.1 | Immediate | Register | Instructions |
|---------|-----------|----------|--------------|
| | | | |

| | 0 | ់។ | | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|-----------------|---|----|-----|-------|---|---|-------|---|---|------|---|----|----|-----|----|----|----|
| General format: | | | 1.1 | · · · | | Ċ | P COD | E | | | | | N | | · | R | |
| | | | | , | | | | | | IOP | | | | · . | | | |
| | | | | | | | | | | | | | | | | | |

| MNEMONIC | OP CODE | | RESULT | STATUS | DESCRIPTION |
|-----------|--------------|----------------|--------|----------|-------------------------------|
| MINEMUNIC | 012345678910 | MEANING | TO 0 | AFFECTED | DESCRIPTION |
| AI | 00000010001 | Add immediate | Yes | 0-4 | $(R) + IOP \rightarrow (R)$ |
| ANDI | 0000010010 | AND immediate | Yes | 0-2 | (R) AND IOP \rightarrow (R) |
| CI | 00000010100 | Compare | Yes | 0-2 | Compare (R) to IOP and set |
| | | immediate | | | appropriate status bits |
| LI | 0000010000 | Load immediate | Yes | 0-2 | IOP → (R) |
| ORI | 00000010011 | OR immediate | Yes | 0-2 | (R) OR IOP→(R) |

| AND Logic: | 0.1, 1.0 = 0 | OR Logic: | 0 + 1, 1 + 0 = 1 |
|------------|--------------|-----------|------------------|
| | 0.0 = 0 | | 1 + 1 = 1 |
| | 1.1 = 1 | | 0 + 0 = 0 |

4.6.8.2 Internal Register Load Immediate Instructions

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|-----------------|---------|---|---|---|---|---|---|-----|---|---|----|----|----|----|----|----|
| General format: | OP CODE | | | | | | | | | | | | | N | | |
| | | | | | | | | IOP | | | | | | | | |

| | | | | C | OP (| co | DE | | | | | | |
|-----------|---|---|---|---|------|----|----|---|---|---|----|----------------------------------|--|
| MINEMONIC | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | MEANING | DESCRIPTION |
| LWPI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | Load workspace pointer immediate | $IOP \rightarrow (WP)$, no ST bits affected |
| LIMI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Load interrupt mask | IOP, bits 12 thru 15 → ST12 |
| | | | | | | | | | | | | | thru ST15 |

4.6.8.3 Internal Register Store Instructions



NO ST BITS ARE AFFECTED.

| MNEMONIC | | | | 0 | P C | :00 | DE | | | | | MEANUNG | DESCRIPTION |
|-----------|---|---|---|---|-----|-----|----|---|---|---|----|-------------------------|-------------------|
| WINEWONTC | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | MEANING | DESCRIPTION |
| STST | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Store status register | (ST) → (R) |
| STWP | 0 | 0 | 0 | 0 | 0 | Θ | 1 | 0 | 1 | 0 | 1 | Store workspace pointer | (WP) → (R) |

EXAMPLES

(1) ASSEMBLY LANGUAGE: AI R2,>FF ADD >FF TO CONTENTS OF R2

MACHINE LANGUAGE:

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| >0222 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| >00FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Α | FT | ER | i . |
|---|----|----|-----|
| 0 | 1 | 0 | E |

(2) ASSEMBLY LANGUAGE:

CI R2,>10E COMPARE R2 TO >10E

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | >0282 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | >010E |

R2 contains "after" results (>IOE) of instruction in Example (1) above; thus the ST equal bit becomes set.

(3) ASSEMBLY LANGUAGE:

LWPI

WP SET AT >FCOO (M.A. OF RO)

MACHINE LANGUAGE:

>FC00

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | >02E0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ò | 0 | >FC00 |

This is used to define the workspace area in a task, usually placed at the beginning of a task.

ASSEMBLY LANGUAGE: (4)

STWP STORE WP CONTENTS IN R2 R2

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | e statue Santa |
|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|-------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | >02A2 |
| | | | | | | | | ĸ | | | | | · | | | |

This places the M.A. of R0 in a workspace register.

FORMAT 9 (XOP) INSTRUCTION 4.6.9

Other format 9 instructions (MPY, DIV) are explained in paragraph 4.6.3 (format 3).

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
|-----------------|---|---|---|---|---|---|---|---|-------|-----|-----|----|----|----|----|----|---|
| General Format: | 0 | 0 | 1 | 0 | 1 | 1 | D | | NUMBE | ER) | ד ן | ้ร | x | S | R | | |
| | | | | | | | | | | | | | | | | | Ì |

The T_S and SR fields provide multiple mode addressing capability for the source operand. When the XOP is executed, ST6 is set and the following transfers occur:

| (40 _{1 6} + 4D) → (WP) |
|-----------------------------------|
| (42 ₁₆ + 4D) → (PC) |
| SA → (new R11) |
| (old WP) \rightarrow (new WR13) |
| (old PC) \rightarrow (new WR14) |
| (old ST) → (new WR15) |

First vector at 40_{1.6} Each vector uses 4 bytes (2 words)

The TMS 9900 does not test interrupt request (INTREQ) upon completion of the XOP instruction.

An XOP is a means of calling one of 16 subtasks available for use by any executing task. The EPROM memory area between M.A. 4016 and 7E16 is reserved for the transfer vectors of XOP's 0 to 15 (see Figure 4-1). Each XOP vector consists of two words, the first a WP value, the second a PC value, defining the workspace pointer and entry point for a new subtask. These values are placed in their respective hardware registers when the XOP is executed.

The old WP, PC, and ST values (of the XOP calling task) are stored (like the BLWP instruction) in the new workspace, registers 13, 14, and 15. Return to the calling routine is through the RTWP instruction. Also stored, in the new R11, is the M.A. of the source operand. This allows passing a parameter to the new subtask, such as the memory address of a string of values to be processed by the XOP-called routine. Figure 4-11 depicts calling an XOP to process a table of data; the data begins at M.A. FF0016.

XOP's 0, 1 and 8 to 15 are used by the TIBUG monitor, calling software routines (supervisor calls) as requested by tasks. This user-accessible software performs tasks such as write to terminal, convert binary to hex ASCII, etc. These monitor XOP's are discussed in Section 3.3.

ASSEMBLY LANGUAGE: XOP @>FF00,4

MACHINE LANGUAGE:

| - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|----|---|---|---|---|-----|---|---|---|---|---|
|] >2D20 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | . 1 | 1 | 0 | 1 | 0 | 0 |
|] >FF00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



A0001431

FIGURE 4-11. XOP EXAMPLE

4.7 COMPARISON OF JUMPS, BRANCHES AND XOPS

See Table 4-5.

| MNEMONIC | PARAGRAPH | DEFINITION SUMMARY |
|----------|-----------|--|
| JMP | 4.6.2 | One-word instruction, destination restricted to ± 127 , -128 words from Program. Counter value |
| В | 4.6.6 | Two-word instruction, branch to any memory location. |
| BL | 4.6.6 | Same as B with PC return address in R11. |
| BLWP | 4.6.7 | Same as B with new workspace; old WP, PC and ST contents (return vectors) are in new R13, R14, R15. |
| ХОР | 4.6.9 | Same as BLWP with address of parameter (source operand) in new R11. Sixteen XOP vectors outside program in M.A. 40_{16} to $7E_{16}$; can be called by any program. |

TABLE 4-5. COMPARISION OF JUMPS, BRANCHES, XOP'S
SECTION 5

THEORY OF OPERATION

5.1 GENERAL

This section covers theory of operation of the TM 990/100M. Information in the following manuals can be used to supplement material in this section:

- TMS 9900 Microprocessor Data Manual
- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communication Controller

Figure 5-1 shows data flow within the TMS 990/100M, highlighting the four major buses:

- Address Bus
- Control Bus
- Data Bus
- Communications Register Unit Bus

5.2 SYSTEM CLOCK (Figure 5-2)

System timing is regulated by a crystal-controlled TMS 9904 clock driver. The tank circuit, shown in Figure 5-2, is tuned to the third harmonic (48 MHz) of the crystal frequency (16 MHz). The 48 MHz is divided by 4 to 12 MHz which is further divided into four 3 MHz phases (ϕ_1 to ϕ_4).

5.3 CENTRAL PROCESSING UNIT (Figures 5-3 to 5-6)

The TMS 9900 microprocessor is the central processing unit (CPU for the TM 990/100M. The processor's responsibilities include:

- Memory and bus control
- Instruction acquisition and interpretation
- Timing
- System initialization
- CRU programming

Figure 5-3 groups TMS 9900 pins by function. The address bus addresses devices such as the TMS 9901 and TMS 9902 as well as memory locations. Data is transferred to and from memory as 16-bit words. Interrupt requests and the interrupt level code (IC0 to IC3) come from the TMS 9901 interface.



FIGURE 5-1. TM 990/100M BLOCK DIAGRAM



FIGURE 5-2. CRYSTAL-CONTROLLED OPERATION

CRU input instructions (STCR, TB) sample bits on CRUIN while CRU output instructions (LDCR, SBO, SBZ) place serial outputs on CRUOUT. CRU instructions also program the TMS 9901 and TMS 9902 as explained respectively in paragraphs 5.9 and 5.10 (examples are shown in paragraph 4.10).

Other signals are explained in detail in the TMS 9900 Microprocessor Data Manual.

Figures 5-4 and 5-5 show the data and address flow within the TMS 9900.

Figure 5-6 shows the logic of three instructions that are externally defined. Paragraph 4.6.7 further explains the coding of these instructions and their interpretation by board logic. These instructions are LREX, RESET, and IDLE. CKOF and CKON are instructions that can be user defined as explained in paragraph 4.6.7.

5.4 RESET AND LOAD (Figure 5-7)

The reset function resets the processor and TMS 9901, inhibiting memory write and the CRU clock. An interrupt occurs that resets the Status Register and begins execution under the monitor. Reset can occur in two ways:

- Actuating the RESET pushbutton on the card.
- Setting PRES.B to a logic ZERO state through connector P1.

The load function causes an interrupt to WP and PC vectors respectively at FFFC₁₆ and FFFE₁₆. It is implemented two ways:

- Executing the software instruction LREX.
- Setting RESTART.B to logic zero through connector P1.

For both RESTART.B and PRES.B, 39μ F tantalum electrolyte capacitors may be installed as shown in Figure 5-7 and Figure 7-2 for debouncing external switch generated reset or load interrupts. Installation of the capacitor on RESTART.B will interfer with microterminal operation.



DATA BUS GOES TO MEMORY, EXPANSION BUFFERS

ADDRESS BUS GOES TO MEMORY AND I/O DECODER, MEMORY, EXPANSION BUFFERS, TMS 9901, TMS 9902, WIRE-WRAP AREA.

FIGURE 5-3. TMS 9900 SIGNALS



FIGURE 5-4. TMS 9900 DATA AND ADDRESS FLOW



A0001443

FIGURE 5-5. TMS 9900 CPU FLOWCHART



A0001444

FIGURE 5-6. EXTERNAL INSTRUCTION DECODE LOGIC ON TMS 9900

5.5 MEMORY I/O DECODER (Figure 5-8)

This area is responsible for decoding the most significant (A_0 and A_8) bits of the address lines into chip select lines in order to address either RAM or ROM or an I/O device (TMS 9901 or TMS 9902). A 74S287 decodes address lines A_0 (MSB of a 15-bit address) through A_5 to determine memory address of a 16-bit word in RAM or ROM. A 74S288 decodes A_6 to A_8 to determine addressing of the TMS 9901, TMS 9902, outputs at the wire-wrap area, or external CRU. Signal MEMEN (memory enable) determines whether memory or an I/O device is being addressed.

Jumper J2 reflects whether the EPROM's in positions U42, U43, U44, and U45 are TMS 2708's or TMS 2716's, and changes the address map accordingly. See section 7.6.

SEL1, SEL2, SEL3, SEL4, and SEL5 are five signals routed to the wire wrap area on the TM 990/100M. These signals are intended to be utilized as I/O device select lines. All lines are decoded for 32 consecutive CRU bits.

Table 5-1 lists the CRU bit address from which the lines are active.

5.6 RANDOM ACCESS MEMORY (Figure 5-9)

Four TMS 4042-2 chips, each consisting of 256 x 4 bits, comprise the random access memory. The standard TM 990/100M is populated with 256 words of RAM (four TMS 4042-2's). An optional four-chip block can be added to increase on-board RAM to 512 16-bit words. Figure 5-9 shows the RAM array.

5.7 READ ONLY MEMORY (Figure 5-10)

Blocks of TMS 2708 EPROM chips, each consisting of 1024 x 8 bits, comprise the eraseable read only memory (EPROM). A block of two TMS 2708 chips, containing 1024 words, comes with the TM 990/100M. An optional second block can be added to increase EPROM to 2048 16-bit words. Figure 5-10 shows the EPROM array. Jumper options at J3 and J4 select whether the EPROM's are TMS 2708's or TMS 2716's. See section 7.6.





NOTE

EPROM expansion to 4K is possible by using TMS 2716 EPROM's (2K x 8 bits) and making jumper changes. This is discussed in Section 7, Options.

5.8 OFFBOARD EXPANSION BUFFERS (Figures 5-11 and 5-12)

Offboard expansion is possible by tapping signals at the P1 connector. The signals are buffered to drive board-to-board lines (Section 6, Applications, contains examples of memory and I/O expansion off board). Figures 5-11 and 5-12 show logic buffering the signals to connector P1. Table H1 in Appendix H lists connector P1 pins and signals at these pins.

5.9 TMS 9901, PARALLEL I/O, INTERRUPTS (Figure 5-13)

The TMS 9901 controls:

- 16-bit (maximum) parallel input and output
- Interrupt signals to the TMS 9900 CPU



| Meri | BYTE BEING | MEMEN | OUTPUTS ON | | | |
|-------|------------|-------|------------|------|------|-------|
| MISEL | (HEX) | WENEN | RAM | MROM | EROM | IOSEL |
| 1 | 0-FFF | 0 | 1 | 0 | 1 | 0 |
| 1 | 1000-1FFF | 0 | 1 | 1 | 0 | 0 |
| 0 | 0-7FF | 0 | 1 | 0 | 1 | 0 |
| 0 | 800-FFF | 0 | 1 | 1 | 0 | 0 |
| NA | ≥FC00 | 0 | 0 | 1 | 1 | 0 |
| NA | NA | 1 | 1 | 1 | 1 | 1 |

NOTES: 1. Memory mapping is shown in Figure 7-2.

2. The address bus contains 15 lines with A0 (MSB) = 16,384 (2^{14}) .

FIGURE 5-8. MEMORY I/O DECODER

TABLE 5-1. CRU ADDRESS MAP

| CRU SOFTWARE BASE ADDRESS, R12, BITS 0-15 | CRU HARDWARE BASE ADDRESS R12, BITS 3-14 | LINE SELECTED AT U23 | FUNCTION |
|--|--|---|---|
| 0000-003E 0040-007E 0080-00BE 00C0-00FE 0100-013E 0140-017E 0180-01BE 01C0-01FE | 0000-001F 0020-003F 0040-005F 0060-007F 0080-009F 00A0-00BF 00C0-00DF 00E0-00FF | SEL1 SEL2 9902SEL SEL3 9901SEL SEL4 SEL5 N/A | On-card expansion On-card expansion On-card serial interface, timer (TMS 9902) On-card expansion On-card parallel interface (TMS 9901) On-card expansion On-card expansion Reserved, on-card expansion |
| 0200-1FFE | 0100-0FFF | N/A | Off-card CRU lines |



FIGURE 5-9. RANDOM ACCESS MEMORY

.



| VOLTAGE | PIN |
|-----------------|-----|
| Vcc | 24 |
| ∨ _{BB} | 21 |
| VDD | 19 |
| ∨ _{SS} | 12 |

FIGURE 5-10. READ ONLY MEMORY

TMS 9901 transmission to and from memory is handled by CRU instructions. Data to be transmitted in parallel is received serially by the TMS 9901. Parallel received data is input to memory serially. Programming the TMS 9901 for I/O is explained in paragraph 8.6.

Interrupts received by the TMS 9901 are coded and sent via signals ICO to IC3 to the CPU when signal INTREQ (interrupt request) goes low.

Figure 5-13 shows signal flow to and from the TMS 9901. Further information can be obtained from the TMS 9901 data manual and paragraphs 8.4.1 and 8.6.



FIGURE 5-11. BUFFERING OF CONTROL SIGNALS TO CONNECTOR P1





A0001451

FIGURE 5-12. BUFFERING OF ADDRESS AND DATA SIGNALS TO CONNECTOR P1



FIGURE 5-13. TMS 9901 EXTERNAL LOGIC

5.10 TMS 9902, SERIAL I/O INTERFACE (Figure 5-14)

The TMS 9902 controls serial I/O for the TM 990/100M. Through CRU instructions the user can set:

- Control criteria such as parity and character length
- Interval timer rate
- Receive data rate
- Transmit data rate

Data is transmitted and received through the CRUOUT and CRUIN lines. The TMS 9902 can interface with a terminal through the EIA connector, P2. An interfacing of level shifters is used to allow hookup to a Texas Instruments 743 KSR, teletypewriter, or other RS-232-C terminal. See Figure 5-14.

When operating under the monitor (supplied with assembly 999211-0001 only), the TMS 9902 is used to control communication by monitoring signals at the CRU. Signals used for communications purposes also cause an interrupt level 4 at the TMS 9901. Because of this, jumper J1 must be removed when using the *TIBUG* monitor to prevent the internal interrupt from incumbering monitoring operation. This interrupt is described in detail in paragraph 6.6. Further information is available from the TMS 9902 data manual.

5.11 SERIAL I/O INTERFACE (Figure 5-15)

This area provides an interface between the TMS 9902 and a 743 KSR, teletypewriter, or RS-232-C terminal. The board comes jumpered for 743 KSR operation (jumper J11 disconnected). Section 7 (Options) contains a description of accommodating optional terminals. J11 is installed if the terminal used is a teletypewriter. Jumper J7 must be in the EIA position to use an EIA terminal or a teletypewriter with the TM 990/100M. Jumper locations are shown in Figure 7-2.

5.12 WIRE-WRAP AREA (Figure 5-16)

A wire-wrap area has been provided for adding additional devices such as TMS 9901's or TMS 9902's. On the periphery of the wire-wrap area are pads containing voltages and signals as shown in Figure 5-16.

Spare pins from the 40-pin board edge connectors P3 and P4 are routed to an array of plated through holes near the bottom of each connector. This facilitates interconnection of these spare pins with circuitry added in the wire-wrap area.

The wire-wrap area consists of an array of .046 inch diameter holes spaced on 0.1 inch centers. It is suggested that networks placed in this area be mounted in sockets with wire-wrap tails. Interconnections are thus facilitated in wire-wrap. Two 16-pin DIP socket locations are dedicated for connection to power and miscellaneous CRU control signal. See Figure 5-16.

5.13 MULTIDROP I/O INTERFACE (Figure 5-17)

The Multidrop interface may be used for board-to-board communication over long distances. Generally, all that is required is a twisted pair line run between the boards. More than two boards may be linked together, each one is just "dropped" into place, hence the term "multidrop". If more than two boards are used, the boards not at the extreme ends of the twisted pair line (i.e., those "dropped in the middle") are considered non-terminating boards, and the termination resistor jumper plugs should be removed to prevent standing wave patterns which might occur, mostly at the higher baud rates. The two boards at the extremes of the

line, regardless of whether additional boards exist in between, should have these resistor jumper plugs installed (J9–J12). Jumpers to be installed for the multidrop operation are listed below:

| | INSTALL | REMOVE |
|--------------------------------|------------------------------|----------------|
| Half Duplex, non-terminating | J5, J8, J7 (MD) | J6, J9–J12 |
| Full Duplex, non-terminating | J7 (MD) | J5, J6, J8–J12 |
| Half Duplex, terminating board | J7 (MD), J5, J6, J8–J10, J12 | J11 |
| Full Duplex, terminating board | J7 (MD), J6, J9, J10, J12 | J11, J5, J8 |



FIGURE 5-14. TMS 9902 EXTERNAL LOGIC







FIGURE 5-16. SIGNALS AT WIRE-WRAP AREA





SECTION 6

APPLICATIONS

6.1 GENERAL

This section covers various methods of communicating to applications external to the TM 990/100M. Figure 6-1 shows board locations applicable to this section.

A wirewrap area has been provided for wiring devices on board. This area, shown in detail in Figure 6-2 contains signal input and output pins located on its periphery. Table 6-1 lists the signatures of the pins. Note that a spare 40-pin connector (P3) is available adjacent to the wirewrap area.

6.2 WIRE-WRAP ADDITIONAL ON-CARD TMS 9901

An additional TMS 9901 may be added for an external application. Figure 6-3 shows wire-wrap wiring to add a TMS 9901 I/O controller and associated resistor packs. Sockets with wire-wrap tails are inserted into the board to accommodate the devices and wiring.

Signals and power available at the wire-wrap area are shown in Figure 6-2. The use of $\overline{SEL1}$ to the 74LS00 designates a CRU address of $0000_{1.6}$ (bits 3 to 14 of R12).

6.3 PARALLEL I/O PORT CIRCUITRY

Figure 6-4 shows a parallel I/O port that can be implemented in the wire-wrap area. Wire-wrap area signals are available as shown in Figure 6-2. This port consists of eight input and eight output lines. These 16 lines are interfaced to connector P3, pins 1 to 16.

6.4 OFF-CARD ADDITIONAL RANDOM ACCESS MEMORY

Figure 6-5 shows suggested wiring for adding up to 1K words of RAM off-board in 256-word increments. Table 6-2 is a list of materials for this addition.

6.5 ADD OFF-CARD TMS 9901

Figure 6-6 shows circuitry, connected through connector P1, for connecting an additional TMS 9901 off the card. The CRU hardware address for the TMS 9901 in this configuration is FF0₁₆ (R12, bits 3 to 14).

6.6 ON-BOARD COMMUNICATIONS INTERRUPT

The TMS 9902 will issue a level 4 interrupt when programmed as in paragraph 4.9. Positioning jumper J1 (shown in Figure 6-1) to the "9902" position connectors the interrupt output of the TMS 9902 to interrupt level 4. This allows interrupt operation of the TMS 9902.

NOTE

As shown in Figure 6-7, the TMS 9902 timer as well as three other conditions cause an interrupt to be generated (INT) which can be routed to interrupt 4 of the TMS 9901. Because these signals are monitored through the CRU by the *TIBUG* monitor to facilitate I/O and other functions, the jumper at J1 must be in the "P1-18" position when operating under the monitor.



FIGURE 6-1. DEVICES USED IN VARIOUS APPLICATIONS

TABLE 6-1. I/O PINS AT WIREWRAP AREA

| SIGNAL | DEFINITION | | |
|---------------------|------------------------------------|--|--|
| A10 to A14 | Five LSB's of address bus | | |
| CRUCLKB | CRU clock input | | |
| CRUIN | Serial data to CRU | | |
| CRUOUT | Serial data from CRU | | |
| IORST | I/O Reset | | |
| SEL1 | CRU address* is 0000 ₁₆ | | |
| SEL2 | CRU address* is 002016 | | |
| SEL3 | CRU address* is 0060 ₁₆ | | |
| SEL4 | CRU address* is 00A0 ₁₆ | | |
| SEL5 | CRU address* is 00C0 ₁₆ | | |
| $\overline{\phi}_3$ | Clock 03 | | |
| +5V | +5 volt supply | | |
| -12V | -12 volt supply | | |
| +12V | +12 volt supply | | |
| -5V | -5 volt supply | | |
| | | | |

*CRU hardware base address (bits 3 to 14 of R12)



FIGURE 6-2. SIGNALS AT WIRE-WRAP AREA



NOTES: 1. ALL LINE SIGNALS SHOWN ARE AVAILABLE AT THE 16-PIN DIP HOLE PATTERNS ON THE EDGE OF THE WIRE-WRAP AREA. 2. I/O PORTS P7 TO P15 CONNECT TO PINS AT CONNECTOR P1 (P1-5 TO P1-12 AND ~14).

A0001455

.

FIGURE 6-3. ON-BOARD TMS 9901 WIRING



A0001456

FIGURE 6-4. PARALLEL I/O PORT



A0001457

FIGURE 6-5. OFF-BOARD EXPANSION OF RAM



*And wire-wrap pins as required



FIGURE 6-6. CIRCUITRY TO ADD TMS 9901 OFF-BOARD



A0001459

FIGURE 6-7. FOUR INTERRUPT-CAUSING CONDITIONS AT TMS 9902

SECTION 7

OPTIONS

7.1 GENERAL

This section explains the various options available to the user of the TM 990/100M. These options include:

- Use of TMS 2716 EPROM's (2K x 8 bits each) instead of TMS 2708 EPROM's (1K x 8 bits each) (paragraph 7.2).
- On-card expansion of EPROM and RAM (paragraph 7.2)
- Asynchronous serial interrupt from TMS 9902 (paragraph 7.3).
- RS-232-C or teletypewriter interface (paragraph 7.4). Teletypewriter interface is with assembly 999211-0001 only.
- Microterminal use (paragraph 7.8).
- External switch actuation of a RESET or RESTART signal (paragraph 7.5).
- Memory chip and CRU device selected by bit masks in PROM's (paragraph 7.6).
- Assembler in EPROM (paragraph 7.7).

Figures 7-1 and 7-2 show board locations application to this section. Table 7-1 is a summary of jumpers and capacitors used with these options.

7.2 ON-BOARD MEMORY EXPANSION (Figure 7-2)

7.2.1 EPROM EXPANSION

EPROM memory can be expanded on-board in two ways (all expansion memory is provided on assembly 999211-0003):

- Add two TMS 2708 EPROM chips (1K x 8 bits each) to provide an additional 1K words of memory.
- Use two or four TMS 2716 EPROM chips (2K x 8 bits each) to provide 2K or 4K words of memory.

Figure 7-3 shows placement of EPROM chips and corresponding memory addresses (in bytes). The board silkscreen designators identify the necessary jumper placement at J2, J3, and J4.

NOTE

Models 999211-1 and -2 come from the factory with 2 TMS 2708's which are installed in sockets at U42 and U44. Jumper J2 is installed in the "2708" position and Jumpers J3 and J4 in the "08" position. This configuration will allow up to four 2708's to be used in U42 to U45.



FIGURE 7-1. MEMORY PLACEMENT ON BOARD



FIGURE 7-2. JUMPERS AND CAPACITORS USED FOR OPTION SELECTION

To utilize TMS 2716 EPROM's J2 must be positioned to "2716" and J3 and J4 to the "16" position.

EPROM types may not be mixed. That is, TMS 2716 may not be populated in U42 and U44 while TMS 2708's are populated in U43 and U45.

7.2.2 RAM EXPANSION

Four additional TMS 4042-2 RAM chips can be added as shown in Figure 7-3. This will provide an additional 256 words, 512 bytes of RAM. All expansion memory is provided on assembly 999211-0003.

7.3 ASYNCHRONOUS SERIAL COMMUNICATION

An internal interrupt to interrupt trap 4 can be selected through programming considerations described in paragraph 8.4. This interrupt will signal changes in data set status and the current contents of the

| OPTION | JUMPERS/CAPACITORS | PARAGRAPH |
|-----------------------------|---------------------------------|-----------|
| TMS 9902 INT to Interrupt 4 | J1 (as shown on board) | 7.10 |
| P1-18 to interrupt 4 | J1 (as shown on board)* | 7.10 |
| Use TMS 2708 EPROM's | J2, J3, J4 (as shown on board)* | 7.2.1 |
| Use TMS 2716 EPROM's | J2, J3, J4 (as shown on board) | 7.2.1 |
| 20 mA Interface Use | J11 (installed) | 7.4 |
| RS-232-C Interface Use | J11 (disconnected) * | 7.4 |
| Microterminal Power | J13, J14, J15 (installed) | 7.8 |
| External RESTART signal | C5 (installed) | 7.5 |
| External PRES.B signal | C6 (installed) | 7.5 |
| Multidrop Interface | J5, J6, J8, J9, J10, J12 | |
| EIA/Multidrop Select | J7 | |

TABLE 7-1. JUMPERS AND CAPACITORS USED WITH OPTIONS

*Configuration when shipped from factory

TMS 9902 transmit buffer or receive buffer. Further information is presented in the TMS 9902 Asynchronous Communication Controller Data Manual.

7.4 RS-232-C AND TELETYPEWRITER INTERFACES

Appendix A covers cabling for a Teletype Model 3320/5JE. To use this terminal (20 mA current loop), connect the jumper at J11.

CAUTION

Verify correct voltage levels at connector P2 when attaching a teletypewriter type terminal.

Appendix B covers cabling for an RS-232-C-type terminal. To use this type of terminal, disconnect the jumper at J11.



FIGURE 7-3. MEMORY EXPANSION MAPS

7.5 EXTERNAL SYSTEM RESET

External switches can reset the system through connections at connector P1. They activate the following signals as shown in Appendix F (Schematics).

- **RESTART.B.** This causes a load function. A 39 μ F tantalum capacitor is required at C5 to debounce the switch. See Figure 7-2 for part placement. This capacitor should be removed during microterminal operation.
- PRES.B. This causes reset function. A 39 μF tantalum capacitor is required at C6 to debounce the switch. See Figure 7-2 for part placement.

7.6 MEMORY MAP CHANGE

On-board memory chip and CRU device addressing is through bit patterns in two PROMs, a 74S287 and a 74S288 as shown in Appendix F (Schematics). This memory map may be altered by the substitution of PROM's with the desired configuration.

7.7 TM 990/402 LINE-BY-LINE ASSEMBLER

A line-by-line assembler is available, programmed on two TMS 2708 EPROM's. It will assemble each instruction as it is input by the user. The resulting machine code will be printed on the terminal and placed in continuous memory locations. The *TIBUG* monitor must be present to use the assembler.

No relocatable labels can be used. Jump instructions use dollar-sign plus or minus byte displacements, and symbolic addresses are input as absolute locations. Error codes identify syntax errors (illegal op code), displacement errors (jump instructions), and range errors (e.g., R33). Figures 4-17 and 7-4 are examples of assembly outputs using the line-by-line assembler.

7.8 TM 990/301 MICROTERMINAL

An alternate to a hard-copy terminal is a TM 990/301 microterminal for user communication to and from the TM 990/100M. The size of a hand-held calculator, the TM 990/301 uses its light-emitting diode (LED) display to show hexadecimal or decimal values. Features of the TM 990/301 include:

- Hexadecimal to signed decimal and signed decimal to hexadecimal conversion of displayed value.
- Display and change contents of Workspace Pointer, Program Counter, Status Register, or CRU ports.
- Increment through memory displaying contents.
- Display and change contents of memory addresses.
- Halt or single step user program execution.
- Begin program execution.
- Keyboard values 0 through F₁₆.

This microterminal comes with its own cable which attaches to the 25-pin connector P2. To supply power to the microterminal, place jumpers at J13, J14, and J15. When the microterminal is not connected, make sure that these jumpers are disconnected. Jumper J7 must be in the EIA position for microterminal operation. See Figure 7-2. Spare jumpers are populated at J16, J17, and J18.

Figure 7-5 shows the microterminal and cabling to the TM 990/100M

7.9 TM 990/510 OEM CHASSIS

An original equipment manufacturer (OEM) chassis is available. It features slots for four boards, a motherboard backplane interfacing to P1 on the board, and a terminal strip for power, PRES.B, INT1.B, and RESTART.B. A dimensional drawing of the OEM chassis is shown in Figure 7-6. A schematic of the backplane is shown in Figure 7-7. P1 pin assignments are listed in Table H-1 of Appendix H.

NOTE

Dimension between card slots is one inch.

| | MEMORY ADDRESS | | | | | | |
|------|------------------------|--------------------|-----------------|-------------|---------|---------|------------------|
| | ASSEMBLER MACHINE CODE | | | | | | |
| | | | | | | | |
| | | US | ER INPUT SOURCE | CODE | | | |
| FDOO | | /FE00 | CHANGE | MEMORY ADD | RESS | | |
| FE00 | 2FA0 | XOP @>FEOC, | 14 | | | | |
| FE02 | FE0C | | | | | | |
| FE04 | | V+S | SYNTA) | ERROR | | | |
| FE04 | 0460 | B 9>0080 | | | | | |
| FE06 | 0080 | | | | | | |
| FE08 | | ✓FE0C < | CHANGI | MEMORY ADDI | RESS | | |
| FEUC | 434F | SCRUCKHLOCH | TIONS. YOUR | с репекны | MAKK2:- | | - TEXT STATEMENT |
| FEUE | 4647 | | | | | | |
| FEIU | 5241 | | | | | | |
| FEIC | 0400 | | | | | | |
| CC14 | 5440 | | | | | | |
| FE18 | 1447 4646 | | | | | | |
| FE1A | 532E | | | | | | |
| FE1C | 2059 | | | | | | |
| FF1E | 4F55 | | | | | | |
| FE20 | 5220 | | | | | | |
| FE22 | 5052 | | | | | | |
| FE24 | 4F47 | | | | | | |
| FE26 | 5241 | | | | | | |
| FE28 | 4D20 | | | | | | |
| FE2A | 574F | | | | | | |
| FE2C | 524B | | | | | | |
| FE2E | 5321 | | | | | | |
| FE30 | 0707 | +>0707 | | | | | |
| FE32 | 0700 | +>0700 | | | | | |

FIGURE 7-4. LINE-BY-LINE ASSEMBLER OUTPUT

.



FIGURE 7-5. TM 990/301 MICROTERMINAL
7.10 INTERRUPT FROM TMS 9902

An on-board communications interrupt is issued by the TMS 9902 as explained in paragraph 6.6. When operating under the *TIBUG* monitor, place jumper J1 in position "P1-18."



NOTES: 1. DIMENSIONS IN INCHES 2. DISTANCE BETWEEN SLOTS IS 1 INCH 3. ALL DIMENSIONS ± 0.010.

A0001463

FIGURE 7-6. TM 990/510 OEM CHASSIS





NOTE: BACKPLANE PIN ASSIGNMENTS LISTED IN TABLE H-1 (APPENDIX H). - +5V - GND

1

TERMINAL STRIP IN BACK OF CHASSIS

FIGURE 7-7. OEM CHASSIS BACKPLANE SCHEMATIC

SECTION 8

PROGRAMMING THE TM 990/100M MICROCOMPUTER

8.1 GENERAL

This section covers programming considerations, techniques, and examples using the TM 990/100M microcomputer. Subjects include:

| | | Paragraph |
|---|----------------------------------|-----------|
| • | CRU Programming | 8.2 |
| • | Interrupt Programming | 8.3 |
| • | Interval Timer Programming | 8.4 |
| • | Context Switch | 8.5 |
| • | I/O Programming with the TM 9901 | 8.6 |

8.2 CRU PROGRAMMING

8.2.1 GENERAL

The Communications Register Unit (CRU) is the I/O data interface for the TM 990/100M microcomputer. When CRU instructions are executed, data is written or read through the CRUOUT or CRUIN pins respectively of the TMS 9900 to or from designated devices addressed via the address bus of the microprocessor.

The CRU software base address is maintained in register 12 of the workspace register area. Only bits 3 through 14 of the register are interpreted by the CPU for the desired CRU bit address. Essentially, the CRU bit address is the value on the address bus that will cause decode logic on the address bus to enable an external device. Once enabled, the device can be communicated with via the CRU lines attached to the device. The CRU process follows this general sequence:

- (1) The CRU instruction is executed.
- (2) Bit address of the desired external device is placed on the address bus.
- (3) Decode logic on the address bus enables an external device so that it can serially send or receive using the CRU input or output lines and clock.
- (4) Bits are serially sent or received over the CRU lines.

TM 990/100M devices driven off of the CRU interface include the TMS 9901 parallel interface and the TMS 9902 serial interface which are accessed through the CRU base addresses noted in Table 8-1. This table also lists the functions of the other CRU base addresses which can be used for on-card or off-card I/O use. Addressing the TMS 9901 and TMS 9902 for use as interval timers is explained, along with program-ming examples, in section 8.4. Further detailed information on these two devices can be obtained from their respective data manuals.

| CRU SOFTWARE BASE ADDR, R12, BITS 0-15 | CRU HARDWARE BASE ADDR, R12, BITS 3-14 | LINE SELECTED AT U23 | FUNCTION |
|---|---|----------------------------|--|
| 0000-003E | 0000-002F | SEL1 | On-card expansion |
| 0040-007E | 0020-003F | SEL2 | On-card expansion |
| 0080-00BE | 0040-005F | 9902SEL | On-card serial interface, timer (TMS 9902) |
| 00C0-00FE | 0060-007F | SEL3 | On-card expansion |
| 0100-013E | 0080-009F | 9901 SEL | On-card parallel interface (TMS 9901) |
| 0140-017E | 00A0-00BF | SEL4 | On-card expansion |
| 0180-01BE | 00C0-00DF | SEL5 | On-card expansion |
| 01C0-01FE | 00E0-00FF | N/A | Reserved, on-card expansion |
| 0200-1FFE | 0100-0FFF | N/A | Off-card CRU lines |
| | | | |

TABLE 8-1. CRU ADDRESS MAP

Paragraph 8.2.2 explains CRU addressing while timing is covered in paragraph 8.2.3. Paragraph 8.2.4 describes the five CRU instructions.

8.2.2 CRU ADDRESSING

The CRU software base address is contained in the 16 bits of register 12. From the CRU software base address, the processor is able to determine the CRU hardware base address and the resulting CRU bit address. These three CRU addressing forms are shown in Figure 8-1.

8.2.2.1 CRU BIT ADDRESS

The CRU bit address is the address that will be placed on the address bus at the beginning of a CRU instruction. This is the address bus value that, when decoded by hardware attached to the address bus, will enable the device so that it can be driven by the CRU control and clock lines. The CRU bit address is the sum of the displacement value of the CRU instruction (displacement applies to instructions TB, SBO, and SBZ only) and the CRU hardware base address in bits 3 to 14 of register 12. Note that the sign bit of the eightbit value is extended to the right and added as part of the displacement. The resulting CRU bit address will be placed on address lines A_3 to A_{14} ; address lines A_0 to A_3 always will be zeroes.

8.2.2.2 CRU HARDWARE BASE ADDRESS

The CRU hardware base address is the value in bits 3 to 14 of register 12. For instructions that do not specify a displacement (the LCDR and STCR do not), the CRU hardware base address is the same as the CRU bit address on address lines A_3 to A_{14} as explained in paragraph 8.2.2.1. An important aspect of the CRU hardware base address is that it does not use the lease significant bit of register 12 (bit 15); this bit is ignored in deriving the CRU bit address.

8.2.2.3 CRU SOFTWARE BASE ADDRESS

The CRU software base address is the entire 16-bit contents of register 12. In essence, this is the CRU hardware base address divided by two. Bits 0, 1, 2, and 15 of the CRU software base address are ignored in deriving the CRU hardware base address and the CRU bit address.



*The displacement added to the CRU hardware base address is a signed eight-bit value, with sign extended, used only when executing one of the single-bit CRU instructions (TB, SBO, and SBZ).

FIGURE 8-1. CRU BASE AND BIT ADDRESSES

Because bit 15 of R12 is not used, some confusion can result in programming. Instead of loading the CRU bit address in bits 0 to 15 of Register 12 (e.g. LI R12 > 80 will not cause the CPU to address the TMS 9901 at CRU hardware base address 80_{16}), the programmer must shift the software base address value one bit to the left so that it is in bits 3 to 14 instead of in bits 4 to 15. Several programming methods can be used to ensure this correct placement, and all of the following examples place the TMS 9901 base address of 80_{16} correctly in R12.

| LI | R12,>100 | PLACES >80 IN BITS 3 TO 14 |
|--------------------|-----------|---|
| | or | |
| LI | R12,>80*2 | MULTIPLY BASE ADDRESS BY 2 (NOT RECOGNIZED BY LINE- |
| | | BY-LINE ASSEMBLER) |
| | or | |
| LI ^{Year} | R12,>80 | BASE ADDRESS IN BITS 4 TO 15 |
| SLA | R12,1 | SHIFT BASE ADDRESS ONE BIT TO THE LEFT |
| | | |

8.2.3 CRU TIMING

CRU timing is shown in figure 8-2. Timing phases (ϕ 1 to ϕ 4) are shown at the top of the figure. The CRU address is valid on the address bus beginning at the start of ϕ 2, and stays valid for eight timing phases (two clock cycles). At the start of the next ϕ 2 phase, CRUCLK at the TMS 9900 goes high for two phases to provide timing for CRUOUT sampling. Note that for LDCR and STCR instructions, the address bus is incremented for each data bit to be output or input. For input operations, the address is placed on the address bus at the beginning of phase ϕ 2, and the input is sampled between phases ϕ 4 and ϕ 1.

8.2.4 CRU INSTRUCTIONS

The five instructions that program the CRU interface are:

- LDCR Place the CRU hardware base address on address lines A₃ to A14. Load from memory a pattern of 1 to 16 bits and serially transmit this pattern through the CRUOUT pin of the TMS 9900 (paragraph 4.6.4). Increment the address on A₃ to A₁₄ after each CRUOUT transmission.
 - STCR Place the CRU hardware base address on address lines A₃ to A₁₄. Store into memory a pattern of 1 to 16 bits obtained serially at the CRUIN pin of the TMS 9900 (paragraph 4.6.4). Increment the address on A₃ to A₁₄ after each CRUIN sampling.
 - SBO Place the CRU hardware base address plus the instruction's signed displacement on address lines A₃ to A₁₄. Send a logical one through the CRUOUT pin of the TMS 9900 (paragraph 4.6.2.2).
- SBZ Place the CRU hardware base address plus the instruction's signed displacement on address lines A_3 to A_{14} . Send a logical zero through the CRUOUT pin of the TMS 9900 (paragraph 4.6.2.2).
 - TB Place the CRU hardware base address plus the instruction's signed displacement on address lines A_3 to A_{14} . Test the value at the CRUIN pin of the TMS 9900 and reflect the test results (one or zero) in the equal bit of the Status Register (paragraph 4.6.2.2).

The LDCR and STCR instructions use a byte or word of memory depending respectively if 1 to 8 bits or more than 8 bits are to be loaded or stored. In STCR instructions, the right bits of the memory area are used for storage, and unused left-side bits are zero filled. Figure 8-3 depicts an LDCR instruction using a byte of memory. Figure 8-4 depicts an STCR instruction using a word of memory.

The TB, SBO, and SBZ instructions use a displacement of +127 and -128 bits from the CRU bit designated in bits 3 to 14 of R12. Thus, if bit 300_{16} is designated in R12, bits 3 to 14, the following assembly language instructions and comments would apply:



FIGURE 8-2. TMS 9900 CRU INTERFACE TIMING

| TB | >10 | TEST CRU BIT >310 |
|-----|-----|--------------------------|
| SBO | -1 | SET CRU BIT >2FF TO ONE |
| SBZ | 16 | SET CRU BIT >310 TO ZERO |

The LCDR and STCR instructions address the CRU using the value in R12; these instructions do not have the advantage of specifying a displacement from the R12 value such as used by the CRU bit instructions. If it is necessary to change the CRU hardware base address, it is important to understand that only bits 3 to 14 need be modified. For example, if it is desired to load (LCDR) successive groups of 16 CRU ports, a value of 32 (not 16) must be added to the contents of R12 for each group in order to accurately change the contents of R12 bits 3 to 14 (AI R12,32). An alternate method would be to load a new value into R12 (LI R12, > 200; LI R12, > 220; etc.).



FIGURE 8-3. LDCR BYTE INSTRUCTION



A0001435

.

FIGURE 8-4. STCR WORD INSTRUCTION

8.3 INTERRUPT PROGRAMMING

8.3.1 INTERRUPT OPERATION

The TM 990/100M employs 16 interrupt levels with level 0 the highest priority and level 15 the lowest priority. Level 0 is reserved for the reset function. Reset, which can be initiated by the RESET pushbutton (Figure 1-2) or by remote activation of the PRES signal, places the board under monitor control.

.

Interrupts are controlled by the TMS 9901 interface which polls interrupt signals from 15 input lines (INT1 to INT15), determines the priority of the incoming signal, and sends a four-bit code of the highest priority interrupt to the TMS 9900 along with an interrupt request (INTREQ). The four-bit code is sent on lines IC0 to IC3.

The TMS 9900 compares the level of incoming interrupt request to the interrupt mask in the least significant four bits (12 to 15) of the Status Register. If the level of the incoming interrupt is equal to or less than the value in the Status Register mask, a context switch takes place similar to a BLWP instruction (paragraph 4.6.6). A pair of vector addresses (the new WP and PC values) are obtained from one of the 16 interrupt traps in EPROM (M.A. $0000_{1.6}$ to $003E_{1.6}$), as shown in Figure 8-5. Then the following takes place:

- The current WP, PC, and ST contents are saved.
- The new values from the interrupt vectors are placed in the WP and PC hardware registers.
- The old WP, PC, and ST values are placed respectively in R13, R14, and R15 of the new workspace.
- A value of one less than the new interrupt value is placed in the ST interrupt mask (bits 12 to 15).
- Execution begins and continues until another interrupt of higher priority occurs or until a return instruction is executed (RTWP).

If a higher priority interrupt occurs, a second interrupt context switch takes place after at least one instruction is executed of the first interrupt. This allows execution of a LIMI instruction to inhibit other interrupts. Completion of the second interrupt passes control back to the first interrupt using the RTWP instruction (paragraph 4.6.7).

8.3.2 PROGRAMMABLE INTERRUPTS

A0001432

Interrupt traps 0, 3, and 4 contain vector values burned into EPROM. Interrupts 3 and 4 can be programmed by the user.





8-8

- Interrupt trap 0 is used for the reset function. This is not a user programmable interrupt.
 - Interrupt trap 3 is the real time clock utilized by programming the TMS 9901 using CRU instructions. This programming is shown in the *TMS 9901 Programmable Systems Interface Data Manual.* Vectors in interrupt trap 3 are FF68₁₆ for the WP vector and FF88₁₆ for the first of a two-word instruction to be inserted in RAM by the user. See Figure 8-6. This two-word instruction area could contain a B or BL instruction as discussed in paragraph 4.6.6. The branch would be to the start of a subroutine set up to handle the interrupt. The subroutine would return to the interrupted program with the RTWP instruction, using the return values in R13, R14, and R15 of the interrupt workspace.
- Interrupt trap 4 originates from the INT output of the TMS 9902 as shown in sheet 3 of the schematics in Appendix F and the TMS 9902 Asynchronous Communication Controller Manual. A movable plug (J11) allows this signal to be routed to the TMS 9901 as input for interrupt 4 as shown in the schematics (Appendix F). Vectors in trap 4 are to FF8C₁₆ for the workspace and to FFAC₁₆ for the first of a two-word instruction. The user can fill these RAM location as desired (e.g., B or BL instruction to subroutine in RAM). See Figure 8-6.

Four conditions causing INT to be active (low causing interrupts to occur) are as follows:

- TMS 9902 CRU bit 21 a one and a data set status change (DSCH) occurs.
- TMS 9902 CRU bit 20 a one and timer elapses (TIMELP)
- TMS 9902 CRU bit 19 a one and the transmit buffer is empty (XBIENB).
- TMS 9902 CRU bit 18 a one and the receive buffer is loaded (RIENB).

If the user desires to fill interrupt trap locations ($M.A.0000_{16}$ to $003E_{16}$) with his own vector values, he must reburn the EPROM with the desired values.



A0001433

FIGURE 8-6. DEDICATED INSTRUCTION AND WORKSPACE AREAS FOR INTERRUPTS 3 AND 4

8.4 PROGRAMMING THE INTERVAL TIMERS

Two interval timers are available to the TM 990/100M; one from the TMS 9901 and one from the TMS 9902. Detailed information on these two devices can be found in the respective data manuals for the TMS 9901 and TMS 9902.

Both interval timers can be programmed to cause interrupts at the TMS 9900:

- To trap 3 for the TMS 9901
 - To trap 4 for the TMS 9902

8.4.1 TMS 9901 INTERVAL TIMER

NOTE

I/O programming with the TMS 9901 is explained in paragraph 8.6.

A detailed discussion of the TMS 9901 interval timer can be found in the TMS 9901 data manual. There are several possible sequences of coding that can program and enable the interrupt 3 interval timer, and since the timer has a maximum period of 349 milliseconds before issuing an interrupt, the programmer must decide whether to set the interval period in the calling program or in the code handling the interrupt. If the interrupt period desired is longer than 349 milliseconds, then it may be advantageous to reset the timer in the interrupt subroutine which also triggers the interrupt and returns control back to the interrupted program. In any case, the timer must be initially set and triggered following the general sequence below:

- (1) Set the CRU hardware address of the TMS 9901 in bits 3 to 14 of R12.
- (2) Enable the clock interrupt at the TMS 9901 (interrupt 3).
- (3) Set the Status Register interrupt mask to a value of 3 or greater.
- (4) Set a register to the value of the interval desired (bits 1 to 14) with bit 15 set to one to enable the clock as shown in Figure 4-18. This figure shows the code and a representation of the CRU for setting a time of 250 milliseconds and for setting the TMS 9901 to the clock mode. The first bit serially brought in on the CRU will be a value of one in bit 15 of the register which sets the TMS 9901 to the clock mode; successive bits (1 to 14) then set the clock interval value. The final bit brought in triggers the timer.
- (5) When the interrupt occurs, the interrupt handler must reset the interrupt at the TMS 9901 before returning to the interrupted program.

The clock decrements the value set in step (4) at the rate of $\phi/64$ (approximately 46,875 Hz with a 3 MHz clock). The maximum interval register value of all ones in 14 bits (16,383) takes approximately 349 milliseconds to decrement to zero.

The timer can also be started and stopped, then the timer register bits read with an STCR instruction to determine the elapsed time (elapsed bit count divided by 46,875 equals elapsed time in seconds).

The code in Figure 8-8 is an example of a code to set up and call the TMS 9901 interval timer and also the code of the interrupt handling subroutine. Note that the calling program first clears the counting register (RO) of the interrupt workspace. Then it sets up the interrupt masks at the TMS 9901 and TMS 9900 after setting the TMS 9901 address in R12. Then the calling program sets an initial value in the timer register (CLK1 to CLK14 as shown in the TMS 9901 data manual). Because the desired output on the terminal is a message every 15 seconds, a minimum interval is set in the calling program while the interrupt handler is responsible for setting the time and clearing the interrupt after it occurs. The handler keeps a count of the intervals to determine the 15 seconds. Since interrupt 3 causes a context switch to the WP and PC areas shown in Figure 8-7, a branch to the handler is first placed in the RAM instruction area shown for interrupt 3. The clock will periodically interrupt the executing program with return vectors to that program stored in R13 to R15 of the interrupt worksapce. Assembled code is shown for the TM 990/402 line-by-line assembler as well as the TXMIRA assembler.

8.4.2 TMS 9902 INTERVAL TIMER

The TMS 9902 interval timer is programmable through the CRU, but it requires a different sequence of events than for the TMS 9901 timer. A detailed discussion of the TMS 9902 interval timer can be found in the TMS 9902 data manual. The interval register of the TMS 9902 can contain a maximum value of FF₁₆, providing a maximum interval of 19.58 milliseconds at an internal clock frequency of 833 kHz. The interrupt is routed to the TMS 9980 through INT4 of the TMS 9901; thus the interrupt masks of both these devices must be programmed. J2 must be in the "9902" position to route interrupts from the TMS 9902 to the microprocessor via the TMS 9901; code to run the TMS 9902 interval timer generally follows the following sequence:

| LI | RO, COUNT | PLACE TIMER COUNT VALUE IN RO |
|------|------------|---|
| LI | R12,>0080 | ADDRESS OF 9902 |
| SBZ | 13 | RESET LDIR IF NOT ALREADY |
| SBO | 14 | SET LDCTRL |
| SBZ | 3 | INSURE 2.5 MHz/31 COUNT RATE (OPTIONAL) |
| MOV | *R12, *R12 | DUMMY STATEMENTS FOR |
| MOV | *R12, *R12 | TIMING: >11 CLOCK |
| MOV | *R12, *R12 | CYCLES |
| SBO | 13 | SET LDIR TO LOAD COUNT |
| SBZ | 14 | BUT FIRST RESET LDCTRL |
| LDCR | R0,8 | PUT OUT COUNT IN LEFT BYTE OF RO |
| SBO | 20 | SET TIME NB |
| | | |



NOTE:

THE FIRST SERIAL INPUT FROM CRU (A ONE IN BIT 15 OF R1) SETS CLOCK MODE. LAST INPUT TO CLOCK REGISTER (CLK1 TO CLK14) STARTS THE CLOCK.

A0001436

FIGURE 8-7. ENABLING AND TRIGGERING TMS 9901 INTERVAL TIMER

ASSEMBLED USING TXMIRA ASSEMBLER ON 990/4 COMPUTER

ASSEMBLED USING TM 990/402 LINE-BY-LINE ASSEMBLER ON TM 990/100M

| TINER | | тхи | IFO | 936227 - | e# 17:22:51 | 009/78 | | | | |
|-------------|----------------|-----------------------|----------------|------------------|---|--|------------|------------------------|-------------------|-------------------------------|
| 0004 | | | 36 | | | A AL M H H H | 3 <u>5</u> | | | |
| 0002 | | | * | THIS PRO | GRAM CAUSES AN INT | ERRUPT THROUGH INTS | * | | | |
| 0003 | | | * | EVERY 15 | SECONDS USING THE | INTERVAL TIMER IN THE | -44 | | | |
| 0004 | | | ** | TXMIRG AS | . THE AORG OPCODE BSEMBLEB TO GENERA | TS A DIRECTIVE TO THE | * | | | |
| 0004 | | | * | CODE TO L | OAD AT AN ABSOLUT | E ADDRESS. J.WALSH 1-78 | * | | | |
| 0007 | | | 47 | * * 101 | A H A | * * * * * | * 74 | ÷ | | |
| 0009 | | | 49 | 101 | THEN | | ω)= | =FF96 | | |
| 0010 | | | 41- | REGISTER | EQUATES (PRECEDE | NUMBER WITH (R') | · P= | =0AF0 96 | 56 | |
| 0012 | Ģ | 0000 | Ře | EQU | 0 | REGISTER O IS RO | 78 | E 100 0280 | LUPT SEE20 | |
| 0013 | 9 | 0001 | R1 | EQU | 1 | REGISTER 1 IS R1 | FE | E02 FE20 | 2001 21220 | |
| 0014 | | NORACI | - F(1∡ - 4÷ | r Ewo | 12 | REGISTER 12 IS RIZ | FE | E04 04E0 | CLR @>FF68 | CLR INT. REG. |
| 0016 | | | * | PROGRAM (| CALLING THE INTERP | UPT | FE | E06 FF68. | 11 010.5100 | GONT COLLADDO |
| 0017 | FEOO | | -11- | AORG | >FF00 | SET ADDR. TO LOAD OBJECT | FE | E08 0200 E08 0100 | LI RI23/100 | STOL CKO HEDK |
| 0019 | FE00 0 | 02E0 | | LNPI | >FE20 | DEFINE WORKSPACE ADDRESS | FE | E00 1E00 | SBZ 0 | 9901 TO INT. |
| 0020 | FE02 F | E20 04E0 | | CLR | 0DEEA8 | CLEAR INTERRUPT REGISTER | P FE | E0E 1003 | SBD 3 Limi o | SET INT. 3 ENADLE GGAN INT |
| | FE06 F | F68 | | | 0,1,00 | | ~ Ft | EIO 0300 E12 0003 | C101 5 | ENHIELE 2200 IN |
| 0021 | FE08 0 | 20C - 2100 - | | L.I | R12,>100 | 9901 CRU ADDR. IN R12 | FE | E14 0201 | LI R1,3 | ENABLE CLOCK |
| 0022 | FEOC 1 | EOO | | SBZ | 0 | 9901 TO INTERRUPT MODE | FE | E16 0003 | 1 DCD 01.15 | 0001V TH 9901 |
| 0023 | FEOE 1 | 1003 - 0300 - | | SBO LIMI | 3 | ENABLE INTERRUPT 3 ENABLE INTERRUPT 3 IN ST | FT FT | E18 3301 F18 10FF | JMP >FE1A | LOOP HERE |
| | FE12 0 | 0003 | | | ·••• | | FE | E1C | /FF00 | |
| 0025 | FE14 (| 0201 | | L.I | R1,3 | CLOCK COUNT 1, CLOCK MOD | E FF | 0820 007 | CI R0,60 | COUNT = 60? |
| 0026 | FE18 3 | 83C1 | | LDCR | R1,15 | CLOCK COUNT TO CRU, ENABL | LE CLK FF | -02 003C -04 130B | 1E0 \$+24 | YES, DO MMSSG |
| 0027 | FE1A 1 | OFF | | JMP | \$ | LOOP WHILE CLOCK COUNTS ! | DOWN FF | 06 0580 | INC RO | ND, INC. CNTRR |
| 0028 | | | 48 48 | INTERRUP | T PROGRAM | | FF | 08 020C | LI R12,>100 | 9901 CRU ADDR |
| 0030 | FEAA | | ÷ | 0000 | SEEGO | SET ARCOUNTE OR LECT ANDR | FF | FOC 0201 | LI R1,≻5B8F | CLOCK COUNT |
| 0032 | FF00 (| 9280 | | CI | R0,60 | IS COUNT = 60 (15 SECOND | 3)? FF | F0E 5B8F | | _ |
| 0033 | FF02 C | 003C - | | JEO | \$+23 | VES. PRINT MESSAGE | FF | F10 3301 | LDCR R1,15 | APPLY COUNT 9901 TO INTER |
| 0034 | FF06 (| 0580 | | INC | RO | NO, INCREMENT COUNTER | FF | F14 1D03 | SBD 3 | DISABLE INT 3 |
| <u>0032</u> | FF08 (| 020C - 0100 - | | L.I | R12,>100 | 9901 ADDRESS TO R12 | FF | 16 0300 | LIMI 3 | ENABLE 9900 INT |
| 0036 | FFOC C | 0201 | | LI | R1,>5B8F | CLOCK COUNT OF 11,719 | FF FF | -18 0003 -18 0380 | RTWP | RET TO PROGRAM |
| 0037 | FF10 C | 388F 8301 | | LDCR | R1,15 | COUNT TO 9901, ENABLE CO | INTER FF | F1C 2FA0 | XOP @>FF26,14 | SEND MESSAGE |
| 0038 | FF12 : | LE00 | | SBZ | 0 | 9901 TO INTERRUPT MODE | FF | F1E FF26 | | DEDET TIMES DEC |
| 0039 | FF14 : | 1300 - 1003 - | | SBO LIMI | 3 | CLEAR INTERRUPT 3 RESET INTERNET MASK AT 9 | 900 FF | -20 0400 -22 0460 | B @>FE00 | REDEL LINER REG. |
| 0040 | FF18 (| 0003 | | C101 | | NEGET INTEROFT HPOR III > | FF | F24 FF00 | 2 2.1. 10 | |
| 0041 | FF1A (| 280 | | RTWP | 005504 14 | RETURN TO PROGRAM | FF | F26 3135 | \$15 SECONDS HP | AVE ELAPSED. |
| 0.000 | FF1E F | F26 | | 7.01 | (1) (1) (1) (1) (1) | WITE THE SUMME | FF FF | -28 2003 -28 4543 | | |
| 0043 | FF20 (| 04CO - | | CLR | RO | RESET TIMER COUNT REINVOLE INTERNET | FF | 20 4F4E | | |
| 1. Sector 1 | FF24 F | FF00 | | 15 | 21100 | REINVORE INTERNOLT | FF | F2E 4453 | | |
| 0045 | FF26 FF2F / | 31 207 | | TEXT | 115 SECONDS HAVE | BELLS | FF | -30 2048. F32 4156 | | |
| 0.10 | FF40 (| 5707 | | 1211111 | | | FF | 34 4520 | | |
| 0047 | FF42 | 00 | ++ | BALE | 0 | END OF MESSAGE DELIMITER | FF | F36 454C | | |
| 0049 | | | * | INSTRUCT | ION IN INTERRUPT F | AM AREA | FF | -38 4130 F38 5345 | | |
| 0050 | FF88 | | * | AORG | >FF88 | INT. 3 INSTRUCTION ADDR. | FF | 30 442E | | |
| 0052 | FF88 / | 0460 | | в | 0>FF00 | GO TO INTERRUPT ROUTINE | F F | -3E 0707 F40 0707 | +>0707 +>0707 | |
| 0053 | - FFSR F | -100 | | END | | DIRECTIVE TO ASSEMBLER | FF | 42 0000 | +0 | |
| | | • | | | | | FF | -44 -00 0420 | /FF88 D 005500 | CO TO INT DOUTING |
| | | | \ | | | | FF | -68 0460. F88 FF00. | ⊅ 4/FFUU | ou in thi. ROOTINE |
| |) | \ | _ \ | | | | FF | -80 | | |
| | | $\mathbf{\mathbf{N}}$ |) | $\sum_{i=1}^{n}$ | | | | . 1 | | |
| | | \sim | | \backslash | | | 1 | '/ | | |
| | |) | | <u> </u> | ME | MORY ADDRESS | / | / | | |
| | | | | | | | | / | | |
| | | | | \sim | N | ACHINE CODE | | , | | |
| | | | | | | | | | | |

A0001437

FIGURE 8-8. EXAMPLE OF CODE TO RUN TMS 9901 INTERVAL TIMER

When the interval timer has counted down to zero, the interrupt (INT) is sent via jumper J1 to interrupt 4 of the TMS 9901.

NOTE

This interrupt should not be routed to the TMS 9901 from the TMS 9902 while under the monitor as explained in paragraph 6.6. If J1 is in the P1-18 position, the interrupt signal will be routed from connector P1, pin 18.

8.5 CONTEXT SWITCH TO ANOTHER PROGRAM SUCH AS MONITOR

By manipulating registers 13, 14, 15 and executing the RTWP instruction, execution can branch from one program to another, such as a user program to the *TIBUG* monitor. The following is code to branch into the monitor.

| LI | R13,>FFB0 | WP VALUE OF MONITOR |
|------|-----------|---------------------|
| LI | R14,>80 | PC VALUE OF MONITOR |
| LI | R15,0 | |
| RTWP | | |

NOTE

The above example shows how to branch into a program using the RTWP instruction; it also branches into the monitor. Other more convenient methods to branch to the monitor include the following:

BLWP @> FFFC MONITOR VECTORS AT M.A. > FFFC

or

R

@ > 80 BRANCH DIRECTLY TO MONITOR ENTRY POINT

8.6 I/O PROGRAMMING WITH THE TMS 9901

The following figures, 8-9 to 8-14 are examples of addressing the TMS 9901 through the CRU, pointing out in graphic form:

• External I/O in parallel (multibit) and serial (single bit) forms.

- The relationship between the CRU bits addressed and the bits in the source operand. of the STCR instructions
- The relationship between the CRU bit addressed and the displacement in TB, SBO, and SBZ instructions.

The TMS 9901 occupies 32 bit positions of CRU space with the low 16 bits at CRU software address 0100_{16} and the high 16 bits at CRU software address 0120_{16} . To access the low 16 bits of the TMS 9901 through the CRU, load 0100_{16} into register 12.

The high 16 bits at CRU software address 0120_{16} are the parallel I/O bits, shown in the accompanying figures. These may be set, reset, or read in any order or combination with length from 1 to 16 bits. Since CRU operations are serial, data from the microprocessor (either serial or parallel) is transmitted serially to the TMS 9901, which outputs it in parallel. Likewise, during input, data present at the I/O pins shifted serially to the microprocessor using the CRU bus for programming. It is necessary only to load register 12 with 0120_{16} and use either the LCDR or STCR instructions. Bear in mind that CRU operations of 1 to 18 bits affect the left byte (more significant half) of a word.

The lower 16 bits of the TMS 9901 at CRU software address 0100₁₆ are used for control of interrupts and the timer function, and to reset the I/O lines to the input mode with output buffers disabled and floating. Interrupt requests are presented to the TMS 9901, each on its own line, and are compared against an internal mask. If the internal interrupt mask allows, the particular interrupt request is encoded onto ICO through IC3 of the TMS 9901 (ICO -- IC3 of the TMS 9900) as explained on page 6 of the TMS 9900 data manual or page 8 of the TMS 9901 data manual. The TMS 9901 also pulls the INTREQ line low on interrupt requests (not during RESET), which goes to INTREQ at the TMS 9900.

(1) ASSEMBLY LANGUAGE:

LI R12, >0120 LDCR R0, 15

(2) SOURCE ADDRESS IN MEMORY:



FIGURE 8-9. LDCR WORD EXECUTION TO TMS 9901

(1) ASSEMBLY LANGUAGE

| LI | R12, > 0130 |
|------|--------------------|
| LDCR | R2, 2 |



FIGURE 8-10. LDCR BYTE EXECUTION TO TMS 9901

(1) ASSEMBLY LANGUAGE

LI R12,>0120 STCR R3, 11

(2) SOURCE ADDRESS IN MEMORY



ADDRESS LINES

FIGURE 8-11. STCR WORD EXECUTION TO TMS 9901

LI R12,>120 STCR R1,6



FIGURE 8-12. STCR BYTE EXECUTION TO TMS 9901

(1) ASSEMBLY LANGUAGE



NOTE

IF A JEQ (JUMP ON EQUAL) INSTRUCTION FOLLOWS A TB INSTRUCTION, A 1 FOUND WILL CAUSE A JUMP, AND A 0 FOUND WILL NOT CAUSE A JUMP (1 = EQUAL STATE).

FIGURE 8-13. TEST CRU BIT AT TMS 9901

LF R12,≥0120 SBZ 7



FIGURE 8-14. SET CRU BIT AT TMS 9901

APPENDIX A

WIRING TELETYPE MODEL 3320/5JE FOR TM 990/100M

A-1 GENERAL

Figure A-1 shows the wiring configuration required to connect a 3320/5JE Teletype in a 20 mA current loop with a TM 990/100M. Other teletypewriter models may require different connections; therefore, consult the manufacturer for correct wiring of other models. Teletypewriters can be used with Assembly No. 999211-0001 only.

CAUTION

Note the 117 Vac connection at pins 1 and 2. Be sure that this voltage is not accidently wired to the TM 990/100M board.

A-2 CONNECTIONS

The following assumes that the teletypewriter is wired as it came from the factory.

- (1) Locate the 151411 terminal block at the left rear (viewed from the rear) of the machine (Figure A-1).
- (2) Move the white/blue wire from terminal 4 to terminal 5 on the terminal block.
- (3) Move the brown/yellow wire from terminal 3 to terminal 5 on the terminal block.
- (4) Move the purple wire from terminal 8 to terminal 9 on the terminal block (for 20 mA neutral signaling).
- (5) Locate the power resistor behind the teletype power supply. Remove the blue wire from the 750 ohm tap and connect it to the 1450 ohm tap, as shown in Figure A-2.
- (6) Check pins 3, 4, 6, and 7 at terminal strip 151411. Voltage to ground must be zero with power applied. If not, do not connect to the TM 990/100M.

NOTE

For teletypewriter operation jumper J11 must be installed and J7 must be in the EIA position.

A-3 TROUBLESHOOTING

If the printer continues to chatter after the RESET switch on the TM 990/100M has been activated, reverse connections 6 and 7 at the terminal strip.



A0001412







A0001413

DETAIL A



APPENDIX B

EIA RS-232-C CABLING

Figure B-1 shows the wiring for the 743 KSR cable attached between connector P2 on the TM 990/100M and a 743 KSR data terminal. Also shown is the relationship between cable wires and signals to the serial interface, the TMS 9902. Figure B-2 shows the cable configuration for the 733 data terminal.



When using an RS-232-C device, disconnect jumper J11 and insert jumper J7 in the EIA position. See Figure 7-2.



NOTE: Suggested EIA cable connectors (ITT Cannon or TRW Cinch):

P2: DB-25P

P1: DE-15S

A0001414

FIGURE B-1. EIA RS-232-C CABLING FOR 743 DATA TERMINAL



FIGURE B-2. EIA RS-232-C CABLING FOR 733 DATA TERMINAL

APPENDIX C

-

ASCII CODE

TABLE C-1. *ASCII CONTROL CODES

| CONTROL | BINARY CODE | HEXADECIMAL CODE |
|---------------------------------|----------------|---------------------|
| NUL – Nuli | 000 0000 | 00 |
| SOH – Start of heading | 000 0001 | 01 |
| STX – Start of text | 000 0010 | 02 |
| ETX – End of text | 000 0011 | 03 |
| EOT – End of transmission | 000 0100 | 04 |
| ENQ – Enquiry | 000 0101 | 05 |
| ACK – Acknowledge | 000 0110 | 06 |
| BEL – Bell | 000 0111 | 07 |
| BS – Backspace | 000 1000 | 08 |
| HT – Horizontal tabulation | 000 1001 | 09 |
| LF – Line feed | 000 1010 | OA |
| VT – Vertical tab | 000 1011 | OB |
| FF – Form feed | 000 1100 | OC |
| CR – Carriage return | 000 1101 | OD |
| SO – Shift out | 000 1110 | OE |
| SI – Shift in | 000 1111 | OF |
| DLE – Data link escape | 001 0000 | 10 |
| DC1 – Device control 1 | 001 0001 | 11 |
| DC2 – Device control 2 | 001 0010 | 12 |
| DC3 – Device control 3 | 001 0011 | 13 |
| DC4 – Device control 4 (stop) | 001 0100 | 14 |
| NAK – Negative acknowledge | 001 0101 | 15 |
| SYN – Synchronous idle | 001 0110 | 16 |
| ETB – End of transmission block | 001,0111 | 17 |
| CAN – Cancel | 001 1000 | 18 |
| EM – End of medium | 001 1001 | 19 |
| SUB – Substitute | 001 1010 | 1A |
| ESC – Escape | 001 1011 | 1B |
| FS – File separator | 001 1100 | 1C |
| GS – Group separator | 001 1101 | 1D |
| RS – Record separator | 001 1110 | 1E |
| US – Unit separator | 001 1111 | 1F |
| DEL – Delete, rubout | 111 1111 | 7F |

*American Standards Institute Publication X3.4-1968

TABLE C-2. *ASCII CHARACTER CODE

| CHARACTER | BINARY CODE | HEXADECIMAL CODE | CHARACTER | BINARY CODE | HEXADECIMAL CODE |
|---------------------------------------|----------------|---------------------|-------------|----------------|---------------------|
| | 010 0000 | 20 | D | 101 0000 | 50 |
| Space | 010 0000 | 20 | | 101 0000 | 50 |
| (dbl. guete) | 010 0001 | 21 | B | 101 0001 | 51 |
| | 010 0010 | 22 | S | 101 0010 | 52 |
| .# ¢ | 010 0011 | 23 | T | 101 0100 | 53 |
| 0/ | 010 0100 | 24 | | 101 0100 | 55 |
| 70 2. | 010 0101 | 25 | V | 101 0101 | 56 |
| | 010 0110 | 20 | Ŵ | 101 0111 | 57 |
| (syr quote) | 010 1000 | 27 | x | 101 1000 | 58 |
| | 010 1000 | 20 | Ŷ | 101 1001 | 59 |
| / * (asterisk) | 010 1001 | 25 | 7 | 101 1010 | 55 |
| + | 010 1010 | 2B | | 101 1011 | 5A 5B |
| (comma) | 010 1100 | 20 | | 101 1100 | 50 |
| - (minus) | 010 1100 | 20 | , l | 101 1100 | 50 |
| (neriod) | 010 1110 | 20 2F | | 101 1110 | 50 5E |
| (period) | 010 1111 | 2E 2F | (underline) | 101 1111 | 55 |
| | | 21 | | | |
| 0 | 011 0000 | 30 | / | 110 0000 | 60 |
| 1 | 011 0001 | 31 | а | 110 0001 | 61 |
| 2 | 011 0010 | 32 | b | 110 0010 | 62 |
| 3 | 011 0011 | 33 | C | 110 0011 | 63 |
| 4 | 011 0100 | 34 | d | 110 0100 | 64 |
| 5 | 011 0101 | 35 | е | 110 0101 | 65 |
| 6 | 011 0110 | 36 | f | 110 0110 | 66 |
| 7 | 011 0111 | 37 | 9 | 110 0111 | 67 |
| 8 | 011 1000 | 38 | h | 110 1000 | 68 |
| 9 | 011 1001 | 39 | i | 110 1001 | 69 |
| : | 011 1010 | 3A | l i | 110 1010 | 6A |
| ; | 011 1011 | 3B | k | 110 1011 | 6B |
| | 011 1100 | 3C | | 110 1100 | 6C |
| = | 011 1101 | 3D | m | 110 1101 | 6D |
| | 011 1110 | 3E | n | 110 1110 | 6E |
| · · · · · · · · · · · · · · · · · · · | 011 1111 | 3F | 0 | 110 1111 | 66 |
| @ | 100 0000 | 40 | р | 111 0000 | 70 |
| A | 100 0001 | 41 | q | 111 0001 | 71 |
| В | 100 0010 | 42 | r | 111 0010 | 72 |
| C | 100 0011 | 43 | S | 111 0011 | 73 |
| D | 100 0100 | 44 | t | 111 0100 | 74 |
| E | 100 0101 | 45 | u · | 111 0101 | 75 |
| F | 100 0110 | 46 | v | 111 0110 | 76 |
| G | 100 0111 | 47 | w | 111 0111 | 77 |
| н | 100 1000 | 48 | × | 111 1000 | 78 |
| | 100 1001 | 49 | Y | 111 1001 | 79 |
| J | 100 1010 | 4A | Z | 111 1010 | 7A |
| к | 100 1011 | 4B | | 111 1011 | 7B |
| L | 100 1100 | 4C | | 111 1100 | 7C |
| M | 100 1101 | 4D | } | 111 1101 | 7D |
| N | 100 1110 | 4E | ~ | 111 1110 | 7E |
| 0 | 100 1111 | 4F | | | |

*American Standards Institute Publication X3.4-1968

APPENDIX D

BINARY, DECIMAL AND HEXADECIMAL NUMBERING

D-1 GENERAL

This appendix covers numbering systems to three bases (2, 10, and 16) which are used throughout this manual.

D-2 POSITIVE NUMBERS

D-2.1 DECIMAL (BASE 10). When a numerical quantity is viewed from right to left, the rightmost digit represents the base number to the exponent 0. The next digit represents the base number to the exponent 1, the next to the exponent 2, then exponent 3, etc. For example, using the base 10 (decimal):

| 10 ⁶ | 10 ⁵ | 10 ⁴ | 10 ³ | 102 | 10 ¹ | 10 ⁰ |
|-----------------|-----------------|-----------------|-----------------|-----|-----------------|-----------------|
| Х, | Х | Х | Х, | Х | Х | Х |

or

| 1,00 | 0,000 | | | |
|------|----------|-----|----|---|
| | 100,000 | | | |
| | 10,000 | | | |
| * | 🛉 🛉 1000 | 100 | 10 | 1 |
| Ż, | х́х́х, | Х | Х | Х |

For example, 75,264 can be broken down as follows:

$$75, 264$$

$$4 \times 10^{0} = 4 \times 1 = 4$$

$$6 \times 10^{1} = 6 \times 10 = 60$$

$$2 \times 10^{2} = 2 \times 100 = 200$$

$$5 \times 10^{3} = 5 \times 1000 = 5000$$

$$7 \times 10^{4} = 7 \times 10,000 = \frac{+70000}{75264_{10}}$$

D-2.2 **BINARY (BASE** 2). As base 10 numbers use ten digits, base 2 numbers use only 0 and 1. When viewed from right to left, they each represent the number 2 to the powers 0, 1, 2, etc., respectively as shown below:

215 23 2² 26 25 24 21 20 (32,768)(64) (32) (16) (8) (4) (2) (1) Х Х Х Х Х х Х Х

For example, 11011₂ can be translated into base 10 as follows:



or 11011_2 equals 27_{10} .

Binary is the language of the digital computer. For example, to place the decimal quantity 23 (23₁₀) into a 16-bit memory cell, set the bits to the following:

| 0 | _ | | | | | | | | | | • | | | | 15 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |

which is $1 + 2 + 4 + 16 = 23_{10}$.

D-2.3 HEXADECIMAL (BASE 16). Whereas binary uses two digits and decimal uses ten digits, hexadecimal uses 16 (0 to 9, A, B, C, D, E, and F).

The letters A through F are used to represent the decimal numbers 10 through 15 as shown on the following page.

| N 10 | N ₁₆ | N ₁₀ | N_{16} |
|-------------|------------------------|------------------------|----------|
| 0 | 0 | 8 | 8 |
| 1 | 1 | 9 | 9 |
| 2 | 2 | 10 | А |
| 3 | 3 | 11 | В |
| 4 | 4 | 12 | С |
| 5 | 5 | 13 | D |
| 6 | · 6 | 14 | E |
| 7 | 7 | 15 | F |

When viewed from right to left, each digit in a hexadecimal number is a multiplier of 16 to the powers 0, 1, 2, 3, etc., as shown below:

| 16 ³ | 16 ² | 16 ¹ | 16 ⁰ |
|-----------------|-----------------|-----------------|-----------------|
| (4096) | (256) | (16) | (1) |
| х | х | х | X |

For example, 7 B A 5_{16} can be translated into base 10 as follows:

or 7 B A 5₁₆ equals 31,653₁₀.

Because it would be awkward to write out 16-digit binary numbers to show the contents of a 16-bit memory word, hexadecimal is used instead. Thus

 $003E_{16}$ or > 003E (> indicates hexadecimal)

is used instead of

0000 0000 0011 11102

to represent 62₁₀ as computed below:



Note that separating the 16 binary bits into four-bit parts facilitates recognitic n and translation into hexadecimal.

| 0000 | 0000 J | 0011 ↓ | 1110 ₂ ↓ | or | C ↓ | 7 | B↓ | F16 |
|------|-----------|-----------|------------------------|----|--------|------|------|-------------------|
| 0 | 0 | 3 | E ₁₆ | | 1100 | 0111 | 1011 | 1111 ₂ |

Table D-1 is a conversion chart for converting decimal to hexadecimal and vice versa. Table D-2 shows binary, decimal and hexadecimal equivalents for numbers 0 to 15. Note that Table D-1 is divided into four parts, each part representing four of the 16-bits of a memory cell or word (bits 0 to 15 with bit 0 being the most significant bit (MSB) and bit 15 being the least significant bit (LSB). Note that the MSB is on the left and represents the highest power of 2 and the LSB on the right represents the 0 power of 2 ($2^0 = 1$). As explained later, the MSB can also be used to signify number polarity (+ or -).

NOTE

To convert a binary number to decimal or hexadecimal, convert the *positive* binary value as described in Section D-4.

TABLE D-1. HEXADECIMAL/DECIMAL CONVERSION CHART

| | | | | | | | LSB | |
|---------|-----------------|--------|-----|-----------------------|-----|-----------------------|-------|-------|
| | 16 ³ | | 1 | 6 ² | 1 | 6 ¹ | 16° | |
| BITS | 0 1 | 23 | 45 | 67 | 87 | 8 11 | 12 13 | 14 15 |
| | HEX | DEC | HEX | DEC | HEX | DEC | HEX | DEC |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 | 4 096 | 1 | 256 | 1 | 16 | 1 | 1 |
| | 2 | 8 192 | 2 | 512 | 2 | 32 | 2 | 2 |
| | 3 | 12 288 | 3 | 768 | 3 | 48 | 3 | 3 |
| | 4 | 16 384 | 4 | 1 024 | 4 | 64 | 4 | 4 |
| | 5 | 20 480 | 5 | 1 280 | 5 | 80 | 5 | 5 |
| | 6 | 24 576 | 6 | 1 536 | 6 | 96 | 6 | 6 |
| | 7 | 28 672 | 7 | 1 792 | 7 | 112 | .7 | 7 |
| | 8 | 32 768 | 8 | 2 048 | 8 | 128 | 8 | 8 |
| | 9 | 36 864 | 9 | 2 304 | 9 | 144 | 9 | 9 |
| | A | 40 960 | A | 2 560 | A | 160 | A | 10 |
| | В | 45 056 | В | 2 816 | В | 176 | В | 11 |
| | C | 49 152 | С | 3 072 | С | 192 | С | 12 |
| | D | 53 248 | D | 3 328 | D | 208 | D | 13 |
| | E | 57 344 | E | 3 584 | E | 224 | E | 14 |
| • * * * | F | 61 440 | F | 3 840 | F | 240 | F | 15 |

To convert a number from hexadecimal, add the decimal equivalents for each hexadecimal digit. For example, $7A82_{16}$ would equal in decimal 28,672 + 2,560 + 128 + 2. To convert hexadecimal to decimal, find the nearest decimal number in the above table less than or equal to the number being converted. Set down the hexadecimal equivalent then subtract this number from the nearest decimal number. Using the remainder(s), repeat this process. For example:

| $\mathbf{31,362_{10}} = \mathbf{7000_{16}} + \mathbf{2690_{10}}$ | 7000 |
|--|--------------------|
| $2,690_{10} = \mathbf{A00}_{16} + 130_{10}$ | A00 |
| $130_{10} = 80_{16} + 2_{10}$ | 80 |
| $2_{10} = 2_{16}$ | 2 |
| | 7A82 ₁₆ |

D-5

TABLE D-2. BINARY, DECIMAL, AND HEXADECIMAL EQUIVALENTS

| BINARY (N ₂) | DECIMAL (N ₁₀) | HEXADECIMAL (N16) |
|-----------------------------|-------------------------------|---|
| 0000 | 0 | 0 |
| 0001 | 1 | |
| 0010 | 2 | 2 |
| 0011 | 3 | 3 |
| 0100 | 4 | 4 1 |
| 0101 | 5 | 5 |
| 0110 | 6 | 6 6 |
| 0111 | 7 | 7 |
| 1000 | 8 | |
| 1001 | 9 | · · · · · · · · · · · · · · · · · · · |
| 1010 | 10 | $\mathbf{A}_{\mathbf{A}}$ |
| 1011 | 11 | B |
| 1100 | 12 | C C |
| 1101 | 13 | |
| 1110 | 14 | |
| 10000 | 10 | <u>г</u> 10 |
| 10000 | 10 | |
| 1001 | 17 | 12 |
| 10010 | 10 | 12 |
| 10100 | 20 | 10 |
| 10100 | 20 | 17 No. 17 No. 18 No. 19 No. |
| 10101 | 21 | 16 |
| 10111 | 23 | 17 |
| 11000 | 24 | 18 ⁻¹ |
| 11001 | 25 | 19 |
| 11010 | 26 | 1A AND AND AND AND AND AND AND AND AND AN |
| 11011 | 27 | 1B |
| 11100 | 28 | 1 C |
| 11101 | 29 | 1D |
| 11110 | 30 | 1E |
| 11111 | 31 | 1F |
| 100000 | 32 | 20 |
D-3 ADDING AND SUBTRACTING BINARY

Adding and subtracting in binary uses the same conventions for decimal: carrying over in addition and borrowing in subtraction.

Basically,

100

0 = 0

carry 1 + carry 1



D-4 **POSITIVE**/**NEGATIVE CONVERSION** (**BINARY**). To compute the negative equivalent of a positive binary or hexadecimal number, or interpret a binary or hexadecimal negative number (determine its positive equivalent) use the two's complement of the binary number.

NOTE

To convert a binary number to decimal, convert the *positive* binary value (*not* the negative binary value) and add the sign.

Two's complementing a binary number includes two simple steps:

- a. Obtain one's complement of the number (1's become 0's, 0's becomes 1's) (invert bits).
- b. Add 1 to the one's complement.

For example, with the MSB (left-most bit) being a sign bit:

| 010 | (+2 ₂) | <u>111</u> | (-1 ₂) | <u>110</u> | (–2 ₂) | 101 | (-3 ₂) |
|-----|--------------------|------------|--------------------|------------|--------------------|-----|--------------------|
| 101 | Invert | 000 | Invert | 001 | Invert | 010 | Invert |
| + 1 | Add 1 | + 1 | Add 1 | + 1 | Add 1 | + 1 | - |
| 110 | (-2 ₂) | 001 | (+1 ₂) | 010 | (+2 ₂) | 011 | (+3 ₂) |

This can be expanded to 16-bit positive numbers:

(=39F6₁₆) 0011 1001 1111 0110 $(39F6_{16} = +14,838_{10})$ 0110 0000 1001 1100 Invert +1 Add 1 $(C60A_{16} = -14,838_{10})$ Two's Complement 0000 1010 (=C60A₁₆) 1100 0110 SIGN BIT(-)

And to 16-bit negative numbers:

| (=C60A ₁₆) | 1100 | 0110 | 0000 | 1010 | (C60A ₁₆ | = | -14,838 ₁₀) |
|------------------------|--------------|---------|-------|------|---------------------|---|--|
| | 0011 | 1001 | 1111 | 0101 | Invert | | |
| | | | | +1 | Add 1 | | |
| (=39F6 ₁₆) | <u>0</u> 011 | 1001 | 1111 | 0110 | (39F6 ₁₆ | = | +14,838 ₁₀) Two's Complement |
| | \searrow | -SIGN B | IT(+) | | | | |

APPENDIX E

PARTS LIST (TM990/100**M**-1)

TABLE E-1. PARTS FOR ALL BOARDS

| SYMBOL | DESCRIPTION | QTY. |
|--------------------------|--|-------|
| C1 to C4 | Capacitor, 22 μ F, tantalum electrolytic | 4 |
| C7 to C22, C24 to C42 | Capacitor, 0.047 μ F, axial lead | 35 |
| | | · · · |
| C23 | Capacitor, 18 pF, ceramic disc | 1 |
| CR1 | Diode, 1N914B | 1 |
| L1 | Inductor, 0.33 μ H | 1 |
| P2 | Connector, EIA, 25-pin socket | 1 |
| R1, R4, R5 | Resistor, 68 ohms, 1/4 W, 5% | 3 |
| R2, R9, R11 | Resistor, 220 ohms, 1/4 W, 5% | 3 |
| R3, R8, R10 | Resistor, 330 ohms, 1/4 W, 5% | 3 |
| R6, R12, | Resistor, 4.7 kilohms, 1/4 W, 5% | 5 |
| R7 | Resistor, 1 kilohm , 1/4 W, 5% | 1 |
| R15 to R18 | Resistor, 10 ohms, 1/4 W, 5% | 4 |
| R20, R34, R35 | Resistor, 3.3 kilohms, 1/4 W, 5% | 3 |
| R21 | Resistor, 33 kilohms, 1/4 W, 5% | 1 |
| S1 | Switch, SPDT | 1 |

| U1 | Resistor Pack, 4.7 kilohms, 16-pin | | 1 |
|-----------------------|---|--------------------|---------------|
| U2 | 74LS241N, octal buffer | | 1 |
| U3 to U10 | 74LS243N, quad bidirectional buffer | | 8 |
| U11, U14 | 7438N, quad, 2-input NAND gate, open collector | | 2 |
| U12 | 7514ON, receiver | | 1 |
| U13, U21, U27 | 74LS04N, hex inverter | | 3 |
| U15 | TMS 9901, programmable systems interface | | 1 |
| U16 | TMS 9900, central processing unit | | 1 |
| U17 | 74S287N, PROM, 256 x 4 bits | | 1 |
| U18 | 74LS20N, dual 4-input NAND gate | | 1 |
| U19 | 74LS362N, clock generator | | 1 |
| U20 | 74LS138N, 3 to 8 decoder | | 1 |
| U22, U26, U30, U31 | 74LS74AN, dual D flip-flip | n di dia Ny fan | ** 4 20 |
| U23 | 74S288N, PROM, 32 x 8 | | 1 |
| U25 | Resistor pack, 4.7 kilohms, 14 pin | | 1 |
| U28 | 74LS132N, quad, 2-input NAND gate, Schmitt trigger | | 1 |
| U29 | 74LS08N, quad, 2-input AND gate | | 1 |
| U32, U34, U36, U38 | TMS 4042-2 RAM, 256 x 4 bits (Replaceable with 2111A-4, 2111A, or 2111A-2) | | 4 |
| U40 | TMS 9902, asynchronous communications controller | | 1 |
| U41 | 75189N, EIA driver | | 1 |
| U46 | 75188N, EIA driver | | 1 |

| Y1 | Crystal, 48 MHz, 3 overtone | 1 |
|--------------|-----------------------------|---|
| XU42 to XU45 | 24-pin socket, low profile | 4 |
| XU32 to XU39 | 18-pin socket, low profile | 8 |
| XU19, XU40 | 20-pin socket, low profile | 2 |
| XU17, XU23 | 16-pin socket, low profile | 2 |
| XU16 | 64-pin socket, low profile | 1 |
| XU15 | 40-pin socket, low profile | 1 |
| VR1 | Converter, -5 V, LM7905C | 1 |

TABLE E-2. ADDITIONAL PARTS FOR ASSEMBLY 999211-0001(TTY INTERFACE)

| SYMBOL | DESCRIPTION | QTY. |
|----------|--|------|
| Q1 | Transistor, 2N2905A, PNP | 1 |
| R30 | Resistor, 560 ohms, 1/2 W, 5% | 1 |
| R31 | Resistor, 2.7 kilohms, 1/2 W, 5% | 1 |
| R32 | Resistor, 330 ohms, 1/2 W, 5% | 1 |
| U42, U44 | TMS 2708 EPROM (1024 x 8 bits each) with TIBUG monitor | 2 |

TABLE E-3. ADDITIONAL PARTS FOR ASSEMBLIES 999211-0002AND 999211-0003 (MULTIDROP INTERFACE)

| SYMBOL | DESCRIPTION | QTY. |
|-----------------------|--|------|
| CR2, CR3 | Zener diode, 3.3 V | 2 |
| R22, R24, | Resistor, 330 ohms, 1/4 W, 5% | 4 |
| R26, R28 | an a | |
| R23, R25, R27, R29 | Resistor, 27 kilohms, 1/4 W, 5% | 4 |
| U42, U44 | TMS 2708 EPROM (1024 x 8 bits each) | 2 |
| U47 | 75112, balanced line transmitter | 1 |
| U48 | 75107, balanced line receiver | 1 |

TABLE E-4. ADDITIONAL PARTS FOR ASSEMBLY 999211-0003 ONLY (MULTIDROP INTERFACE)

| SYMBOL | DESCRIPTION | QTY. |
|-----------|--|----------|
| U33, U35, | TMS 4042-2 RAM, 256 x 4 bits each | 4 |
| U37, U39 | (expansion RAM) | |
| U43, U45 | TMS 2708 EPROM, 1024 x 8 bits each (expansion EPROM) | 2 |

E-4



LOGIC DIAGRAM, TM 990/100M

SHEET 1 of 8

APPENDIX

-71

Ξ



LOGIC DIAGRAM TM 990/100M SHEET 2 of 8

F-2



LOGIC DIAGRAM TM 990/100M SHEET 3 of 8

Έż



LOGIC DIAGRAM, TM 990/100M

SHEET 4 of 8

F-4



LOGIC DIAGRAM, TM 990/100M SHEET 5 of 8

۲-5



F-6

ת

SHEET 6 of 8



LOGIC DIAGRAM, TM 990/100M SHEET 7 of 8

F-7



LOGIC DIAGRAM, TM 990/100M SHEET 8 of 8

ч В



F-9

APPENDIX G

990 OBJECT CODE FORMAT

G.1 GENERAL

In order to correctly load a program into memory using a loader, the program in hexadecimal machine code must be in a particular format called object format. Such a format is required by the *TIBUG* loader (paragraph 3.2.7 explains loader execution). This object format has a tag character for each 16-bit word of coding which flags the loader to perform one of several operations. These operations include:

- Load the code at a user-specified absolute address and resolve relative addresses. (Most assemblers assemble a program as if it was loaded at memory address 0000₁₆; thus, relative addresses have to be resolved.)
- Load entire program at a specific address.
- Set the program counter to the entry address after loading.
- Check for checksum errors that would indicate a data error in an object record.

G.2 STANDARD 990 OBJECT CODE

Standard 990 object code consists of a string of hexadecimal digits, each representing four bits, as shown in Figure G-1.

TAG CHARACTERS 00000SAMPROG 90040C0000A00206C06D6000290042C0020A00246C818C002A7F21AF A0028B0241B0000BCB41B0002B0380A00CAC0052C00A2B02E0C0032B0200B0F0F7F1DEF A00D6BC0A0C00CAB04C3BC160C00CCBC1A0C00D0BC072B0281B3A00A00ECB02217F151F A00EEB0900B06C1A00EAB1102A00F2B0543B11F8B2C20C0032BC101B0B44BE0447F18EF A0100BDD66B0003B0282C00A2B11EDB03407F832F 200CE0010C 7FDABF CHECKSUM FIELD LENGTH OF RELOCATABLE CODE RELOCATABLE ENTRY ADDRESS (BEGINNING OF EXECUTABLE CODE) END OF OBJECT CODE MARKER

A0001462

FIGURE G-1. OBJECT CODE EXAMPLE

The object record consists of a number of tag characters, each followed by one or two fields as defined in Table G-1. The first character of a record is the first tag character, which tells the loader which field or pair of fields follows the tag. The next tag character follows the end of the field or pair of fields associated with the preceding tag character. When the assembler has no more data for the record, the assembler writes the tag character 7 followed by the checksum field, and the tag character F, which requires no fields. The assembler then fills the rest of the record with blanks, and begins a new record with the appropriate tag character.

Tag character 0 is followed by two fields. The first field contains the number of bytes of relocatable code, and the second field contains the program identifier assigned to the program by an IDT assembler directive. When no IDT directive is entered, the field contains blanks. The loader uses the program identifier to identify the program, and the number of bytes of relocatable code to determine the load bias for the next module or program. The PX9ASM assembler is unable to determine the value for the first field until the entire module has been assembled, so PX9ASM places a tag character 0 followed by a zero field and the program identifier at the beginning of the object code file. At the end of the file, PX9ASM places another tag character zero followed by the number of bytes of relocatable code and eight blanks.

Tag characters 1 and 2 are used with entry addresses. Tag character 1 is used when the entry address is absolute. Tag character 2 is used when the entry address is relocatable. The hexadecimal field contains the entry address. One of these tags may appear at the end of the object code file. The associated field is used by the loader to determine the entry point at which execution starts when the loading is complete.

Tag characters 3 and 4 are used for external references. Tag character 3 is used when the last appearance of the symbol in the second field is in relocatable code. Tag character 4 is used when the last appearance of the symbol is absolute code. The hexadecimal field contains the location of the last appearance. The symbol in the second field is the external reference. Both fields are used by the linking loader to provide the desired linking to the external reference.

For each external reference in a program, there is a tag character in the object code, with a location, or an absolute zero, and the symbol that is referenced. When the object code field contains absolute zero, no location in the program requires the address that corresponds to the reference (an IDT character string, for example). Otherwise, the address corresponding to the reference will be placed in the location specified in the object code by the linking loader. The location specified in the object code similarly contains absolute zero or another location. When it contains absolute zero, no further linking is required. When it contains a location, the address corresponding to the reference will be placed in that address by the linking loader. The location of each appearance of a reference in a program contains either an absolute zero or another location into which the linking loader will place the referenced address.

TABLE G-1. OBJECT OUTPUT TAGS SUPPLIED BY ASSEMBLERS

| TAG CHARACTER | HEXADECIMAL FIELD (FOUR CHARACTERS) | SECOND FIELD | MEANING |
|------------------|---|--------------------------------|--|
| 0 | Length of all relo- catable code | 8-character program identifier | Program start |
| 1 | Entry address | None | Absolute entry address |
| 2 | Entry address | None | Relocatable entry address |
| 3 | Location of last appearance of symbol | 6-character symbol | External reference last used in relo- catable code |
| 4 | Location of last appearance of symbol | 6-character symbol | External reference last used in absolute code |
| 5 | Location | 6-character symbol | Relocatable external definition |
| 6 | Location | 6-character symbol | Absolute external definition |
| 7 | Checksum for current record | None | Checksum |
| 8 | lgnore checksum | None | Do not checksum for error |
| 9 | Load address | None | Absolute load address |
| A | Load address | None | Relocatable load address |
| В | Data | None | Absolute data |
| С | Data | None | Relocatable data |
| D | Load bias value* | None | Load point specifier |
| F | None | None | End-of-record |
| G | Location | 6-character symbol | Relocatable symbol definition |
| н | Location | 6-character symbol | Absolute symbol definition |

*Not supplied by assembler.

•

Tag characters 5 and 6 are used for external definitions. Tag character 5 is used when the location is relocatable. Tag character 6 is used when the location is absolute. Both fields are used by the linking loader to provide the desired linking to the external definition. The second field contains the symbol of the external definition.

4

•

Tag character 7 precedes the checksum, which is an error detection word. The checksum is formed as the record is being written. It is the 2's complement of the sum of the 8-bit ASCII values of each character in the object record from the first tag of the record through (and including) the checksum tag 7. If the tag character 7 is replaced by an 8, the checksum will be ignored. The 8 tag can be used when object code is changed in editing and it desired to ignore checksum.

Tag characters 9 and A are used with load addresses for data that follows. Tag character 9 is used when the load address is absolute. Tag character A is used when the load address is relocatable. The hexadecimal field contains the address at which the following data word is to be loaded. A load address is required for a data word that is to be placed in memory at some address other than the next address. The load address is used by the loader.

Tag characters B and C are used with data words. Tag character B is used when the data is absolute; an instruction word or a word that contains text characters or absolute constants, for example. Tag character C is used for a word that contains a relocatable address. The hexadecimal field contains the data word. The loader places the word in the memory location specified in the preceding load address field, or in the memory location that follows the preceding data word.

To have object code loaded at a specific memory address, precede the object program with the D tag followed by the desired memory address (e.g., DFD00).

Tag character F indicates the end of record. It may be followed by blanks.

Tag characters G and H are used when the symbol table option is specified with other 990 assemblers. Tag character G is used when the location or value of the symbol is relocatable, and tag character H is used when the location or value of the symbol is absolute. The first field contains the location or value of the symbol, and the second field contains the symbol to which the location is assigned.

The last record of an object code file has a colon (:) in the first character position of the record, followed by blanks. This record is referred to as an end-of-module separator record.

Figure G-2 is an example of an assembler source listing and corresponding object code. A comparison of the object tag characters and fields with the machine code in the source listing will show how object code is constructed for use by the loader.

| | | | - SOURCE | STATEM | ENT NO. | | |
|--------|----------------|-------|----------|---------------|--|------|------|
| | | | LOCA | TION C | OUNTER (ADDRESS RELATIVE TO FIRST OBJECT BYTE) | | |
| | | | | MACHI | NE CODE | | |
| SAMPLE | :/ | | 5MAC 945 | 5278 * | < ++ < | | |
| | / | / | / | | | PAGE | 0001 |
| × | | ' / | | | | | |
| 0001 | 1 | 1 | | IDT | 'SAMPLE' | • | |
| 702 | 0000 | 00061 | | DATA | WSPACE | | |
| .03 | 0002 | 008A/ | | DATA | START | | |
| 0004 | 0004 | 0000 | | DHTH | 0 | | |
| 0005 | 0006 | | WSPHCE | 855 | 52 | | |
| 0000 | 0026 | | THBLE | Bob | 100 | | |
| 0007 | 0054 | a inc | SIMKI | | 40 | | |
| 0008 | 008H | 0400 | | | 12 | | |
| 0009 | 0080 | 0400 | | | | | |
| 0010 | DODE | 0202 | | L.I | Z/ INBLE | | |
| 0044 | 0090 | 0020 | | MOU | G ATADI E+0 | | |
| 0011 | 0092 | 0000 | | nio v | | | |
| 0012 | 0034 | 40020 | | TMD | **** | | |
| 0012 | 0020 | TOOT | | 21.02 | **** | | |
| 0013 | 00000 00000 | 0204 | 2004 | 1 T | 4. 11274 | | |
| 0024 | 0000 | 1274 | | 6 | -, /1234 | | |
| 0015 | 0090 | 0244 | | ANDI | 4. SEED | | |
| | NOSE | FFFD | | | | | |
| 0016 | ANAN | DC84 | | MOVE | 4. *2+ | | |
| 0017 | 0082 | 0205 | | 11 | 5, 25555 | | |
| | 0084 | 5555 | | | | | |
| 0018 | 0086 | C805 | | MOY | 5, @TABLE | | |
| | 00A8 | 00261 | | | | | |
| 0019 | | | | END | | | |
| NO ER | RORS | | | | | | |
| | | | | | | | |

| 0000AASAMPLE A0000C0006C008AB00000 | 088804CCB04C080202000268C8007F200F 000 |
|------------------------------------|--|
| C0028B1001B0204B1234B0244BFEEDBDC8 | B0205B5555BC805C00267F3C1F 000 |
| : SAMPLE 00/00/00 08:14:2 | SDSMAC 945278 ++ |

FIGURE G-2. SOURCE CODE AND CORRESPONDING OBJECT CODE

APPENDIX H

P1, P2, AND P4 PIN ASSIGNMENTS

TABLE H-1. CHASSIS INTERFACE CONNECTOR (P1) SIGNAL ASSIGNMENTS

| P1 PIN | SIGNAL | P1 PIN | SIGNAL | P1 PIN | SIGNAL |
|-----------|--------|-----------|----------|-----------|-----------|
| 33 | DO.B | 71 | A14.B | 12 | INT13.B |
| 34 | D1.B | 72 | A15.B | 11 | INT14 B |
| 35 | D2.B | 22 | Ø1.B | 14 | INT15 B |
| 36 | D3.B | 24 | Ø3 B | 28 | EXTCLK B |
| 37 | D4.B | 92 | HOLD.B | 3 | +5V |
| 38 | D5.B | 86 | HOLDA.B | 4 | +5V |
| 39 | D6.B | 82 | DBIN.B | 97 | +5V |
| 40 | D7.B | 26 | CLK.B | 98 | +5V |
| 41 | D8.B | 80 | MEMEN.B | 75 | +12V |
| 42 | D9.B | 84 | MEMCYC.B | 76 | +12V |
| 43 | D10.B | 78 | WE.B | 73 | -12V |
| 44 | D11.B | 90 | READY.B | 74 | -12V |
| 45 | D12.B | 87 | CRUCLK.B | 1 | GND |
| 46 | D13.B | 30 | CRUOUT.B | 2 | GND |
| 47 | D14.B | 29 | CRUIN.B | 21 | GND |
| 48 | D15.B | 19 | IAQ.B | 23 | GND |
| 57 | AO.B | 94 | PRES.B | 25 | GND |
| 58 | A1.B | 88 | IORST.B | 27 | GND |
| 59 | A2.B | 16 | INT1.B | 31 | GND |
| 60 | A3.B | 13 | INT2.B | 77 | GND |
| 61 | A4.B | 15 | INT3.B | 79 | GND |
| 62 | A5.B | 18 | INT4.B | 81 | GND |
| 63 | A6.B | 17 | INT5.B | 83 | GND |
| 64 | A7.B | 20 | INT6.B | 85 | GND |
| 65 | A8.B | 6 | INT7.B | 89 | GND |
| 66 | A9.B | 5 | INT8.B | 91 | GND |
| 67 | A10.B | 8 | ÎNT9.B | 99 | GND |
| 68 | A11.B | 7 | INT10.B | 100 | GND |
| 69 | A12.B | 10 | INT11.B | 93 | RESTART.B |
| 70 | A13.B | 9 | INT12.B | | |

TABLE H-2. SERIAL I/O INTERFACE (P2) PIN ASSIGNMENTS

| P2 PIN | SIGNAL | DESCRIPTION |
|-----------|-----------|---|
| 1 | GND | |
| 7 | GND | |
| 3 | RS232 XMT | RS232 Serial Data Out |
| 2 | RS232 RCV | RS232 Serial Data In |
| 5 | CTS | Clear to Send (3.3KΩ pull-up to +12 V) |
| 6 | DSR | Data Set Ready (3.3KΩ pull-up to +12 V) |
| 8 | DCD | Carrier Detect |
| 20 | DTR | Data Terminal Ready |
| 18,23 | ΤΤΥ ΧΜΤ | TTY Receive Loop / Private Wire Receive Pair |
| 24,25 | TTY RCV | TTY Transmit Loop∕Private Wire Transmit Pair |
| 17 | RCV CLK | Receive Clock |
| 15 | XMT CLK | Transmit Clock |
| 12* | +12 V | Jumper Option for Microterminal |
| 13* | -12 V | Jumper Option for Microterminal |
| 14* | +5 V | Jumper Option for Microterminal |
| 16 | RESTART | Invokes the Load Interrupt to the TMS 9900 CPU |

*When using the Microterminal, these voltages are jumpered to the corresponding pin in connector P2. Else, the voltages are not connected.

H-2

| P4 PIN | SIGNAL | P4 PIN | SIGNAL |
|-----------|--------------|-----------|--------|
| 20 | PO | 17 | GND |
| 22 | P1 | 15 | GND |
| 14 | P2 | 13 | GND |
| 16 | P3 | 11 | GND |
| 18 | P4 | 9 | GND |
| 10 | P5 | 39 | GND |
| 12 | P6 | 37 | GND |
| 24 | INT15 or P7 | 35 | GND |
| 26 | INT14 or P8 | 33 | GND |
| 28 | INT13 or P9 | 31 | GND |
| 30 | INT12 or P10 | 29 | GND |
| 32 | INT11 or P11 | 27 | GND |
| 34 | INT10 or P12 | 25 | GND |
| 36 | INT9 or P13 | 23 | GND |
| 38 | INT8 or P14 | 21 | GND |
| 40 | INT7 or P15 | 19 | GND |
| | | 1-6 | Spares |
| 1 | | | |

TABLE H-3. PARALLEL I/O INTERFACE (P4) SIGNAL ASSIGNMENT

APPENDIX I

TM 990/301 MICROTERMINAL

I.1 GENERAL

The Texas Instruments Microterminal offers all of the features of a minicomputer front panel at reduced cost. The Microterminal, intended primarily to support the Texas Instruments TM 990/100M and TM 990/180M microcomputers, allows the user to do the following:

- Read from ROM or read/write to RAM
- Enter/display Program Counter
- Execute user program in free running mode or in single instruction mode
- Halt user program execution
- Enter/display Status Register
- Enter/display Workspace Pointer (this term is unique to the Texas Instruments 9900 microprocessor)
- Enter/display CRU data (this term is unique to the Texas Instruments 9900 microprocessor)
- Convert hexadecimal quantity to signed decimal quantity
- Convert signed decimal quantity to hexadecimal quantity

I.2 SPECIFICATIONS

- Power Requirements +12V (±3%), 50 mA
 -12V (±3%), 50 mA
 +5V (±3%), 150 mA
- Operating Temperature: $0^{\circ}C$ to $50^{\circ}C$ (+32° to +122°F)
- Operating Humidity: 0 to 95 percent, non-condensing
- Shock: Withstand 2 foot vertical drop

I.3 INSTALLATION AND STARTUP

To install the Microterminal onto a TM 990/100M or TM 990/180M microcomputer, do the following:

- Attach jumpers to J13, J14, and J15 on the TM 990/100M or to J4, J5, and J6, on the TM 990/180M board to route voltages to the Microterminal. Set jumper J7 on the TM 990/100M or jumper J13 on the TM 990/180M to the EIA position.
- Attach the EIA cable from the Microterminal to connector P2. Signals between the Microterminal and the microcomputer are listed as in Table 1.
- To initialize the system, actuate the microcomputer RESET switch, then press the microterminal CLR key.

NOTE

If the user has installed the *optional* filter capacitor on the RESTART input, this capacitor must be removed for proper operation (e.g., if C5 is installed on the TM 990/100M or TM 990/180M microcomputer, this capacitor must be removed).



FIGURE I-1. TM 990/301 MICROTERMINAL

| EIA Connector | Interface | At TM 99 | At TM 990/100M/180M | | |
|---------------|-------------------|----------|---------------------|--|--|
| Pin | Signal | P2 Pin | Signal | | |
| 2 | TERMINAL DATA OUT | -2 | RS232 RCV | | |
| 3 | TERMINAL DATA IN | -3 | RS232 XMT | | |
| 7 | GND | -7 | GND | | |
| 12 | +12V | -12 | +12V | | |
| 13 | -12V | -13 | -12V | | |
| 14 | + 5V | -14 | + 5V | | |
| 16 | HALT | -16 | RESTART | | |

TABLE I-1. EIA CABLE SIGNALS

CAUTION

Before attaching the Microterminal to a power source, verify voltage levels between ground and EIA connector pins 12, 13, and 14 at connector P2 on the board. Voltage should not exceed values in Table I-1.

I.4 KEY DEFINITIONS

I.4.1 DATA KEYS

CLR

Clear Key – Depressing this key blanks display, initializes and sends initialization message (ASCII code for A and ASCII code for Z) to host microcomputer.



Hexadecimal Data Keys – Depressing any one of these keys shifts that value into the right-hand display digit. All digits already in the data display are left shifted. For all operations other than decimal to hexadecimal conversion, the fourth digit from the right is shifted off the end of the right-hand display field when a data key is depressed. For a decimal to hexadecimal conversion, the fifth display digit from the right, rather than the fourth, is shifted off the end of the data field.

1.4.2 INSTRUCTION EXECUTION

[H/S] Pressing this key while a program is running (run displayed) will halt program execution. The address of the next instruction will be displayed in the four left-hand display digits, and the contents of that address will be displayed in the four right-hand digits. Pressing this key while the program is halted, will execute a single instruction using the values in the Workspace Pointer (WP), Program Counter (PC), and Status Register (ST), and the displays will be updated to the next memory address and contents at that address.

RUN Pressing this key initiates program execution at the current values in the WP, PC; run is displayed in the three right-hand display digits.

I.4.3 ARITHMETIC

- [H→D] The signed hexadecimal data contained in the four right-hand display digits is converted to signed decimal data. Note that the fourth display digit from the right is the sign bit (1 = negative). The conversion limits are minus 32,76810 (800016) to plus 32,767 (7FFF16). Two H→D key depressions are required. The sequence is:
 - 1. Depress $H \rightarrow D$.
 - 2. Enter data via hex data key depressions.
 - 3. Depress $H \rightarrow D$. The results of the conversion are displayed in the five right-hand display digits.
- $D \rightarrow H$ The decimal data contained in the five right-hand display digits is converted to hexadecimal. The conversion limits are the same as for hexadecimal to decimal conversion. The sequence is:
 - 1. Depress D→H
 - 2. Enter data via hex data key depressions.
 - 3. Depress $D \rightarrow H$. The results of the conversion are displayed in the four right-hand display digits.

I.4.4 REGISTER ENTER/DISPLAY



I.4.5 CRU DISPLAY/ENTER

- DCRU Pressing this key causes the data at the designated Communications Register Unit (CRU) addresses to be displayed. Designate from one to 16 CRU bits at a specified CRU address by using four hexadecimal digits. The first digit is the count of bits to be displayed. The next three digits are the CRU address (equal to bits 3 to 14 in register 12 for CRU addressing). When DCRU is depressed, the bit count and address are shifted to the left-hand display, and the right-hand display will contain the values at the selected CRU output addresses. The output value will be zero-filled on the left, depending upon bit count entered. If less than nine bits, the value will be contained in the left two hexadecimal digits. If nine or more, the value will be right justified in all four hexadecimal digits.
- ECRU Pressing this key enters a new value at the CRU addresses and bit count shown in the left display after depressing DCRU. The new value is entered from the keyboard and displayed in the right-hand display. Pressing ECRU enters this value onto the CRU at the address shown in the left display.

CAUTION

Avoid setting new values at the TMS 9902 on the TM 990/100M/180M through the CRU (TMS 9902 is at CRU address 004016), as this device controls I/O functions.

I.4.6 MEMORY ENTER, DISPLAY, INCREMENT

- EMA Pressing this key will cause (1) the memory address (MA) in the right-hand display to be shifted to the left-hand display and (2) the contents of that memory address to be displayed in the right-hand display.
- EMD Pressing this key causes the value in the right-hand display to be entered into the memory address contained in the left-hand display. The contents of that location will then be displayed in the four right-hand display digits (entered then read back).
- EMDI Pressing this key causes the same action as described for the EMD key; it also increments the memory address by two and displays the contents at that new address. The memory address is displayed on the left and the contents at that address is displayed on the right.

I.5 EXAMPLES

I.5.1 EXAMPLE 1, ENTER PROGRAM INTO MEMORY

Enter the following program starting at RAM location FE00₁₆. Set the workspace pointer to FF00₁₆ and the status register to 2000₁₆. Single step through the program and verify execution. Then execute the program in free run mode and verify execution. Then halt program execution.

NOTE

In the following examples, XXXX indicates memory contents at current value in Memory Address Register.

| | OPCODE | INSTRUCT | <u>FIONS</u> | |
|-------------------------------|------------------------------|------------------|-----------------------|---|
| | 04C0 0580 0280 00FF | CLR INC CI | R0 R0 R0, >00FF | CLEAR WORKSPACE REGISTER 0 INCREMENT WORKSPACE REGISTER 0 CHECK FOR COUNT 255 |
| | 16FC 10FF | JNE JMP | \$-6 \$-0 | JUMP TO INC RO IF NOT DONE STAY HERE WHEN FINISHED |
| | KEY EN | ITRIES | | DISPLAY |
| Clear Display | Depress | CLR | | |
| Enter PC Value | Depress | F/- E 0 | 0 | FE00 |
| Enter into PC | Depress | EPC | | FE00 |
| Display PC | Depress | DPC | | FE00 |
| Enter ST Value | Depress | 2000 | <u>ן</u> | 2000 |
| Enter into ST | Depress | EST | | 2000 |
| Display ST | Depress | DST | | 2000 |
| Enter WP Value | Depress | F/ F/ | 00 | FF00 |
| Enter Into WP | Depress | EWP | | FF00 |
| Display WP | Depress | DWP | | FF00 |
| Enter MA Value | Depress | F/- E0 | 0 | FE00 |
| Enter Into MA | Depress | EMA | | FE00 xxxx |
| Enter CLR 0 Opcode | Depress | 04C0 | | FE0004C0 |
| Enter data, increment MA | Depress | EMDI | | FE02xxxx |
| Enter INC 0 Opcode | Depress | 0580 | | FE020580 |
| Enter Data, Increment MA | Depress | EMDI | | FE04 xxxx |
| Enter CI Opcode Enter Data | Depress | 0280 | | FE04 0280 |
| Increment MA | Depress | EMDI | | FE06xxxx |

| | | KEY ENTRIES | DISPLAY |
|-------------------|---------|-------------|-----------|
| Enter CI | | | |
| Immediate Operand | Depress | OOFF | FE0600FF |
| Enter Data, | | | |
| Increment MA | Depress | EMDI | FE08 xxxx |
| Enter JNE \$-6 | | | |
| Opcode | Depress | 16FC | FE08 16FC |
| Enter Data, | | | |
| Increment MA | Depress | EMDI | FE0A xxxx |
| Enter | | - | |
| JMP \$-0 Opcode | Depress | 10FF | FE0A 10FF |
| Enter Data, | | | 1 |
| Increment MA | Depress | EMDI | FE0C xxxx |

The program has now been entered into RAM. Since the PC, ST and WP values have been previously set, the program can be executed in single step mode by depressing the H/S key.

| | | | DISPLAY (AFTER) | EX INST | ECUTES |
|---------|----|----|--------------------|------------|------------------|
| Depress | H, | /S | FE020580 | CLR | RO |
| Depress | H, | /S | FE040280 | INC | RO |
| Depress | H, | /S | FE08 16FC | CI | RO,> 00FF |
| Depress | H, | /S | FE020580 | JNE | \$-6 |

This cycle will continue until R0 reaches the count of 255 at which point the program will continuously execute at location FE0A₁₆ because it is a jump to itself.

DISPLAY

To verify this, depress:

| 10 | r | u | n |
|----|---|---|---|

The program should now be "looping to self" at location FE0A16. To verify this, depress:

RUN

FE0A10FF

Now examine the memory location corresponding to Register 0.

| Depress | FFO | 0 FE0A FF00 |
|---------|-----|-------------|
| Depress | EMA | FF00 00FF |

This illustrates that FF_{16} did become the final contents of WPO. Note that, when the program was being entered into RAM, <u>EMDI</u> was used rather than <u>EMD</u> because of the rather desirable feature of automatic address incrementing. The advantage of using <u>EMD</u> is that the actual contents of the addressed memory location are displayed after key depression (echoed back after being entered).

| Depress | CLR | |
|-----------|---------------------------------------|---------|
| Depress | H→D | |
| Depress | 8000 | 8000 |
| Depress | H→D | -3 2768 |
| Convert 0 | 020 ₁₆ to a decimal number | |
| Depress | CLR | |

H→D

20

Depress

Depress

I.5.2 EXAMPLE 2, HEXADECIMAL TO DECIMAL CONVERSIONS Convert 8000₁₆ to a decimal number

| Dep | ress | H→D | 32 |
|-------|----------------|------------------------------------|-------------|
| 1.5.3 | EXAM Conver | PLE 3, DECIMAL TO HEXADECIMAL | CONVERSIONS |
| Dep | ress | CLR | |
| Dep | ress | D→H | |
| Dep | ress | 4 5 | 45 |
| Dep | ress | D→H | 2D |
| Conv | vert —10 | ²⁴ 10 ^{to hex} | |

| Depress | CLR | |
|---------|-------------|--------|
| Depress | D→H | |
| Depress | F/- 1 0 2 4 | - 1024 |
| Depress | D→H | FC00 |

I.5.4 EXAMPLE 4, ENTER VALUE ON CRU

Send a bit pattern to the CRU at CRU address (bits 3 to 14 of R12) 0E016 with a bit count of 9 containing a value of 5 (0000001012).

.

20

| Depress | CLR | |
|---------|---------|-----------|
| Depress | 9 0 E 0 | 90E0 |
| Depress | DCRU | 90E0 YYYY |
| Depress | 0005 | 90E0 0005 |
| Depress | ECRU | |

YYYY indicates value at the current CRU address. Note that a DCRU operation is always required to specify bit count/CRU address.

I.5.5 EXAMPLE 5. ENTER, VERIFY VALUE AT MEMORY ADDRESS

Enter 0040₁₆ into location FE20 and verify that it got there.



The contents of address FE20 are verified by an echo of data from memory to display following the pressing of EMD. If it is desired to view and enter data at address FE22, depress EMD.

APPENDIX J EXAMPLE PROGRAMS

- J.1 MASTERMIND GAME
- J.2 HI-LO GAME

J.1 MASTERMIND GAME

The printout of this game in execution (below) illustrates game rules and objective. The program generates a fivedigit number. To win, you must deduct which five digits make up the number, and their correct order. Only digits 1 to 8 are used. After each guess, the program prints the letters X and 0 for each correct digit entered. In addition, each X indicates a digit is in the correct column. You are given only 12 tries to win.

MASTERMIND..GUESS NNNNN N=1-8 12 TRIES YOU GET X FOR A MATCH, O FOR A HIT

| 111111 212222 331333 | | | CONTROL H CAUSES ENTRY TO BE IGNORE | D. ALLOWS ENTRY REPEAT |
|---|-----------------------|---------|-------------------------------------|------------------------|
| 444144 555415 664166 746177 8 64718 | | | | |
| 964781 | XXXXX | WINNER! | N=64781 | |
| 111111 222222 323333 432434 525353 6 MASTERMIND | | | | - · |
| YOU GET X FOR A MATCH, O FOR A HIT | | | | |
| 111111 222222 323333 432444 534255 6 | × 00 ××× ×00 | | | |
| 7 | - | | | |
| MMIND TXM | 1IRA 936227 | ** 09:25:48 | 118/78 PAGE 0001 |
|-----------------------------|---------------|---|---|
| MASTERMIND FOR TH | E TM 990/1XX | MICROCOMPUTER | |
| 0001 | T T1 T | A MAN T NUTZ A | |
| 0001 | | | |
| 0003 | | | THE AN THE TH GOOVING MICEO. |
| 0004 | × COMPUTED | STUE OD FOT OF T | IND ON THE TH 2207IXX HIGROF |
| 0003 | | S. THE UBJELT OF T | TE URME IS IU CUESSA PT IT NUMBER CENERATER RV TUE |
| 0008 | * LUUICHL . | THE COMPLITED HOE | PONIX THE DIGITS 1 TO S YOU |
| 0007 | * CONFOLER | NECCEPTO ACCOMPL | TOUTHE DIGING I TO S. TOO Tou tuto tue computed with |
| 0008 | * THVE 12 | A CORRECT DIGIT O | HERCED DV A LETTER A AND |
| 0009 | * INDICATE | THE DIGIT IS CODD | COSED DI FILETTER V FIND |
| 0010 | * INDICATE | NUMBED LITH THE LET | TTED V ATHER CHIES THAT APPLY. |
| 0011 | × 0-01011 | ADDIAGE DETUDA DES: | TABLE THE GAME |
| 0012 | | HARIHUE REFURN RED ECCADE VEV INDUT DI | THRIS INE OHNE ETHENE VOH TO THE MONITOP |
| 0013 | * - HN | ESCHEE NEY INFUL R | YOU TO CODAD DECEMBER INC. OF |
| 0014 | * - CUN | TRUL H KEY ALLUWS | YOU TO SUKAP PRESENT LINE OF |
| 0015 | * ***** | ENTRIES AND REENTED | R NEW LINE |
| 0016 | * THIS GAM | E IS ASSEMBLED IU I | BE LUADED AT M.A. PREDO BY |
| 0017 | * USE UF I | HE AURG ASSEMBLER I | DIRECTIVE. THIS PROGRAM CAN BE |
| 0018 | * ASSEMBLE | U BY THE LBLA AT T | HE ABDRESSES SHUWN IN CULUMN |
| 0019 | * IWU UF I | HE LISTING. CURRES | PONDING OBJECT CODE FOR THOSE |
| 0020 | * AUDRESSE | 5 IS SHOWN IN COLU | NN THREE. GUUD LUCK! |
| 0021 | | * * * * * | |
| 0022 0000 | RO EQU | 0 | NU. UF GUESSES |
| 0023 0001 | RI EQU | 1 | RANDUM NU. ARRAY ADDRESS |
| 0024 0002 | R2 EQU | 2 | RANDUM NO. CUMPUTATION USE |
| 0025 0003 | RG EQU | 3 | RANDUM NU. COMPUTATION USE |
| 0026 0004 | R4 EQU | 4 | 10 CUNSTANT FOR DECIMAL COMPUT |
| 0027 0005 | R5 EQU | 5 | CUNTAINS ASCII X |
| 0028 0006 | R6 EQU | 6 | CUNTAINS ASCII 101 |
| 0029 0007 | R7 EQU | 7 | ADDRESS OF X15 & U15 BUFFER |
| 0030 0008 | R8 EQU | 8 | |
| 0031 0009 | R9 EQU | 9 | RANDOM NO. ARRAY ADDRESS |
| 0032 000A | R10 EQU | 10 | RANDOM NO. ARRAY ADDRESS+5 |
| 0033 000B | R11 EQU | 11 | RANDOM NO. SEED |
| 0034 0000 | R12 EQU | 12 | ASCII (1/ (>3100) |
| 0035 000B | R13 EQU | 13 | CAST OUT CHARACTER MAP |
| 0036 FE00 | AURG | SFEOO | LUAD AT M.A. SPECO |
| 0037 | * * * | * * * * * | * * * * * * |
| 0038 | * | | |
| 0039 | * PROCEDUR | E AREA OF EXECUTAB | LE CUDE |
| 0040 | * | | |
| 0041 | * * * | * * * * * | * * * * * * * |
| 0042 | START | | |
| 0043 FE00 02E0 FF02 FFDA | LWPI | WS | SET WORKSPACE POINTER |
| 0044 FE04 2FA0 | XOP | @RULES,14 | PRINT RULES |
| FE06 FF0C | | | |
| 0045 | M005 | | |
| 0046 FE08 2FA0 | XOP | @CRLF,14 | PRINT CR-LF |
| FEOA FF72 | | | |
| 0047 FEOC 04C0 | CLR | RO | COUNTS 12 GUESSES |
| 0048 FEOE C049 | MITU | R9-R1 | R1 POINTS TO RANDOM ARRAY |

| MMIND TXN | 11RA 936227 | ** 09:25:48 MICROCOMBUTER | 118/78 PAGE 0002 |
|-----------------------------|---------------|------------------------------|-------------------------------|
| MASTERNIND FOR T | ne (n 220/1XX | MICROCOMPOTER | |
| 0050 | * COMPLITE P | ANDOM NUMBER, MOVE | TO LOCATION NN |
| 0051 | MOTO | | TO ECCHTION NN |
| 0052 EE10 0202 | 1010 | R2.509 | COMPUTE RANDOM NUMBER |
| 5002 (E10 0202 EE12 01ED | | 1123 000 | CONFORE RANDON NORBER |
| 0050 EE14 000D | MEN | 011 00 | |
| 0003 FEI4 3886 | | R11)R4 | |
| 0004 FE18 0223 | F 1 1 | 83,271 | |
| 0055 5510 0023 | M.C.1.1 | DO D44 | |
| 0000 FEIA 0203 | | NGURII Dom Dicito to DE I | |
| | * CAUSE RAN | DOW DIGINS TO BE I | N RANGE 1-8 |
| 0057 FEIC 0953 | SRL | R3,5 | |
| 0058 FEIE BOCC | AB | R12,R3 | MAKE ASCII, RANGE 1-8 |
| 0059 FE20 DC43 | MUAR | R3,*R1+ | PUT IN RANDOM ARRAY |
| 0060 FE22 8281 | C | R1, R10 | TEST FOR END OF LOOP |
| 0061 FE24 1AF5 | _ال | M010 | DO UNTIL RI=RIO |
| 0062 | * | | |
| 0063 | * DETERMINE | NUMBER OF UPCOMIN | G GUESS |
| 0064 | * PRINT UPC | OMING GUESS NUMBER | TO PROMPT USER |
| 0065 | * | | |
| 0066 | M015 | | |
| 0067 FE26 0580 | INC | RO | GUESS=GUESS+1 |
| 0068 | * CLEAR ARR | AY THAT HOLDS ASCI | I X'S AND O'S |
| 0069 | * IF CONTRO | L H PRESSED, START | HERE |
| 0070 FE28 C087 | RESTRT MOV | R7,R2 | XOB ADDR TO R2 |
| 0071 FE2A 04F2 | CLR | *R2+ | * |
| 0072 FE2C 04F2 | CLR | *R2+ | * |
| 0073 FE2E 04D2 | CLR | *R2 | * |
| 0074 | * CONVERT G | UESS NUMBER FOR OU | TPUT |
| 0075 FE30 C080 | MOV | R0, R2 | GUESS NO. TO R2 |
| 0076 FE32 04C1 | CLR | R1 | |
| 0077 FE34 3C44 | DIV | R4, R1 | DIVIDE R1R2 BY 10 |
| 0078 FE36 06C1 | SWPB | R1 | QUOTIENT IN LEFT BYTE |
| 0079 FE38 F081 | SOCB | R1,R2 | MERGE QUOTIENT & REMAINDER |
| 0080 FE3A 1302 | JEQ | M020 | PUT IN SPACE IF FIRST DIGIT=0 |
| 0081 FE3C 0262 | ORI | R2,>3030 | MAKE ASCII DIGITS |
| FE3E 3030 | | | |
| 0082 | M020 | | |
| 0083 FE40 0262 | ORI | R2,>2030 | MAKE ASCII SPACE & DIGIT |
| FE42 2030 | | | |
| 0084 FE44 C802 | MOV | R2,@GCD | FUT IN FRINT BUFFER |
| FE46 FEF4 | | | |
| 0085 FE48 2FA0 | XOP | @GUESNO,14 | PRINT GUESS NUMBER |
| FE4A FEF2 | | | |

J-3

•

| MM MA | IND STERM | 1IND I | TXM FOR THE | IRA 930 E TM 990 | 5227 + 5/1XX | ** 09:25:48 MICROCOMPUTER | 1 | 18/78 | PAGE 0003 | | |
|----------|--------------|-------------|----------------|---------------------|-----------------|------------------------------|-------|----------------------|------------------------------|-----------|------------|
| | 0087 | | | * | | | | | | | |
| | 0088 | | | | | ACTER & TEST (| FOR C | OLUMN MA | тен | | |
| | 0089 | | | * 110 0 | - unini | | | | 1011 | | |
| | 0000 | EEAC | 0000 | ~ | MELL | 00 00 | | | INDED ADDE | | |
| | 0020 | CEAC | 0207 | | MOU | n7 n4 | | KHNLOTING V C DU | JUDER HUDR : Te addo in r | 1 N 100 | |
| | 0071 | FE4E | 0047 | | | R/,RI | | X M U BUN | F ADDR IN F | | |
| | 0092 | FEDU | 0202 | | | RZ, INFUI | | INFUI BUN | FER ADDR IN | N R2 | |
| | | FE02 | FHOA | | | | | | | | |
| | 0093 | FE04 | 04CD | | ULR | R13 | | CLEAR BI | I MAP UP CAS | 51 001 1 | CHAR |
| | 0094 | | | MOBO | | | | | | | |
| | 0095 | FE56 | 2F43 | | XUP | R3,13 | | READ DIG. | | | |
| | 0096 | | | * WAS 0 | CR, ES | SCAPE, OR CONTI | ROL-H | KEY PRE: | SSED? | | |
| | 0097 | FE58 | 0283 | | CI | R3,>0D00 | | CAR. RET. | . ENTERED? | | |
| | | FE5A | ODOO | | | | | | | | |
| | 0098 | FE5C | 13D1 | | JEQ | START | | YES, RES | TART GAME | | |
| | 0099 | FE5E | 0283 | | CI | R3,>1B00 | | ESCAPE KI | EY ENTERED? | | |
| | | FE60 | 1800 | | | | | | | | |
| | 0100 | FE62 | 1310 | | JEQ | MONITR | | YES, RETU | JRN TO MONIT | TOR | |
| | 0101 | FE64 | 0283 | | CI | R3,>0800 | | CONTROL-H | H PRESSED? | | |
| | | FE66 | 0800 | | | | | | | | |
| | 0102 | FE68 | 13DF | | JEQ | RESTRT | | YES, RES | TART THIS EN | VTRY | |
| | 0103 | FE6A | 9303 | | CB | R3, R12 | | IS NO. LE | ESS THAN 17 | | |
| | 0104 | FE6C | 1AF4 | | JL | M030 | | YES, REAL | O ANOTHER | | |
| | 0105 | FE6E | 0283 | | CI | R3,>3800 | | IS NO. GR | REATER THAN | 87 | |
| | | FE70 | 3800 | | | | | | | | |
| | 0106 | FE72 | 1 BE 1 | | ЛН | M030 | | YES, REAL | D ANOTHER | | |
| | 0107 | EE74 | 2E03 | | XOP | R3,12 | | NO, IN R | ANGE, ECHO | | |
| | 0108 | | | * IS DI | | MATCH AND IN | RIGH | T COLUMN | ? | | |
| | 0109 | EE76 | 9E03 | | CB | R3,*R8+ | | DIGIT IN | RIGHT COLUN | MN? | |
| | 0110 | FE78 | 1403 | | INF | M040 | | NO. PUT I | CHAR IN CHAR | R BUEFE | R |
| | 0111 | FF70 | 0403 | | SUPR | 83 | | YES, PUT | BINARY O IN | MSB O | F R. |
| | 0112 | 5570 | 0000 | | MOUR | R5. *R1+ | | PHT AN Y | IN THE YO T | RIFEER | |
| | 0112 | CE70 | ASON | | TNP | D10 | | MAD. CAST | OUT CHAR | | |
| | 0110 | FE/E | 0.060 | MOAO | TINC | ¢17 | | MHE CHOI | JULI CAMA | | |
| | 0115 | FEON | neop | 1040 | MOUD | 00 x001 | | 7500 00 0 | | IT DIES | E D |
| | 0110 | FEOO | 0000 | | CDC | | | ZERU UR 1 DUT DIT | UMER IN INF. IN MAD | JI DUFFI | |
| | 0110 | FE04 | 0010 | | SRU C | R1371 DO D10 | | FUI BLI Etetu Nu | IN MHE Mded Induto | | |
| | 0117 | FE04 | 1457 | | L. | MODA | | NO DEAD | ANOTHER OUT | | |
| | 0110 | reoo | IHE/ | | | NU30 D1 YOD F | | NUT REHU | YA DUEEED EL | 200 | |
| | 0112 | | 0201 | | L. 1 | RISKUBTU | | 100, 10 | NU DUFFER F | - | |
| | ~ ~ ~ ~ | FEOH | 1000 | | | MOED | | | THNED VET | | |
| | 0120 | FE8U | 1807 | | VOD | MUSU AYODD 14 | | NC NOW | NT VO DUEE | ZALIS VZ | e) |
| | 0121 | FEGE | ZFAU | | XUP | exubr, 14 | | TED, FRI | NI XU BUFF | CHEL A | ο/ |
| | | FE90 | FF04 | | | | | | | | |
| | 0122 | | | * | | | | | | | |
| | 0123 | FE92 | 2FA0 | | XOP | @WINNER,14 | | PRINE WI | NNER | | |
| | | FE94 | FF60 | | | | | | | | |
| | 0124 | | | * | | | | | | | |
| | 0125 | | | M045 | | | | | | | |
| | 0126 | FE96 | 2FA0 | | XOP (| ENUMBER, 14 | | PRINT NU | MBER | | |
| | | FE98 | FEFA | | | | | | | | |
| | 0127 | | | * | | | | | | | |
| | 0128 | FE9A | 1086 | | JMP | M005 | | PLAY AND | THER GAME | | |
| | 0129 | FE90 | 0460 | MONITR | в | @>0080 | | RETURN T | O MONITOR | | |
| | | FEGE | 0080 | | | | | | | | |

| MMIND TXM | IRA 936 F TM 990 | 227 + | ** 09:25:48 | 118/78 | PAGE 0004 . |
|-------------------|---------------------|-------|----------------|------------|----------------------|
| hystenning for th | . III 229 | | hierosoni eren | | |
| 0131 | * | | | | |
| 0132 | * | | | | |
| 0133 | * TEST | FOR 0 | 9′S | | |
| 0134 | * | | | | |
| 0135 | M050 | | | | |
| 0136 FEA0 0202 | | LI | R2, INPUT | INPUT BUFF | FER START IN R2 |
| FEA2 FF5A | | | | | |
| 0137 | M052 | | | | |
| 0138 FEA4 DOF2 | | MOVB | *R2+,R3 | TEST BYTE | FROM INPUT BUFFER |
| 0139 FEA6 1300 | | JEQ | M060 | BYTE CAST | OUT IF EQUAL TO ZERO |
| 0140 FEA8 C209 | | MOV | R9, R8 | R8 POINTS | TO WORK ARRAY |
| 0141 FEAA 098D | | SRL | R13,11 | POSITION (| CAST OUT CH MAP |
| 0142 | M055 | | | | |
| 0143 FEAC OB1D | | SRC | R13,1 | TEST FOR (| CAST OUT CHAR |
| 0144 FEAE 9E03 | | CB | R3,*R8+ | DOES BYTE | MATCH WORK ARRAY ? |
| 0145 FEB0 1805 | | JOC | M057 | IF CAST O | JT, M057 |
| 0146 FEB2 1604 | | JNE | M057 | IF NOT EQ | JAL, MO57 |
| 0147 FEB4 DC46 | | MOVB | R6,*R1+ | ON HIT, P | UT O IN XO BUFFER |
| 0148 FEB6 026D | | ORI | R13,>8000 | MAP CAST (| OUT CHAR |
| FEB8 3000 | | | | | |
| 0149 FEBA BOC3 | | AB | R3,R3 | SPOIL COM | PARISON, FINISH LOOP |
| 0150 | M057 | | | | |
| 0151 FEBC 8288 | | С | R8,R10 | TEST FOR I | LAST DIGIT |
| 0152 FEBE 1AF6 | | JL | M055 | IF LOW, D | D ANOTHER DIGIT |
| 0153 | M060 | | | | |
| 0154 FEC0 0282 | | CI | R2, INFUT+5 | LAST DIGI | T IN INPUT BUFFER? |
| FEC2 FF5F | | | | | |
| 0155 FEC4 1AEF | | JL | M052 | NO, DO NE | XT DIGIT |
| 0156 FEC6 2FA0 | | XOP | @XOBP,14 | YES, PRIN | T XO BUFF |
| FEC8 FF04 | | | | | |
| 0157 FECA 0280 | | CI | R0,12 | TWELVE GUE | ESSES MADE? |
| FECC 000C | | | | | |
| 0158 FECE 1AAB | | JL | M015 | NO, MORE | GUESSES REMAIN |
| 0159 FED0 2FA0 | | XOP | @SORRY,14 | YES, PRIN | T SORRY |
| FED2 FF6A | | | | | |
| 0160 EED4 10E0 | | , IMP | M045 | PRINT NUM | BER FOR PLAYER |

| MMIND MASTERI | MIND | T FOR | XMIR THE | A 93 TM 99 | 6227 0/1XX | ** MI | 09 CROCO | :25 MPU | :48 TER | | 118/ | 78 | PA | 3E 00 | 005 | | |
|------------------|---------|----------|-------------|---------------|---------------------------------------|---------------|--------------|------------|------------|------|--------------|-------------|-------|------------|----------|---------|---|
| 0162 | | | * | * | * | * | * | * | ¥ | ÷. | * | * | * | * | * | * | * |
| 0163 | | | ¥ | | | | | | | | | | | | | | |
| 0164 | | | ¥ | DATA | SECT | ION | | | | | | | | | | | |
| 0165 | | | ¥ | | | | | | | | | | | | | | |
| 0166 | | | × | ¥ | ¥ | ÷ | × | ¥ | -5- | * | ÷ | ÷ | * | * | ¥ | * | ÷ |
| 0167 | | | * | WORK | SPACE | | | | | | | | | | | | |
| 0149 | EED4 | 000 | n u | | DATA | 0. | 0 0 0 | | | | P O- | 00 | | | | | |
| 0108 | FEDO | 0000 | 0 w. | 0 | LIMIN | 0,0 | 0,0,0 | | | | RO- | N-0 | | | | | |
| | CEDO | 0000 | ő | | | | | | | | | | | | | | |
| | EEDO | 000 | 0 | | | | | | | | | | | | | | |
| 01/0 | - FEDC | 0000 | ^ | | | 10 | | | | | C : A | CORNEL | | | | 5 N I T | |
| 0167 | FEUE | 0000 | н а | | DHIA | 10 | | | | | K4 | LUNV | ERSI | UN LU | JNSTE | | |
| 0170 | FEEU | 0 | 3 | | IEXI | · X | · | | | | RO | | | | | | |
| | FEEL | 29 | - | | | | | | | | | | | | | | |
| 0171 | FEE2 | 41 | | | IEXI | 10 | | | | | R6 | | | | | | |
| | FEE3 | 20 | 0 | | · · · · · · · · · · · · · · · · · · · | | | | | | | | | | | | |
| 0172 | FEE4 | FFO | 6 | | DATA | XOI | B | | | | R7 | | | | | | |
| 0173 | FEE6 | 0000 | 0 | | DATA | 0 | | | | | R8 | | | | | | |
| 0174 | FEE8 | FEFI | E | | DATA | NN | | | | | R9 | | | | | | |
| 0175 | FEEA | FFO: | З., | | DATA | NN- | +5 | | | | R10 | | | | | | |
| 0176 | FEEC | 555 | 5 | | DATA | >53 | 555 | | | | R11 | -RAND | OM NU | IMBER | R SEE | ED | |
| 0177 | FEEE | 3100 | 0 | | DATA | >3: | 100 | | | | R12 | | | | | | |
| 0178 | FEFO | 0000 | 0 | | DATA | 0 | | | | | R13 | -CAST | OUT | CHAF | | > | |
| 0179 | | | * | | | | | | | - | | | | | | | |
| 0180 | | | * | TEXT | STAT | EME | NTS | | | | | | | | | | |
| 0181 | | | * | | | | 1.1.1 | | | | | | | | | | |
| 0182 | | | | | | ER (| OF TH | TS | GUES | = | | | | | | | |
| 0183 | EEE2 | 000 | A GI | UESNO | ΠΔΤΔ | 201 | ΠΛΔ | · | · | | CR. | | FFFI | 7 | | | |
| 0184 | FFF4 | 000 | 0 Gi | n n | ΠΔΤΔ | | 50011 5 | | | | CON | VERTE | | - FSS 1 | | FR | |
| 0185 | FEEA | 2000 | | ····· &' | TEYT | - 7 | Ť / | | | | | 7 6 | 1 | | 10011202 | | |
| 0100 | FEF7 | 21 | E | | 1271 | • | • | | | | | | | | | | |
| 0186 | FEF8 | 0 | 7 | | BYTE | 7,0 | 0 | | | | BEL | L/STO | P | | | | |
| | FEF9 | 00 | 0 | | | | | | | | | | | • | | | |
| 0187 | | | * | RAND | OM NU | MBEI | ROF | COM | PUTER | R 11 | N AS | CII | | | | | |
| 0188 | FEFA | - 29 | O NI | UMBER | TEXT | · · | N= 1 | | | | | | | | | | |
| | FEFB | - 20 | 0 | • | | | | | | | | | | | | | |
| | FEFC | 4 | Ξ | | | | | | | | | | | | | | |
| | FEFD | 31 | D | | ` | | | | | | | | | | | | |
| 0189 | FEFE | 000 | O NI | N | DATA | 0,0 | 0,0 | | | | | | | | | | |
| | FF00 | 0000 | 0 | | | | | | | | | | | | | | |
| | FF02 | 000 | 0 | | | | | | | | | | | | | | |
| 0190 | | | * | X1S | AND O | rs i | BUFFE | R S | HOWIN | NG H | нітз | 8 MI | SSES | | | | |
| 0191 | FF04 | 2 | o x | OBP | TEXT | - 2 - | | | | | SPA | CES F | OR PP | RINT | ING | | |
| | EE05 | 2 | 0 | | | | | | | | -2-1-11 | | | | | | |
| 0192 | FEOA | 000 | οx | OB | ΠΑΤΑ | . Ö. | 0.0 | | | | | | | | | | |
| 2 | FFOR | 000 | ō î | | | | | | | | | | | | | | |
| | FEOA | 000 | Ő. | | | | | | | | | | | | | | |
| 0192 | i i Vri | 0.0.0 | - <u>-</u> | | e our | ENT | | ECT | | с с | | ME | | | | | |
| 0194 | | | Ô | IL EC | | -01 | | 101 | 1414 1 141 | 0 01 | | 1 1 | | | | | |
| 0124 | FEOC | 000 | <u>л</u> П | OLES | DATA | | D O 0 | | | | | | | | | | |
| 0170 | | 000 | H F. | | | 1 20) • 20 | LUUH | | n < | | | | | | | | |
| 0196 | FFOE | 4 | L) | | IEXI | - M | HSIEF | (MIN | Π. | | | | | | | | |
| | FFOF | 4 | 1 | | | | | | | | | | | | | | |
| | ++10 | 5 | 3 1 | | | | | | | | | | | | | | |
| | FF11 | 5 | 4 | | | | | | | | | | | | | | |
| | | а | -, | | | | | | | | | | | | | | |

| MMIND MASTERMIND FO | TXMIRA | 936227 + 990/1XX | ** 09:: MICROCOM | 25:48 PUTER | 118/78 | PAGE | 0006 |
|------------------------|----------|---------------------|--|----------------|----------|-----------|------|
| | | 2207 INA | THE CROOCE IN | | | | |
| FF13 | 52 40 | | | | | | |
| FF15 | 40 | | | | | | |
| FF16 | 4E | | | | | | |
| FF17 | 44 | | | | | | |
| 0197 FF18 | 2E | TEXT | <guess< td=""><td>NNNNN</td><td>N=1-8 12</td><td>TRIES'</td><td></td></guess<> | NNNNN | N=1-8 12 | TRIES' | |
| FF19 | 2E | | | | | | |
| · FF1A | 4/ | | | | | | |
| FF1C | 45 | | | | | | |
| FF1D | 53 | | | | | | |
| FF1E | 53 | | | | | | |
| FF1F | 20 | | | | | | |
| FF20 | 4E | | | | | | |
| FF21 5500 | 4E 4E | | | | | | |
| FF22 | 4E 4E | | | | | | |
| FF24 | 4E | | | | | | |
| FF25 | 20 | | | | | | |
| FF26 | 4E | | | | | | |
| FF27 | 3D | | | | | | |
| FF-26 FE-20 | 31 20 | | | | | | |
| FF2A | 38 | | | | | | |
| FF2B | 20 | | | | | | |
| FF2C | 31 | | | | | | |
| FF2D | 32 | | | | | | |
| FF2E | 20 | | | | | | |
| FF2F 5520 | 54 50 | | | | | | |
| FF31 | | | | | | | |
| FF32 | 45 | | | | | | |
| FF33 | 53 | | | | | | |
| 0198 FF34 0 | DOA | DATA | >0D0A | | | | |
| 0199 FF36 | 59 | TEXT | YOU GET | X FOR | А МАТСН, | O FOR A H | IT |
| FF3/ EEDO | 45 | • . | | | | | |
| FF39 | 20 | | | | | | |
| FFBA | 47 | | | | | | |
| FF3B | 45 | | | | | | |
| FF3C | 54 | | | | | | |
| FF3D | 20 | | | | | | |
| FF3E | | | | | | | |
| FF40 | 44 | | | | | | |
| FF41 | 4F | | | | | | |
| FF42 | 52 | | | | | | ۰. |
| FF43 | 20 | | | | | | |
| FF44 | 41 | | | | | | |
| FF45 EEA2 | 20 40 | | | | | | |
| FFA7 | 41 | | | | | | |
| FF43 | 54 | | | | | | |
| FF49 | 43 | | | | | | |

J-7

TXMIRA 936227 ** 09:25:48 118/78 PAGE 0007 MMIND MASTERMIND FOR THE IM 990/1XX MICROCOMPUTER

| | FF4A | 48 | | |
|------|------|----|------|---|
| | FF4B | 20 | | |
| | FF4C | 20 | | |
| | FF4D | 4F | | |
| | FF4E | 20 | | |
| | FF4F | 46 | | |
| | FF50 | 4F | | |
| | FF51 | 52 | | |
| | FF52 | 20 | | |
| | FF53 | 41 | | |
| | FF54 | 20 | | |
| | FF55 | 48 | | |
| | FF56 | 49 | | |
| | FF57 | 54 | | |
| 0200 | FF58 | 00 | BYTE | 0 |

| MMIND MASTERN | 1IND F | TXMI FOR THE | (RA 936 5 TM 990 | >227 + >/1XX | ** 09:2 MICROCOMP | 5:48 UTER | 118/78 | PAGE | 0008 |
|------------------|------------------------------|----------------------|---------------------|-----------------|----------------------|--------------|--------|------|------|
| 0202 0203 | FF5A FF5C FF5E | 0000 0000 | * BUFFE INPUT | ER OF DÁTA | NUMBERS I 0,0,0 | NPUT | | | |
| 0204 | | | * | | | | | | |
| 0205 | FF60 FF61 FF62 | 20 20 57 | WINNER | ТЕХТ | WINNER | | | | |
| | FF63 | 49 | | | | | | | |
| | FF64 | 4E | | | | | | | |
| | FF60 | 4E 45 | | | | | | | |
| | FF00 | 40 50 | | | | | | | |
| 0204 | FF40 | 04 71 | | DVTE | 521.0 | | | | |
| 0206 | FFAQ | 00 | | DITE | 72130 | | | | |
| 0207 | FF6A FF6B FF6C FF6D | 20 53 4F 52 | SORRY | TEXT | 1 SORRY1 | | | | |
| | FF6E | 52 | | | | | | | |
| 0208 | FF6F FF70 FF71 | 59 00 00 | | BYTE | 0,0 | | | | |
| 0209 | FF72 FF73 FF74 FF75 | 0D 0A 00 00 | CRLF | BYTE | >B,>A,0,0 | • | | | |
| 0210 | | | * | | | | | | |
| 0211 | | | | END | START | | | | |

0000 ERRORS

| TXXREF | 937542 | ₩A | 09: | 28:19 | 118 | /78 | PAGE | 0001 | | | |
|--------------|--------|----|------|-------------------------|----------|------|------|---------|------|------|------|
| | | | | | | | | | | | |
| CRLF | 0209 | | 0046 | | | | | | | | |
| GUD | 0184 | | 0084 | | | | | | | | |
| GUESNU | 0183 | | 0085 | | 0 4 ET 4 | | | | | | |
| INFO | 0203 | | 0092 | 0136 | 0154 | | | | | | |
| MO10 | 0045 | | 0128 | | | | | | | | |
| MOIS | 00.31 | | 0001 | | | | | | | | |
| M010 | 0000 | | 0158 | | | | | | | | |
| M020 | 0082 | | 0000 | 0104 | 0110 | | | | | | |
| MO40 | 0114 | | 0110 | 0100 | 0110 | | | | | | |
| M045 | 0125 | | 0140 | | | | | | | | |
| MOSO | 0135 | | 0120 | | | | | | | | |
| M052 | 0137 | | 0155 | | | | | | | | |
| M055 | 0142 | | 0152 | | | | | | | | |
| M057 | 0150 | | 0145 | 0146 | | | | | | | |
| M060 | 0153 | | 0139 | | | | | | | | |
| MONITR | 0129 | | 0100 | | | | | | | | |
| NN | 0189 | | 0174 | 0175. | | | | | | | |
| NUMBER | 0188 | | 0126 | | | | | | | | |
| RO | 0022 | | 0047 | 0067 | 0075 | 0157 | | | | | |
| R1 | 0023 | | 0048 | 0059 | 0060 | 0076 | 0077 | 0078 | 0079 | 0091 | 0112 |
| | | | 0119 | 0147 | | | | | | | |
| R10 | 0032 | | 0060 | 0117 | 0151 | | • | | | | |
| R11 | 0033 | | 0053 | 0055 | | | | | | | |
| R12 | 0034 | | 0058 | 0103 | | | | | | | |
| R13 | 0035 | | 0093 | 0113 | 0116 | 0141 | 0143 | 0148 | | | |
| R2 | 0024 | | 0052 | 0053 | 0070 | 0071 | 0072 | 0073 | 0075 | 0079 | 0081 |
| | | | 0083 | 0084 | 0092 | 0115 | 0136 | 0138 | 0154 | | |
| RB | 0025 | | 0054 | 0055 | 0057 | 0058 | 0059 | 0095 | 0097 | 0099 | 0101 |
| | | | 0103 | 0105 | 0107 | 0109 | 0111 | 0115 | 0138 | 0144 | 0149 |
| - 4 | | | 0149 | | | | | | | | |
| R4 | 0026 | | 0077 | | | | | | | | |
| RD RC | 0027 | | 0112 | | | | | | | | |
| R6 | 0028 | | 014/ | | | | | | | | |
| R/ · | 0029 | | 0070 | 0091 | 0117 | 0140 | | A 1 5 1 | | | |
| R0 P0 | 00.30 | | 0090 | 0107 | 0117 | 0140 | 0144 | 0101 | | | |
| R7 DECTOT | 0031 | | 0048 | 0090 | 0140 | | | | | | |
| DUIES | 0194 | | 0102 | | | | | | | | |
| SORRY | 0207 | | 0159 | | | | | | | | |
| START | 0042 | | 0098 | 0211 | | | | | | | |
| WINNER | 0205 | | 0123 | and and a second second | | | | | | | |
| WS | 0168 | | 0043 | | | | | | | | |
| XOB | 0192 | | 0119 | 0172 | | | | | | | |
| XOBP | 0191 | | 0121 | 0156 | | | | | | | |
| • | | | | | | | | | | | |

•

THERE ARE 0041 SYMBOLS

J-10

J.2 HI-LO GAME

The prinout of this game in execution (below) illustrates game rules and objectives. The program generates a number between 0 and 999. You have unlimited guesses to find the number, but you can be an expert, above average, or a turkey depending upon how many guesses used.

 ?L FE00
 GUESS

 GUESS
 Icoad and execute program

 W=FFB0
 P=0182

 ?E
 FE00

CAN YOU GUESS MY NUMBER (0 TO 999)? INPUT A NUMBER & PRESS THE SPACE BAR. 500TOO LOW, TRY AGAIN!! 700TOO LOW, TRY AGAIN!! 900 TOO HIGH, TRY AGAIN! 850 TOO LOW, TRY AGAIN!! 875 TOO HIGH, TRY AGAIN! 88 - CONTROL H PRESSED TO IGNORE ENTRY 860 TOO HIGH, TRY AGAIN! TOO HIGH, TRY AGAIN! 857 854 CORRECT! YOU'RE ABOVE AVERAGE BECAUSE IT TOOK YOU 08 TRIES!

CAN YOU GUESS MY NUMBER (0 FO 999)? INPUT A NUMBER & PRESS THE SPACE BAR. 500 TOO LOW, TRY AGAIN! 700 TOO HIGH, TRY AGAIN! 650 TOO HIGH, TRY AGAIN! 575 CORRECT! YOU'RE AN EXPERT BECAUSE IT TOOK YOU 04 TRIES!

CAN YOU GUESS MY NUMBER (0 TO 999)? INPUT A NUMBER & PRESS THE SPACE BAR. 900 TOO HIGH, TRY AGAIN! 800 TOO HIGH, TRY AGAIN!

CAN YOU GUESS MY NUMBER (0 TO 999)? INPUT A NUMBER & PRESS THE SPACE BAR. 500 TOD HIGH, TRY AGAIN! 400 TOD HIGH, TRY AGAIN! 300 TOD HIGH, TRY AGAIN! 200 TOD HIGH, TRY AGAIN!

 \mathcal{T}

| GUESS HI-LO GAM | TXM E FOR TM | IIRA 936227 990/1XX MIC | ** 09:22: Constant | 118/78 | PAGE 0001 | |
|--------------------|--------------------|------------------------------|--------------------|------------------------------|--|--------------------------------|
| 0001 | | * * * | * * * * | * * * | * * * | 4 ¥ |
| 0002 | | * THIS GUE | SSING GAME CAN B | E RUN ON A T | M 990/1XX M | ICRO- |
| 10003 | | * COMPUTER | WITH 432 (>1BO) | WORDS OF US | ER AVAILABLE | |
| 0004 | | * RAM MEMO | RY. IT IS WRITTE | N TO BE LOAD | ED AT M.A. I | OFE00 |
| 0005 | | * AND CAN | BE ASSEMBLED AT | THAT ADDRESS | USING THE L | _BLA |
| 0006 | | * OR BY LO | ADING THE OBJECT | (COLUMN 3) | AT THE MEMOR | RY |
| 0007 | | * ADDRESSE | S (COLUMN 2), TH | E OBJECT OF | THIS PROGRAM | MIS TO |
| 0003 | | * GUESS WE | ITCH NUMBER THE C | MPLITER HAS | GENERATED. (| SND TO |
| 00009 | | | WITHOUT RECOMING | A TURKEV S | OLICUINE EUR | FS APPLY: |
| 0010 | | × | MITHOUT DECOMING | CE VOLÉTO DE | OCCOWING NON | |
| 0010 | | | ADE VEV DOINCE VO | U TO MONITOE | | 3.1 |
| 0011 | | | POL L KEY ICNODE | C IC PONIICR | , , | |
| 0012 | | | RULTH NET IGNURE | O INIS ENIRY | | |
| 0013 | | | E KEY CONTINUES | GAME | | |
| 0014 | | * 6000 LUC | K. J. WALSH | | | |
| 0015 | | * * * | | * * * | * * * | * * |
| 0016 | | 101 | GUESS' | | | |
| 0018 | | * REGISTER | EQUATES | | | |
| 0019 | 0000 | RO EQU | 0 | TENS MULT | IPLIER | · |
| 0020 | 0001 | RI EQU | 1 | GUESS NO. | ACCUMULATOR | २ |
| 0021 | 0002 | R2 EQU | 2 | MULTIPLY | ANSWER | |
| 0022 | 0003 | R3 EQU | 3 | ENTERED D | IGIT | |
| 0023 | 0008 | RS EQU | 8 | CONTAINS | COMPUTER'S I | NUMBER |
| 0024 | 0009 | R9 EQU | 9 | NO. TRIES | 710 | |
| 0025 | 000A | R10 EQU | 10 | NO. TRIES | i | |
| 0026 | 0000 | R12 EQU | 12 | CRU ADDRE | SS (TMS 990 | 02) |
| 0027 | | * OBJECT CO | DE AT ABSOLUTE A | DDRESS BEGIN | NING WITH SP | FE00 |
| 0028 FE | 00 | AORO | FEOO | | 1 | |
| 0029 | | * * * * | * * * * * | * * * * | * */ * * | * * * |
| 0030 | | * PROCEDUR | RE AREA: EXECUTAB | LE CODE | / | |
| 0031 | | * * * * | * * * * | * * * * | * * * * | * * * |
| 0032 | | * INITIALIZ | E REGISTERS | | | |
| 0033 FE | 00 02E0 | START LWP1 | WSP | SET WORKS | PACE POINTER | २ 🖉 |
| FE | 02 FFA0 | | | | | |
| 0034 FE | 04 0200 | LI | R0,10 | RO = TENS | MULTIPLIER | |
| FE | 06 000A | | | | | |
| 0035 FE | 08 0409 | CLR | R9 | R9 = N0. | OF TRIES | |
| 0036 FE | 0A 04CA | CLR | R10 | R10 = N0. | OF TRIES | |
| 0037 FE | 00 0200 | LI | R12,>80 | TMS 9902 | CRU ADDR. | |
| FE | 0800 BO | | | | | |
| 0038 | | * OUTPUT OF | ENING MESSAGE | | | |
| 0039 FE | 10 2540 | YOP | QMESS1.14 | OPENING M | FREARE | |
| FF | 12 EEBO | 70-24 | | | f Bage Tani Tani (F. 1994) Bana | |
| 0040 | | * THIS BOUT | THE TS & NUMBER | GENERATOR TH | AT GENERATE | = |
| 0041 | | * Δ NUMBER | FROM O TO 999 BA | SED ON THE T | TME TO RESPI | OND TO THE |
| 0042 | | * A NORDER | FROM U TO 222 BH | юер ой не т 19 арт ат т | THE TWO GOAD | CEDIAI |
| 0042 | | * INTEDEACE | TUAT CIGNIEIEC | τμλή Απτατή | THE THO 2202 | CONTAC COSTUCA CO |
| 0040 | | * THE TERMI | NAL IN RECONNEE | TO THE OPENI | NG MESSAGE | BECEIPT O |
| 0045 | | | T MEANS A NUMBER | TO THE OFENI TO BETNIC OF | IEGGEN WHITH | E WATTING |
| 0040 | | * FOR TUTE | EIDOT NUMBED DO | TO DELING GO | HOLV INCREM | ENTER FROM |
| 0040 | | | TANGT NUMBERS NG | A TO CONTINUE | en e | الاست. E. I. (سه سبة E. I. (سه |
| 0040 55 | 14 0409 | NEWNO CLE | P3 | | ITATN COMPLET | ERKS NO |
| | 14 0460 14 1515 | | 21 | DIGIT PER | TETVENO TETVENO | ∎اس™ است ۲۹سط |
| 0047 FE | 10 IFIJ 10 1907 | | ECU02 | VEG · ECUC | CHARACTER | |
| 0000 FE | 10 1307 1A 0000 | | CUNUZ Do 000 | TEDT EUMU NA THOPS | MENTED TO O | 997 |
| - VVOI FE | IH VZGG | | NG)777 | INU. INUKE | INCIVIED IU 💯 | 77: |

| GUESS | - | TXM: | IRA 936 | 5227 H | ** 09:22:02 | 118/78 | 3 PAGE 0002 |
|---------|--------------|---------------|---|--------|--------------------------|-------------------|-------------------------|
| HI-LU (| JAME P | -UR IM | 990/18) | (MICH | RUCOMPUTERS | | |
| | FE1C | 03E7 | | | | | |
| 0052 | FE1E | 13FA | | JEQ | NEWNO | YES, | CLEAR TO 0, RESTART |
| 2053 | FE20 | 0588 | | INC | RS | NO ₇ 1 | NCREMENT NO. IN R8 |
| 0054 | FE22 | 10F9 | | JMP | INCNO | LOOP | RECHECK FOR DIGIT INPUT |
| 0055 | | | * AFTER | R FIR | ST DIGIT IS ENT | TERED, COM | PUTER'S NO. IS IN R8. |
| 0056 | | | * READ | IN GU | JESSES AND CONV | ERT THESE | TO HEXADECIMAL, SUM |
| 0057 | | | * FOR C | OMPAP | RISON TO COMPUT | TER'S NO. | IN RS. AS NEW NUMBER |
| 0058 | | | * IS RE | EAD, (| DLD VALUE IS MU | ILTIPLIED | BY 10 AND NEW VALUE |
| 0059 | | | * ADDEL |) TO F | RODUCT TO KEEP | CUMULATI | VE TOTAL OF DIGITS |
| 0060 | | | * ENTER | RED. | | | |
| 0061 | FE24 FE26 | 2F20 FF34 | ECH00 | XOP | @LFCR,12 | D0 L1 | (NE-FEED, CR |
| 0062 | FE28 | 0401 | ECH02 | CLR | R1 | CLEAF | R ACCUMMULATOR |
| 0063 | FE2A | 2EC3 | ECH01 | XOP | R3,11 | ECHO | CHAR., PLACE IT IN R3 |
| 0064 | FE2C | 0603 | | SWPB | R3 | PLACE | VALUE IN RIGHT BYTE |
| 0065 | | | * WAS S | SPACE | CR, ESCAPE OF | R CONTROL- | -H PRESSED? |
| 0066 | FE2E | 0283 | | CI | R3,>0020 | SPACE | E BAR PRESSED? |
| | FE30 | 0020 | | | | | |
| 0067 | FE32 | 1311 | | JEQ | COMPRE | YES, | COMPARE VALUES |
| 0068 | FE34 | 0283 | | CI | R3,>000D | CARRI | AGE RET. PRESSED? |
| | FE36 | 000D | | | | | |
| 0069 | FE38 | 13E3 | | JEQ | START | YES, | RESTART PROGRAM |
| 0070 | FE3A | 0283 | | CI | R3,>001B | ESCAF | PRESSED? |
| | FE3C | 001B | | | | | |
| 0071 | FE3E | 1309 | | JEQ | MONITR | YES, | RETURN TO MONITOR |
| 0072 | FE40 | 0283 | | CI | R3,>0008 | WAS (| ONTROL-H PRESSED? |
| | FE42 | 0008 | | | | | |
| 0073 | FE44 | 13EF | | JEQ | ECH00 | DO LF | CR, RESTART GUESS |
| 0074 | FE46 | 0243 | and the second se | ANDI | R3,>000F | NO, 9 | SAVE 0-9 DIGIT ONLY |
| | FE48 | 000F | | | | | |
| 0075 | FE4A | 3840 | | MPY | R0, R1 | PREV1 | OUS NO. X10 |
| 0076 | FE40 | A0C2 | | A | R2,R3 | NEW N | NO. + ABOVE PRODUCT |
| 0077 | FE4E | C043 | | MOV | R3,R1 | ANSWF | TO ACCUMMULATOR |
| 0079⁄ | FE50 | 10EC | | JMP | ECH01 | GET N | NEXT DIGIT |
| 0979 | FE52 | 0460 | MONITR | в | @>0080 | GO TO |) MONITOR |
| 20 | FE54 | 0080 | | | | | |
| 0080 | | | * COMPA | ARE NI | IMBERS INPUT TO | COMPUTER | R'S NUMBER |
| 0081 | FE56 | 058A | COMPRE | INC | R10 | INCRE | MENT NOS. GUESSED |
| 0082 | FE58 | 8201 | | C _ | R1,R8 | COMPA | RE TO COMPUTER'S NO. |
| 0083 | FE5A | 1102 | | JLT | LOW | NO. 1 | S LESS THAN COMPUTER'S |
| 0084 | FE5C | 1504 | | JGT | HIGH | NO. 1 | S MORE THAN COMPUTER'S |
| 0085 | FESE | 1306 | | JEU | EUUAL DE TES LIZEN TE | NU. I | S CURRECT VALUE |
| 0086 | | ~ ~ ^~ | * MESAL | JES FL | JR TUU HIGH, TU | JU LUW | OUL MEGGAGE |
| 0087 | FE60 FE62 | ZFA0 FF00 | LUW | XUP | eluwn,14 | 100-6 | LUW MESSAUE |
| 0088 | FE64 | 10E1 | | JMP | ECH02 | GET N | IEXT NUMBER |
| 0089 | FE66 FE68 | 2FA0 FF1A | HIGH | XOP | QHIGHM, 14 | T00-+ | IGH MESSAGE |
| 0090 | FE6A | 10DE | | JMP | ECH02 | GET N | IEXT NUMBER |

| GUESS | | TXMI | RA 936 | 227 ÷ | ** 09:22:02 | 118/78 PAGE 0003 |
|-------|---------|--------|-----------|--------|--------------------|------------------------------|
| HI-LU | OMME FO | JR IN | 7707 I KA | , HICF | COCOMPOTERS | |
| 0092 | | | * CORRE | CT NU | IMBER WAS GUESSED | |
| 0093 | | | * FIND | OUT H | IOW MANY TRIES WAS | USED AND OUTPUT MESSAGE |
| 0094 | FE6C 2 | 2FA0 | EQUAL | XOP | @CORECT,14 | CORRECT GUESS MESSAGE |
| | FE6E F | F38 | | | | |
| 0095 | FE70 0 |)28A | | CI | R10,7 | TRY COUNT GREATER THAN 7? |
| | FE72 0 | 0007 | | | | |
| 0096 | FE74 1 | 1503 | | JGT | \$+8 | YES, CHECK AGAIN |
| 0097 | FE76 2 | 2FA0 | | XOP | @SEVEN,14 | NO, DO 0-7 TRIES MESSAGE |
| | FE78 F | F4F | | | | |
| 0098 | FE7A 1 | 100E | | JMP | COUNT | GO GET COUNT |
| 0099 | FE7C (| 028A | | CI | R10,9 | TRY-COUNT GREATER THAN 9? |
| | FE7E (| 0009 | | | | |
| 0100 | FE80_1 | 1503 | | JGT | \$+8 | YES, CHECK AGAIN |
| 0101 | FE82 2 | 2FA0 | | XOP | @NINE,14 | NO, DO 8-9 TRIES MESSAGE |
| | FE84 F | F5A | | | | |
| 0102 | FE86 1 | 1008 | | JMP | COUNT | GO GET COUNT |
| 0103 | FE88 (|)28A | | CI | R10,13 | TRY-COUNTER GREATER THAN 13? |
| | FE8A C | DOOD | | | ~ | |
| 0104 | FESC 1 | 1503 | | JGT . | \$+8 | YES, OUTPUT TURKEY MESSAGE |
| 0105 | FE8E 2 | 2FA0 | | XOP | @THIRTN, 14 | NO, DO 10-13 TRIES MESSAGE |
| | FE90 F | F69 | | | | |
| 0106 | FE92 1 | 1002 | | JMP | COUNT | GO GET COUNT |
| 0107 | FE94 2 | 2FA0 | | XOP | @TURKEY,14 | OUTPUT >13 (TURKEY) MESSAGE |
| | FE96 F | F72 | | | | |
| 0108 | | | * IF CC | DRRECT | NUMBER FOUND, OU | TPUT NO. OF TRIES |
| 0109 | FE98 3 | 3E40 | COUNT | DIV | RO, R9 | DIVIDE TRY-NO. BY 10 |
| 0110 | FE9A (| 0269 | | ORI | R9,>0030 | OR IN >30 FOR ASCII NO. |
| | FE9C (| 0030 | | | | |
| 0111 | FE9E (| 026A | | ORI | R10,>0030 | OR IN >30 FOR ASCII NO. |
| | FEA0 (| 0030 | | | | |
| 0112 | FEA2 (| 0609 | | SWPB | R9 | REMAINDER IN LEFT BYTE |
| 0113 | FEA4 A | 4289 | | A | R9, R10 | 2-DIGIT DECIMAL IN R10 |
| 0114 | FEA6 (| C80A | | MOV | R10, CNUMBR | MOVE QTY TO MESSAGE |
| | FEA8 F | FF92 | •. | | | |
| 0115 | FEAA 2 | 2FA0 | | XOP | CNT, 14 | OUTPUT NO. OF TRIES |
| | FEAC F | F7D | | | | |
| 0116 | FEAE 1 | 10A8 - | | JMP | START | GO TO BEGINNING OF PROGRAM |

| GUESS HI-LO GAN | ME F | TXMI OR TM | IRA 99 | 93 0/1X | 62: X | 27 + MICF | ** ROC(| | 09:2 UTER | 22:02 RS | - | 118 | /78 | | PAG | E 00 | 004 | | |
|--------------------|--------------|---------------|-----------|------------|----------|--------------|--|----------|--------------|--------------|-----------|----------|----------|----------|-------------|-----------|-------------|---------------|---|
| 0118 0119 | | | * * | * EIAT | * A | * AREA | * }: I | * 0AT | * A ST | * * TATEM | * ENTS | * , T | * EXT | * STA | * ÷ TEME | * NTS, | * * ETC. | .1 | * |
| 0120 | | | ** | * | * | * | * | ¥ | * | * * | * | * | * | ÷+ - | * * | • * | * * | -4- | * |
| 0121 | - n | ~~~~ | * | MESS | AG | E3 | ~~~ | | ~ ~ | | | | | | | | | | |
| 0122 Ft | 180 180 | 0400 | ME | 551 | L | нн | 204 | 4010 | , 201 | AUA | | | | | | | | | |
| 0122 58 | | | | | т | EVT | 101 | NN - | vcui | QUEC | | | MDEE | > / ^ | τn | 000 | 1.7 | | |
| FILO FI | -97 585 | 40 | | | | | U.F | | 100 | 0020 | 0 111 | 14120 | 1.14-1.1 | · • • | 10 | 1111 | · : | | |
| FI | EB6 | 4E | | | | | | | | | | | | | | | | | |
| FI | EB7 | 20 | | | | | | | | | | | | • | | | | | |
| FI | EB8 | 59 | | | | | | | | | | | | | | | | | |
| FI | EB9 | 4F | | | | | | | | | | | | | | | | | |
| FI | EBA | 55 | | | | | | | | | | | | | | | | | |
| FI | EBB | 20 | | | | | | | | | | | | | | | | | |
| FI | EBC | 47 | | | | | | | | | | | | | | | | | |
| | -80 | 20 | | | | | | | | | | | | | | | | | |
| FI | EDE | 4J 53 | | | | | | | | | | | | | | | | | |
| FI | ECO | | | | | | | • | | | | | | | | | | | |
| FI | EC1 | 20 | | | | | | | | | | | | | | | | | |
| FI | EC2 | 4D | | | | | | | | | | | | | | | | | |
| FI | ЕCЗ | 59 | | | | | | | | | • | | | | | | | | |
| F | EC4 | 20 | | | | | | | | | | | | | | | | | |
| F | EC5 | 4E | | | | | | | | | | | | | | | | | |
| FE | EC6 | 55 | | | | | | | | | | | | | | | | | |
| FE | EC7 | 4D | | | | | | | | | | | | | | | | | |
| FE | 208 209 | 42 | | | | | | | | | | | | | | | | | |
| | EC 7 EC A | 40 52 | | | | | | | | | | | | | | | | | |
| FI | ECB | 20 | | | | | | | | | | | | | | | | | |
| F | ECC | 28 | | | | | | | | | | | | | | | | | |
| F | ECD | 30 | | | | | | | | | | | | | | | | | |
| FE | ECE | 20 | | | | | | | | | | | | | | | | | |
| FI | ECF | 54 | | | | | | | | | | | | | | | | | |
| F | EDO | 4F | | | | | | | | | | | | | | | | | |
| | =01 | 20 | | | | | | | | | | | | | | | | | |
| Ft | 202 200 | 37 20 | | | | | | | | | | | | | | | | | |
| FI | ED 5 ED 4 | 37 29 | | | | | | | | | | | | | | | | | |
| F | EDS | 29 | | | | | | | | | | | | | | | | | |
| F | ED6 | ЗF | | | | | | | | | | | | | | | | | |
| FE | ED7 | 20 | | | | | | | | | | | | | | | | | |
| 0124 FB | ED8 | OAOD | | | Di | ATA | >0f | ٩OD | | | | LI | NE F | EED | , CR | | | | |
| 0125 FE | EDA | 49 | | | TI | EXT | !!</td <td>1PU</td> <td>ГΑ</td> <td>NUMB</td> <td>ER &</td> <td>PRI</td> <td>ESS</td> <td>THE</td> <td>SPA</td> <td>CEE</td> <td>BAR.</td> <td></td> <td></td> | 1PU | ГΑ | NUMB | ER & | PRI | ESS | THE | SPA | CEE | BAR. | | |
| FE | EDB | 4E | | | | | | | | | | | | | | | | | |
| | 2UC | 50 | | | | | | | | | | | | | | | | | |
| | | 54 | | | | | | | | | | | | | | | | | |
| F | EDE | 20 | | | | | | | | | | | | | | | | | |
| F | EEO | 41 | | | | | | | | | | | | | | | | | |
| FE | EE 1 | 20 | | | | | | | | | | | • | | | | | | |
| F | EE2 | 4E | | | | • | | | | | | | | | | | | | |
| FE | EE3 | 55 | | | | | | | | | | | | | | | | | |
| FE | EE4 | 4D | | | | | | | | | | | | | | | | | |

J-15

| GUESS | | TXM | IRA 93 | 36227 | ** | 09:22 | 2:02 | 1 | 18/78 | I | PAGE | 0005 | 5 |
|-------|--------------|----------|----------|--------|-------|-------|-------|-------|------------|-------|------------|------|-----|
| HI-LO | GAME F | FOR TM | 990/1) | XX MIC | ROCOM | PUTER | 3 | | | | | | |
| | FEE5 | 42 | | | | | | | | | | | |
| | FEE6 | 45 | | | | | | | | | | | |
| | FEE7 | 52 | | | | | | | | | | | |
| | FEE8 | 20 | | | | | | | | | | | |
| | FEE9 | 26 | | | | | | | | | | | |
| | FEEA | 20 | | | | | | | | | | | |
| | FEEB | 50 | | | | | | | | | | | |
| | FEEC | 52 | | | | | | | | | | | |
| | FEED | 45 | | | | | | | | | | | |
| | FEEE | 53 | | | | | | | | | | | |
| | FEEF | 53 | | | | | | | | | | | |
| | FEF0 | 20 | | | | | | | | | | | |
| | FEF1 | 54 | | | | | | | | | | | |
| | FEF2 | 48 | | | | | | | | | | | |
| | FEF3 | 45 | | | | | | | | | | | |
| | FEF4 | 20 | | | | | | | | | | | |
| | FEF5 | 53 | | | | | | | | | | | |
| | FEF6 | 50 | | | | | | | | | | | |
| | FEF7 | 41 | | | | | | | | | | | |
| | FEF8 | 43 | | | | | | | | | | | |
| | FEF9 | 45 | | | | | | | | | | | |
| | FEFA | 20 | | | | | | | | | | | |
| | FEFB | 42 | | | | | | | | | | | |
| | FEFC | 41 | | | | | | | | | | | |
| | FEFD | 52 | | | | | | | | | | | |
| | FEFE | 2E | | | | | | | | | | | |
| | FEFF | 20 | 1.001.04 | - | | ~ | | | 5-C-1-15-1 | | ~ ~ | | |
| 0126 | FFOU | 2020 | LUWM | DATA | 2202 | .U. | - | A A T | DOOBL | E SPA | LE | | |
| 0127 | FF02 | ⊡4 4E | | IEXI | .100 | LUW, | IRY | AGAT | N!!! | | | | |
| | | 46 | | | | | | | | | | | |
| | FFV4 | 46 | | | | | | | | | | | |
| | FFUD FF04 | 20 | | | | | | | | | | | |
| | FF00 | 40 | | | | | | | | | | | |
| | FF0/ | | | | | | | | | | | | |
| | FF00 | 20 | | | | | | | | | | | |
| | FEOA | 20 | | | | | | | | | | | |
| | FEOR | 54 | | | | | | | | | | | |
| | FFOC | 52 | | | | | | | | | | | |
| | FFOD | 59 | | | | | | | | | | | |
| | FFOE | 20 | | | | | | | | | | | |
| | FFOF | 41 | | | | | | | | | | | |
| | FF10 | 47 | | | | | | | | | | | |
| | FF11 | 41 | | | | | | | | | | | |
| | FF12 | 49 | | | | | | | | | | | |
| | FF13 | 4E | | | | | | | | | | | |
| | FF14 | 21 | | | | | | | | | | | |
| | FF15 | 21 | | | | | | | | | | | |
| 0128 | FF16 | OAOD | | DATA | >0AC | D,0 | | | LINE | FEED. | CR, | END | MSG |
| | FF18 | 0000 | | | • • • | | | | | | | | |
| 0129 | FF1A | 2020 | HIGHM | DATA | >202 | 20 | | | TWO S | PACES | | | |
| 0130 | FF1C | 54 | | TEXT | TOC | HIGH. | , TRY | AGA | IN | | · · | | |
| | FF1D | 4F | | | | | | | | | | | |
| | FF1E | 4F | | | | | | | | | | | |

| GI H | UESS I-LO (| GAME F | TXM FOR TM | IRA 930 990/1X) | 5227 - K MIC | ** Rocomf | 09:22 PUTER | 2:02 3 | 118/79 | 3 F | PAGE | 0004 | 5 |
|---------|----------------|-------------|---------------|--------------------|-----------------|--------------|----------------|-----------|--------|-----------------------|------|------|-----|
| | | FF1F | 20 | | | | | | | | | | |
| | | FF20 | $A \oplus$ | | | | | | | | | | |
| ι | | FF21 | 49 | | | | | | | | | | |
| | | FF22 | 47 | | | | | | | | | | |
| | | FF23 | 48 | | | | | | | | | | |
| | | FF24 | 20 | | | | | | | | | | |
| | | FF25 | 20 | | | | | | | | | | |
| | | FF26 | 54 | | | | | | | | | | |
| | | FF27 | 52 | | | | | | | | | | |
| | | FF28 | 59 | | | | | | | | | | |
| | | FF29 | 20 | | | | | | | | | | |
| | | FF2A | 41 | | | | | | | | | | |
| | | FF2B | 47 | | | | | | | | | | |
| | | FF2C | 41 | | | | | | | | | | |
| | | FF2D | 49 | | | | | | | | | | |
| | | FF2E | 4E | | | | | | | | | | |
| | | FF2F | 21 | | | | | | | | | | |
| | 0131 | FF30 | OAOD | | DATA | >0A0E | 0,0 | | LINE | FEED, | CR, | END | MSG |
| | | FF32 | 0000 | | | | | | | | | | |
| | 0132 | FF34 | OAOD | LFCR | DATA | >0A0I | 3 | | LINE | FEED, | CR | | |
| | 0133 | FF36 | 00 | | BYTE | 0 | | | END C | F MESS | SAGE | | |
| | 0134 | FF38 | 0707 | CORECT | DATA | >0707 | 7,>070 | 57 | BELLS | 5 | | | |
| | | FF3A | 0707 | | | | | | | | | | |
| | 0135 | FF3C | 2020 | | DATA | >2020 | 5 | | SPACE | IS | | | |
| | 0136 | FF3E | 43 | | TEXT | 1CORF | RECT! | YOUTTRE | Ξ | | | | |
| | | FF3F | 4F | | | | | | | | | | |
| | | FF40 | 52 | | | | | | | | | | |
| | | FF41 | 52 | | | | | | | | | | |
| | | FF42 | 45 | | | | | | | | | | |
| | | FF43 | 43 | | | | | | | | | | |
| | | | 54 | | | | | | | | | | |
| | | FF40 | 21 | | | | | | | | | | |
| | | FF 46 | 20 | | | | | | | | | | |
| | | | 57 | | | | | | | | | | |
| | | FF 48 | 41- | | | | | | | | | | |
| | | FF42 | | | | | | | | | | | |
| | | FE4H | 2/ | | | | | | | | | | |
| | | | 45 | | | | | | | | | | |
| | | EEAD | 20 | | | | | | | | | | |
| | 0127 | FF40 | 20 | | BVTE | 0 | | | | E MECC | AGE | | |
| | 0138 | FF4E | 41 | SEVEN | TEYT | | YPERT | r / | 1 | · · · · · · · · · · · | | | |
| | 01.00 | FESO | 41 4F | OC YEIN | 1 6 | 603 G | -///// | | | | | | |
| | | FF51 | .20 | | | | | | | | | | |
| | | FE52 | 45 | | | | | | | | | | |
| | | FF53 | 58 | | | | | | | | | | |
| | | FF54 | 50 | | | | | | | | | | |
| | | FF55 | 45 | | | | | | | | | | |
| | | FF56 | 52 | | | | | | | | | | |
| | | FF57 | 54 | | | | | | | | | | |
| | | FF58 | 20 | | | | | | | | | | |
| | 0139 | FF59 | 00 | | BYTE | 0 | | | | | | | |
| | 0140 | FF5A | 41 | NINE | TEXT | ABOV | VE AVE | ERAGE 🧹 | | | | | |
| | | FF5B | 42 | | | | | | | | | | |

| I-LO | GAME | FOR | TM | 990/1X | (MIC | ROC | COMPUTER | S | | |
|------|--------------|----------------|-------------------------|--------|-------|-----|--|----|--------|-------|
| | EE50 | | 4F | | | | | | | |
| | FFST | , 1 • | 54 | | | | | | | |
| | FESE | | 15 | | | | | | | |
| | FESE | | 20 | | | | | | | |
| | FEAC | · / | 11 | | | | | | | |
| | FF60 | , . | +1 54 | | | | | | | |
| | FEA7 | | 15 | | | | | | | |
| | FEAG | | 70 52 | | | | | | | |
| | FE64 | · · | 11 | | | | | | | |
| | FEAS | ; / | 17 | | | | | | | |
| | FF66 | | 15 | | | | | | | |
| | FF67 | | 20 | | | | | | | |
| 0141 | FF68 | ; (| 00 | | BYTE | Ō | | | | |
| 0142 | 2 FF69 |) 2 | 41 | THIRTN | TEXT | 7 | VERAGE | | | |
| | FF6A | . 5 | 56 | | | • | | | | |
| | FF6E | , 4 | 15 | | | | | | | |
| | FF6C | . 5 | 52 | | | | | | | |
| | FF6D | 1 4 | 71 | | | | | | | |
| | FF6E | | 1 7 | | | | | | | |
| | FF6F | | 45 | | | | | | | |
| | FF70 | 2 | 20 | | | | | | | |
| 0143 | 3 FF71 | 0 | 00 | | BYTE | 0 | · | | | |
| 0144 | FF72 | <u> </u> | 71 | TURKEY | TEXT | · F | TURKEY | .* | | |
| | FF73 | : 2 | 20 | | | | | | | |
| | FF74 | . 5 | 54 | | | | | | | |
| | FF75 | ; 5 | 55 | | | | | | | |
| | FF76 | . 5 | 52 | | | | | | | |
| | FF77 | ' 4 | ŧΒ | | | | | | | |
| | FF78 | ; / | 15 | | | | | | | |
| | FF79 | | 59 | | | | | | | |
| | FF7A |) 2 | 20 | | | | | | | |
| | FF7E | 3 2 | 20 | | | | | | | |
| 0145 | 5 FF7C | : (| 00 | | BYTE | 0 | | | | |
| 0146 | > FF7E | 1 2 | 20 | ONT | TEXT | | BECAUSE | IT | TOOK | YOU < |
| | FF7E | . / | 12 | | | | | | | |
| | FF7F | l. | 45 | | | | | | | |
| | FF80 |) 1 | 13 | | | | | | | |
| | FF81 | | 71 | | | | | | | |
| | FF82 | | 55 | | | | | | | |
| | FF80 | | 53 | | | | | | | |
| | FF84 | | | | | | | | i i ni | |
| | - FF80 | ند ا | 20 | | | | 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 | | | |
| | rrac FF07 | , <u> </u> | +7 = 1 | | | | | | | |
| • | EFOC | | 24 20 | | | | | | | |
| | - rroc | · · | 20 7 A | | | | | | | |
| | | · · | .)- 1 9 m | | | | | | | |
| | E E C O E | 1 ⁴ | ** | | | | | | | |
| | FFOC | , « . , | + [" 9 T) | | | | | | | |
| | FFOL | , 4 , • | 10 20 | | | | | | | |
| | FFOL | | 20 50 | | | | | | | |
| | rrae Fron | | | | | | | | | |
| | EEQA | | * - | | | | | | | |
| | FF01 | | 20 | | | | | | | |
| | - i i 24 | | - · · · | | | | | | | |

GUESS TXMIRA 936227 ** 09:22:02 118/78 PAGE 0007 H.

| GUESS HI-LO G | TXM AME FOR TM | IIRA 93 990/1X | 6227 (X MIC | ** (ROCOMPL |)9:22:0 JTERS |)2 | 118/78 | P'A | GE 000 | 98 |
|--------------------------------|--|---------------------|----------------------|--------------------|------------------|------|--------|--------|--------|---------|
| 0147 0148 0149 | FF92 0000 FF94 20 FF95 54 FF96 52 FF97 49 FF98 45 | NUMBR | DATA BŸTE TEXT | 0 >20 MTRIES | s ! < | | PLACE | ASCII | NO. HE | RE |
| 0150 | FF99 53 FF9A 21 FF9B 07 FF9C 07 FF9D 07 FF9D 07 | | BYTE | 7,7,7, | 0 | | BELLS | (ASCII | 07) | |
| 0151 0152 | | WSP | EVEN END | | | | WORKS | PACE S | TART (| RO LOC) |
| 0000 EI | RRORS | | | | | | | | | |
| TXXREF | 937542 *A | 09: | 24:23 | 118 | 8/78 | PAGE | 0001 | | | |
| CNT | 0146 | 0115 | | | | | | | | |
| COMPRE | 0081 | 0067 | | | | | | | | |
| CORECT | 0134 | 0094 | | | | | | | | |
| COUNT | 0109 | 0098 | 0102 | 0106 | | | | | | |
| ECH00 | 0061 | 0073 | | | | | | | | |
| ECH01 | 0063 | 0078 | | | | | | | | |
| ECH02 | 0062 | 0050 | 0088 | 0090 | | | | | | |
| EQUAL | 0094 | 0085 | | | | | | | | |
| IGH | 0089 | 0084 | | | | | | | | |
| IGHM | 0129 | 0089 | | | | | | | | |
| INCNO | 0049 | 0054 | | | | | | | | |
| LFUR | 0132 | 0061 | | | | | | | | |
| LUW | 0087 | 0083 | | | | | | | | |
| | 0126 | 0087 | | | | | | | | |
| MONITO | 0122 | 0039 | | | | | | | | |
| MUNITE | 0079 | 0071 | | | | | | | | |
| NEWNU | 0048 | 0052 | | | | | | | | |
| NUMBO | 0140 | 0101 | | | | | | | | |
| RO | 0147 | 0024 | 0075 | 0109 | | | | | | |
| R1 | 0020 | 0062 | 0075 | 0109 | 0082 | | | | | |
| R10 | 0025 | 0036 | 0081 | 0095 | 0099 | 0103 | 0111 | 0113 | 0114 | |
| R12 | 0026 | 0037 | | | | | | | ~~~ | |
| R2 | 0021 | 0076 | | | | | | | | |
| R3 | 0022 | 0063 | 0064 | 0066 | 0068 | 0070 | 0072 | 0074 | 0076 | 0077 |
| RB | 0023 | 0048 | 0051 | 0053 | 0082 | | | | | |
| R9 | 0024 | 0035 | 0109 | 0110 | 0112 | 0113 | | | | |
| SEVEN | 0138 | 0097 | | | | | | | | |
| START | 0033 | 0069 | 0116 | | | | | | | |
| THIRTN | 0142 | 0105 | | | | | | | | |
| TURKEY | 0144 | 0107 | | | | | | | | |
| WSP | 0151 | 0033 | | | , | | | | | |

THERE ARE 0032 SYMBOLS

ALPHABETICAL INDEX

INTRODUCTION

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections References to Sections of the manual appear as "Section x" with the symbol x representing any numeric quantity.
- Appendixes References to Appendixes of the manual appear as Appendix y" with the symbol y representing any capital letter.
- Paragraphs References to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph is found.
- Tables References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number:

Тх-уу

• Figures – References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number:

Fx-yy

Addressing:

| Addressing. |
|---|
| Direct Register |
| Immediate |
| Indexed Symbolic 4535 F4-9 |
| Indirect Begister 4.5.3.2 E4-6 |
| Indirect Register |
| |
| Autoincrement 4.5.3.3, F4-7 |
| Not-Indexed Symbolic 4.5.3.4, F4-8 |
| PC Relative |
| Addressing Modes |
| Applications Section 6 |
| ASCII Code Appendix C |
| Assembler, Line-By-Line 77 F8-8 F7-4 |
| Asynchronous Serial Communication 49.73 |
| Asynchronous Serial Communication 4.3, 7.5 |
| |
| Backplane |
| Baud Rate |
| Binary Mathematics D.3 |
| Binary Number Appendix D |
| |
| Carry 4.3.3.4 |
| Central Processing Unit 53 E5-3 E5-1 E5-5 |
| |
| Clock, System |
| Commands, $IIBUG$ |
| Conversions, Number Appendix D |
| CRU Addressing 8.2, F8-1, F8-2, F8-3, F8-4, T8-1 |
| CRU Inspect/Change |
| |
| Direct Register Addressing 4.5.3.1, F4-5 |
| Documentation |
| Dump Memory 323 |
| |
| Faultament Demuland 22 |
| |
| Error Messages, <i>TIBUG</i> |
| Execute: |
| Program |
| Step Mode |
| Expansion Bufford |
| Expansion buriers, |
| Off-Board |
| Off-Board 5.8, F5-11, F5-12 |
| Expansion Burlers, Off-Board Features of TM 990/100M |
| Expansion Burlers, Off-Board Features of TM 990/100M Features of TM 990/100M |
| Expansion Burlers, Off-Board Features of TM 990/100M Formats, Instruction Features |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 |
| Expansion Burlers, Off-Board Features of TM 990/100M Formats, Instruction Glossary 1.4 |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 Glossary 1.4 |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 Glossary 1.4 Hardware Registers 4.3 |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 Glossary 1.4 Hardware Registers 4.3 Inspect/Change 3.2.9 |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 Glossary 1.4 Hardware Registers 4.3 Inspect/Change 3.2.9 Program Counter 4.3.1 |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 Glossary 1.4 Hardware Registers 4.3 Inspect/Change 3.2.9 Program Counter 4.3.1 Status Register 4.3.3, F4-2 |
| Expansion Burlers, Off-Board 5.8, F5-11, F5-12 Features of TM 990/100M 1.1 Formats, Instruction F4-4 Glossary 1.4 Hardware Registers 4.3 Inspect/Change 3.2.9 Program Counter 4.3.1 Status Register 4.3.3, F4-2 Workspace Pointer 4.3.2 |

| Hexadecimal: |
|---|
| Math |
| Number Appendix D |
| Hookup: |
| Power |
| Terminal 2.4.2, Appendix A, Appendix B |
| |
| I/O Decoder, Memory 5.5, F5-8 |
| Immediate Addressing |
| Indexed Symbolic |
| Addressing 4.5.3.5, F4-9 |
| Indirect Register |
| Addressing |
| Indirect Register Autoincrement |
| Addressing 4.5.3.3 F4-7 |
| Inspect/Change: |
| Hardware Begisters 329 |
| Memory 328 |
| Software Registers 32.12 |
| Installation |
| |
| |
| Instructions 4.5, 14-2, 14-4 |
| Interface: |
| Multidrop |
| RS-232-C: 5.10, 7.4, Appendix B |
| Teletypewriter 5.11, 7.4, Appendix A |
| Interrupts 8.3, 5.9, 5.10, F8-5, F8-6 |
| F5-13, F5-14 |
| Interval Timers 8.4, F8-7, F8-8 |
| |
| Jumpers |
| |
| Line-By-Line Assembler 7.7, F7-4, F8-8 |
| LOAD 5.4, F5-7 |
| Load Memory |
| Loading Programs |
| |
| Map, Memory |
| Memory: |
| Expansion 6.4, 7.2 |
| I/O Decoder |
| Inspect/Change |
| Load |
| Мар |
| Bandom Access 5.6. F1-1. F4-1. F5-9 |
| Bead Only 5.7 F1-1 F4-1 F5-10 |
| Search 3.2.5 |
| TIBLIG F3.1 |
| |
| llser 42 F4-1 |
| User |
| User 4.2, F4-1 Microterminal 7.8, F7-5 Monitor Calls 7/BUG 3.3 T3-3 |
| User 4.2, F4-1 Microterminal 7.8, F7-5 Monitor Calls, <i>TIBUG</i> 3.3, T3-3 Multidron Interface 5.12 |

| Not-Indexed Symbolic |
|--|
| Addressing 4.5.3.4, F4-8 |
| Numbering: |
| Binary Appendix D |
| Conversions Appendix D |
| Hexadecimal Appendix D |
| |
| Object Code Appendix C |
| |
| |
| OEM Chassis 7.9, F7-6, F7-7 |
| Off-Board: |
| Expansion Buffers 5.8, F5-11, F5-12 |
| RAM 6.4, 7.2 |
| RESET |
| RESTART |
| ROM |
| TMS 9901 65 |
| On Board: |
| Memory Expansion 7.2 |
| |
| RAM Expansion 7.2.2, F7-3 |
| ROM Expansion $\ldots \ldots \ldots$ |
| Op Code |
| Operation Section 2 |
| Options Section 7 |
| |
| Overflow |
| Overflow |
| Overflow 4.3.3.5 Parallel I/O 5.9.6.3 E5-13 E6-4 |
| Overflow |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Darts 4.3.3.6 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E Party 4.3.3.6 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.7 PC Relative Addressing 4.5.3.7 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.7 PC Relative Addressing 4.5.3.7 Pin Assignments: 5.9, 6.3, F5-13, F6-4 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.7 PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P1 TH-1 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List 4.3.3.7 Pin Assignments: 4.5.3.7 P1 TH-1 P2 FA-1, FB-1, TH-2 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List 4.3.3.7 Pic Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 71.1 P2 71.1 P3 5.12 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program Execute 3.24 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programming Section 4 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Programming Section 4 Paragramming 2.0 Paragramming 2.0 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 2.6, F8-7, F5-13, F6-4 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 0n-Board 7.2.2, F7-3 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: 71 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 0n-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 3.2.4 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 0n-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 Random Access Memory 5.6, F1-1 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 0n-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 Random Access Memory 5.6, F1-1 F4-1, F5-9 5.6, F1-1 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programming Section 4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 0n-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 Random Access Memory 5.6, F1-1 F4-1, F5-9 Read Only Memory |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: 0n-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 Random Access Memory 5.6, F1-1 F4-1, F5-9 Read Only Memory 5.7, F1-1, |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programming Section 4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: On-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 Random Access Memory 5.6, F1-1 F4-1, F5-9 Fead Only Memory 5.7, F1-1, F4-1, F5-10 |
| Overflow 4.3.3.5 Parallel I/O 5.9, 6.3, F5-13, F6-4 Parity 4.3.3.6 Parts List Appendix E PC Relative Addressing 4.5.3.7 Pin Assignments: P1 P1 TH-1 P2 FA-1, FB-1, TH-2 P3 5.12 P4 TH-3 Power Hookup 2.4.1, F2-1 Power Supplies 2.2 Program, Execute 3.2.4 Programming Section 4 Programs, Sample 2.6, F8-8, J-1, J-2 RAM Expansion: On-Board 7.2.2, F7-3 Off-Board 6.4, 7.2 Random Access Memory 5.6, F1-1 F4-1, F5-9 Read Only Memory 5.7, F1-1, F4-1, F5-10 Registers: Hardware 4.3 |

| Software | 4.4, F4-3 |
|------------------------------------|----------------------|
| Workspace | 4.4, F4-3 |
| Required Equipment | 2.2 |
| RESET | 5.4, 7.5, F5-7 |
| RESTART | 7.5 |
| ROM Expansion: | |
| On-Board | 7.2.1, F7-3 |
| Off-Board | 7.2 |
| RS-232-C Interface 5.10 |), 7.4, Appendix B |
| | |
| Sample Programs | 2.6, F4-17, J-1, J-2 |
| Schematics | Appendix F |
| Search Memory | 3.2.5 |
| SEL Lines | T5-1 |
| Serial I/O 5-10, | 5-11, 6.6, 7.3, 8.6 |
| F6-7, F5-14, F | 5-15, F8-13, F8-14 |
| Software Registers | 4.4, F4-3 |
| Software Registers, Inspect/Change | 3.2.12 |
| Source Listing | FG-2 |
| Specifications | 1.3 |
| Step Mode Execution | 3.2.10 |
| System Block Diagram | F5 -1 |
| Svstem Clock | 5.2, F5-2 |
| Teletypewriter Interface | 5.11, 7.4, |
| | Appendix A |
| Theory of Operation | Section 5 |
| TIBUG: | |
| Commands | 3.2. T3-1 |
| Error Messages | 3.4, T3-4 |
| Memory | F3-1 |
| Monitor | Section 3 |
| Monitor Calls | 3.3. T3-3 |
| Timers Interval | 8.4, F8-7, F8-8 |
| TMS 9901: | |
| Interrupts | 8.3, 8.4 |
| Off-Card Expansion | |
| On-Card Expansion | 6.2, F6-3 |
| CRU Programming of | 8.6 |
| TMS 9902 | 5.10, 5.11 |
| Interface | 5.11, F5-15 |
| Interrupts | 8.4 5.10 6.6 |
| | F5-15 F6-7 |
| Two's Complement | D.4 |
| Unpacking | 2.3 |
| User Memory | 4.2, F4-1 |
| Utilities | 3.3, T3-3 |
| | |
| Wire-Wrap Area | 5-12, F5-16, |
| | F6-1, F6-2, T6-1 |

INDEX (Concluded)

Wiring: RS-232-C Appendix B

| Teletypewriter | | • | | | • | Α | ppendix A |
|---------------------|--|---|--|--|---|---|-----------|
| Workspace Registers | | | | | | | 4.4, F4-3 |

TM 990/100M MICROCOMPUTER USER RESPONSE SHEET

It is our desire to provide our customers with the best documentation possible. After using this manual, please complete this sheet and mail it, postpaid, to us. Your comments will be given every consideration.

| 1. | Is the manual well organized? Yes No Comments: |
|-------|---|
| 2. | Is text clearly presented and adequately illustrated? Yes No |
| Com | ments: |
| 3. | What subject matter could be expanded or clarified? |
| 4. | Is the instruction set adequately covered? Yes No |
| Com | ments: |
| 5. | Do you wish more data that would clarify an instruction? Yes No |
| Com | ments: |
| 6. | Do you wish more data to clarify an application? Yes No |
| Com | ments: |
| 7. | Please explain the application intended for your board: |
| Scho | ol Course Home Evaluation OEM Application Other |
| If Of | M Application, please describe: |
| | |
| 8. | Other comments concerning the TM 990/100M and this manual: |
| | |
| | • |
| | |
| | |
| | |
| | |
| Nam | e: |
| Addı | ess State ZIP |
| Scho | ol (if applicable) Major Year |

REV. D



ATTENTION: MICROCOMPUTER PRODUCTS DEPARTMENT M/S 653, COMMERCE PARK

FOLD



Semiconductor Group Post Office Box 1443 Houston, Texas 77001

MP321 REV. D

Printed in U.S.A.