



ERRATA SHEET PACE DATA BOOK

The September 1975 issue of the PACE Data Book contains the following corrections:


Page 23	The PACE ILE/16 (IPC-168/513J) has been replaced by the PACE ILE/8 (IPC-16A/503J), and this latter part should be used in new designs.
Page 40	The ALE/8 (IPC-16A/508J) has been replaced by the ALE/16 (IPC-16A/518J), and this latter part should be used in new designs.
Pages 45,46	The "J" package in which the Blue/Green Chips are currently supplied is not a hermetic cavity DIP as described. Instead, the package consists of a ceramic substrate to which the chips are fixed. The attached chips are protected by a conformal epoxy coating that provides hermeticity comparable to an Epoxy B package.



INTRODUCTION

The PACE Data Book contains detailed user information and specifications about the entire PACE family of chips. Included are data related to the PACE CPU, the "Blue Chips" that directly support the microprocessor, the "Green Chips" that provide input/output interfaces to user peripherals and/or memory, and the "Gold Chips" that are specially designed memory devices intended for application in PACE-based systems. Detailed mechanical and packaging information is contained at the back of the PACE Data Book as Physical Dimensions.

In addition to a complete family of PACE chips, PACE APPLICATION CARDS, DEVELOPMENT SYSTEMS, and SOFTWARE DEVELOPMENT AIDS are available to support design and development efforts. Details about these products are given in the PACE Technical Description, available from your local National Semiconductor distributor or sales representative.



The following illustration interrelates the sundry PACE chips.

TABLE OF CONTENTS

IPC-16A/500D MOS/LSI single chip 16-bit microprocessor (PACE)	1
IPC-16A/501J PACE bidirectional transceiver element (PACE BTE/8)	12
IPC-16A/502J PACE system timing element (PACE STE)	18
IPC-16A/503J, IPC-16A/513J PACE interface latch elements (PACE ILE/8, PACE ILE/16)	23
IPC-16A/504N 1024-bit (256 x 4) fully decoded static RAM with on chip registers	28
IPC-16A/505 mask programmable 16,384-bit read only memory (ROM)	30
IPC-16A/506 electrically programmable 4096-bit read only memory (PROM)	33
IPC-16A/507 4096-bit static read only memory	38
IPC-16A/508J, IPC-16A/518J PACE address latch element (PACE ALE/8, PACE ALE/16)	40
Physical Dimensions	45



IPC-16A/500D MOS/LSI single chip 16-bit microprocessor (PACE) general description

PACE (Processing And Control Element) is a single-chip, 16-bit microprocessor packaged in a standard, hermetically sealed, 40-pin ceramic dual-in-line package.

Silicon gate. P-channel enhancement mode standard process technology ensures high performance, high reliability and high producibility.

PACE is intended for use in applications where the convenience and efficiency of 16-bit word length is desired while maintaining the low cost inherent in single chip, fixed instruction microprocessors. The basic economics in conjunction with the users' ability to programmatically specify 8 or 16-bit data operations provides the following applications advantages:

(continued on page 3)

features


- 16-bit instruction Addressing flexibility, word speed
- 8 or 16-bit data word
- Powerful instruction set
 - Efficient programming Common memory Powerful I/O and peripheral instructions addressing
- Shares instructions with National's IMP-16 basic set
- Allows software compatibility

Wide application

- Four general purpose accumulators
- 10-word stack
- Six vectored priority interrupt levels
- Programmer accessible status register
- $2\mu s$ microcycle
- Can utilize IPC-16A/505 1k-by-16 ROM
- Two clock inputs

applications

- Test system and instrument control
- **Process** controllers
- Machine tool control
- Terminal control
- Small business machines
- Traffic controllers
- . Word processing systems
- Peripheral device controllers
- . Educational systems
- Sophisticated games
- Distributed and multiprocessor systems .



Reduces memory data transfers Interrupt processing/ data storage Simplifies interrupt service and hardware May be preserved. tested, or modified Fast instruction execution Single memory package Minimum external components

Input or Output Voltages with Respect to +0.3V to -20V Most Positive Supply Voltage (V _{BB}) erating Temperature Range 0°C to +70°C	• •	Storage Temperature Range Lead Temperature (Soldering, 10 seconds)				
ectrical characteristics $(T_A = 0^{\circ}C \text{ to } +$	70°C, V _{SS} = +5V ±5%, V _G	_G = -12V	±5%, V _B	_B = V _{SS} +	3V)	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
OUTPUT SPECIFICATIONS						
D00-D15, F11-F14, ODS, IDS, NADS (These are open drain outputs which may be used to drive DS3608 sense amplifiers, or may be used with pull-down resistors to provide a voltage output.) Logic "1" Output Current (Except F11-F14) Logic "1" Output Current, F11-F14 (Note 7) Logic "0" Output Current	V_{OUT} = 2.4V V_{OUT} = 2.0V $V_{GG} \le V_{OUT} \le V_{SS}$		2.0 2.0	±10	mA mA μA	
NHALT, CONTIN (Low Power TTL Output.) Logic "1" Output Voltage Logic "0" Output Voltage	Ι _{ΟUT} =650μΑ Ι _{ΟUT} = 400μΑ		3.0 1.0		v v	
INPUT SPECIFICATIONS						
D00–D15, NIR2–NIR5, EXTEND, JC13–JC15, CONTIN, NINIT, NHALT (These are TTL compatible inputs.) (Note 2) Logic "1" Input Voltage Logic "0" Input Voltage Pullup Transistor "ON" Resistance (D00–D15) (Note 3) Pullup Transistor "ON" Resistance (Except D00–D15) Logic "0" Input Current (D00–D15) Logic "0" Input Current (Except D00–D15)	$V_{IN} = V_{SS} - 1V$ $V_{IN} = V_{SS} - 1V$ $V_{IN} = 0V$ $V_{IN} = 0V$	V _{SS} -1 V _{SS} -7	4 2 1.0 2.0	V _{SS} +0.3 V _{SS} -4	V V kΩ mA mA	
Input Capacitance BPS (This is a MOS Level Input.) (Note 4)	V _{IN} = V _{SS} , f _T = 500 kHz	V −1	10	V _{ss} +0.3	pF V	
Logic "1" Input Voltage Logic "0" Input Voltage Logic "1" Input Current	V _{IN} = V _{SS} - 1V	V _{SS} -1 V _{GG}	5	V _{SS} -7	ν μΑ	
CLK, NCLK (These are MOS Clock Inputs) Clock "1" Voltage (Note 5) Clock "0" Voltage Input Capacitance (Note 6)		V _{SS} -1 V _{GG}	80	V _{SS} +0.3 V _{GG} +1	V V pF	
Bias Supply Current	$V_{BB} = V_{SS} + 3.0V$		30		μΑ	
Average Power Dissipation	$t_{p} = 0.5 \mu s, T_{A} = 25^{\circ} C$		700		mW	
TIMING SPECIFICATIONS (See Figures 7 to 10 for additional til	ming information.)		neres " 11 1 1 Mile Branderseine"			
CLK, NCLK (See <i>Figure 1</i>) (Referenced to 10% and 90% Amplitude) Rise and Fall Time (t_r, t_f) Clock Width $(t_W CLK, t_W NCLK)$ Clock Overlap $(t_{OV A}, t_{OV B})$ Clock Period (t_p)		10 240	25 0,5		ns ns ns µs	
EXTEND Individual Extend Duration (t _{EX})			0.0	2.0	μs	
Propagation Delay F11–F14 (Note 8) NHALT, CONTIN (Note 9) NADS, IDS, ODS, D00–D15 (Note 8)	V _{OUT} = 2.4V C _L = 20 pF V _{OUT} = 2.4V		100 100 60		ns ns ns	
D00–D15 Input Setup Time (Note 10)			75		ns	
NINIT Initialization Pulse Width NIR2—NIR5 Input Pulse Width to Set Latch		8			clock cycles	

Note 2: Pullup transistor provided on chip. (See Figure 6.)

Note 3: Pullup transistors on JC13, JC14, JC15 are turned on one out of 8 clock intervals. Pullup transistors on D00–D15 are turned on during last clock period of Input Data Strobe (IDS). Other pullup transistors are on continuously when in data input mode.

Note 4: Pulldown transistor provided on chip.

Note 5: Clamp diodes and series damping resistors may be required to prevent clock overshoot.

Note 6: Capacitance is not constant and varies with clock voltage and internal state of processor.

Note 7: For V_{SS} \geq V_{OUT} \geq 2.0V output current is a linear function of V_OUT.

Note 8: Delays measured from valid logic level on clock edge initiating change to valid current output level.

Note 9: Delay measured from valid logic level on clock edge initiating change to valid voltage output level.

Note 10: With respect to end of Input Data Strobe (IDS). See Figure 7.

general description (con't)

PACE is particularly efficient when handling both 8 and 16-bit interfaces within the same microprocessor based system. Requirements for external hardware are minimized without sacrificing coding efficiency.

PACE is extremely cost effective in applications dominated by 8-bit data element interfaces. Coding and address generation efficiencies, as well as operating speeds for double precision operations found only in 16-bit microprocessors are extended to the 8-bit system.

The principal resources featured in PACE to minimize system program and read/write storage while increasing throughput include:

FOUR 16-BIT GENERAL PURPOSE WORKING REGIS-TERS available to the user reduce the number of memory load and store operations associated with saving temporary and intermediate results in system memory. This results in increased throughput with reduced program and data storage requirements.

AN INDEPENDENT 16-BIT STATUS AND CONTROL FLAG REGISTER automatically and continuously preserves system status. The user may operate on its contents as data, allowing masking, testing and modification of several bit fields simultaneously.

A TEN WORD (16-BIT) LAST-IN, FIRST-OUT (LIFO) STACK automatically preserves return addresses during interrupt servicing and sub-routine execution. The presence of a stack inherently decreases response time to interrupts while eliminating both program and read/ write system storage overhead associated with storing stack information outside the microprocessor chip. In some applications the 10-word stack plus on-chip registers can totally eliminate the need for off-chip read/write memory.

STACK FULL/STACK EMPTY interrupts are provided to facilitate off-chip stack storage in those applications where additional stack capacity is desirable.

A SIX LEVEL, VECTORED PRIORITY INTERRUPT SYSTEM internal to the chip provides automatic interrupt identification, eliminating both program storage overhead and the time normally required to poll peripherals in order to identify the interrupting device. When more than six interrupts are involved, more than one peripheral may be placed on a priority-level by means of a simple open collector connection to the appropriate priority interrupt request line.

FOUR SENSE INPUTS AND FOUR CONTROL FLAG OUTPUTS allow the user to respond directly to specific combinations of status present in the microprocessor based system. This ability to respond directly to system status requires no external hardware and allows appropriate control signal outputs to be generated programmatically, eliminating costly hardware, program overhead and throughput associated with implementing these functions over the system data bus. Other PACE features which minimize the cost of external support hardware include easily generated clock inputs and I/O cycle extend capability.

The PACE single chip 16-bit microprocessor permits the implementation of a complete microprocessor system with 16,384 bits of read-only program storage and TTL data bus interface in fewer than a dozen standard support packages, as shown in the diagram on the first page.




FIGURE 1. Clock Timing

FUNCTIONAL DESCRIPTION

The PACE microprocessor, shown in *Figure 2*, provides 16-bit parallel data processing capability. This word length provides considerable convenience for addressing memory and peripheral devices and provides sufficient accuracy that many applications will not require the use of double precision arithmetic. It also provides increased speed by processing twice as many bits per cycle and reducing time consuming memory accesses. However, for those applications not requiring high accuracy, or for character processing, PACE provides the ability to operate on 8-bit data, while still providing 16-bit instructions and addressing capability.

Data Storage

Seven data registers are provided, four of which are directly available to the programmer (as accumulators AC0 to AC3) for data storage and address formation. AC0 is the principal working register, AC1 is the secondary working register, and AC2 and AC3 are page pointers or auxiliary data registers. The other three registers serve as a program counter and two temporary registers are used by the control section to effect the PACE instruction set.

Additional data storage is provided for up to ten words by a last-in, first-out or push-pull stack. The stack is used primarily for storing the contents of the program counter during subroutine execution and interrupt servicing. The stack may also be used for storing status information or data; in some applications, such as device controllers, the stack plus four accumulators may provide enough storage to eliminate the need for external readwrite memory. For applications where the 10-word capacity of the stack is insufficient, external read-write memory may be used as a stack extension. This is facilitated by the provision of stack full and stack empty interrupts, allowing implementation of a simple stack service routine.




FIGURE 2. PACE Detailed Block Diagram

ALU

The arithmetic and logic unit (ALU) provides the data manipulation capability which is an essential feature of any microprocessor. The operations provided by the ALU include AND, OR, XOR, complement, shift left, shift right, mask byte and sign extend. Both binary and (4-digit per word) binary-coded-decimal (BCD) addition capability are provided, thus eliminating the program storage and execution time required to perform BCD to binary conversion.

A unique feature of the PACE ALU is the ability to operate on either 8 or 16-bit data, as specified by the programmer through the use of a status flag. This feature allows character oriented and other 8-bit applications to be implemented and executed using an 8-bit peripheral data bus and read-write memory, while address formation and instruction storage are implemented in the more effective 16-bit data length.

Status

All status and control bits for PACE are provided in a single status flag register, whose contents may be loaded from or to any accumulator or the stack. This allows convenient testing, masking and storage of status. In addition, a number of status bits may be tested directly by the conditional branch instruction, and any bit may be individually set or reset. The function of each bit in the status flag register is listed in Table I and described briefly below. The carry flag is set to the state of the carry output resulting from binary and BCD arithmetic instructions, and serves as a carry input for some of these instructions. The overflow flag is set true if an arithmetic overflow results from a binary arithmetic instruction.

TABLE I	. Status	Flag	Register	Bit	Functions
---------	----------	------	----------	-----	-----------

Register Bit	Flag Name	Function
0	"1"	Not used—always logic 1
1	IE1	Interrupt Enable Level 1
2	IE2	Interrupt Enable Level 2
3	IE3	Interrupt Enable Level 3
4	IE4	Interrupt Enable Level 4
5	IE5	Interrupt Enable Level 5
6	OVF	Overflow
7	CRY	Carry
8	LINK	Link
9	IEN	Master Interrupt Enable
10	BYTE	8-bit data length
11	F11	Flag 11
12	F12	Flag 12
13	F13	Flag 13
14	F14	Flag 14
15	"1"	Always logic 1, addressed for Interrupt 0 exit

The link flag serves as a 1-bit extension for certain shift and rotate instructions. The byte flag is used to specify an 8-bit data length for data processing instructions, while arithmetic operations for address formation remain at the 16-bit data length. In the 8-bit data mode, modifications of the carry, overflow and link flag are based on the eight least significant data bits only.

Four flags (bits 11-14) are provided which may be assigned functions by the programmer. These flags drive output pins and may be used to directly control system functions or as software status flags. Bits 0 and 15 of the status register have not been implemented in hardware and always appear as a logic 1. The interrupt enable flags are explained below.

Control

The operation of the PACE microprocessor consists of repeatedly accessing or fetching instructions from the external program store and executing the operations specified by these instructions. These two steps are carried out under the control of a microprogram (the microprocessor is not designed for user microprogramming). The microprogram is similar to a state table specifying the series of states of system control signals necessary to carry out each instruction. Microprogram storage is provided by a programmable logic array, and microprogram routines are implemented to fetch and execute instructions. The fetch routine causes an instruction address to be transferred from the program counter register to the I/O bus and initiates an input data operation. When the instruction is provided on the data bus, the fetch routine causes it to be loaded into the instruction register. The instruction operation code is transformed into the address of the appropriate

instruction-execution routine by the address generation logic. As the last step of the fetch routine, this address is loaded into the microprogram address register, causing a branch to the appropriate instruction execution routine. The execution routine consists of one or more microinstructions to implement the functions required by the instruction. For example, the routine for a register ADD instruction would access the two accumulators to be added over the operand bus, cause the ALU to perform an ADD operation, load the carry and overflow flags from the ALU and store the result in the specified accumulator. The control logic interprets the microinstructions to carry out these operations. The final step of the execution routine is a jump back to the fetch routine to access the next instruction. Each microcycle requires 2μ s and 4 or 5 microcycles are typically required to fetch and execute a machine instruction. Other routines implemented by the microprogram include interrupt servicing and system initialization. The microprogram controls the operation of a conditional jump multiplexer which is used to specify 16 conditions for the conditional branch instruction. The conditions which may be tested are indicated in Table II and include four signal inputs to the chip, which may be used to test external system conditions.

TABLE	п.	Branch	Conditions

Number	Mnemonic	Condition
0	STFL	Stack full
1	REQ0	(AC0) equal to zero ⁽¹⁾
2	PSIGN	(ACO) has positive sign ⁽²⁾
3	BITO	Bit 0 of AC0 true
4	BIT 1	Bit 1 of AC0 true
5	NREQ0	(AC0) is non-zero ⁽¹⁾
6	BIT 2	Bit 2 of AC0 is true
7	CONTIN	CONTIN (continue) input is true
8	LINK	LINK is true
9	IEN	IEN is true
10	CARRY	CARRY is true
11	NSIGN	(ACO) has negative sign ⁽²⁾
12	OVF	OVF is true
13	JC13	JC13 input is true
14	JC14	JC14 input is true
15	JC15	JC15 input is true

Note 1: If the selected data length is 8 bits, only bits 0-7 of AC0 are tested.

Note 2: Bit 7 is the sign bit (instead of bit 15) if the selected data length is 8 bits.

The control circuitry may be initialized at any time by use of the NINIT input signal. This will cause the stack addressing circuitry, all flags and the program counter to be set to zero, and the strobes to go false and level zero interrupt enable to go true. This signal should always be used to initialize the processor after applying power. The first instruction after initialization is accessed from location zero.

Interrupts

The PACE microprocessor provides a six level, vectored, priority interrupt structure. This allows automatic identification of an interrupting device's level and allows all devices on an interrupt level to be enabled or disabled as a group, independent of other interrupt levels. An individual interrupt enable is provided in the status register for each level, as shown in *Figure 3*, and a master




FIGURE 3. Interrupt System

interrupt enable (IEN) is provided for all 5 lower priority levels as a group. Negative true interrupt request inputs are provided to allow several interrupts to be "wire-ORed" on each input. When an interrupt request occurs, it will set the interrupt request latch if the corresponding interrupt enable is true. The latch will be set by any pulse exceeding one clock period in duration, which is useful for capturing narrow timing or control pulses. If the master interrupt enable (IEN) is true, then an interrupt will be generated. During the interrupt sequence an address is provided by the output of the priority encoder and is used to access the pointer for the highest-priority interrupt request (IR0 is highest priority, IR5 is lowest priority). The pointers are stored in locations 2-7 (see Table III) for interrupt requests 1-5 and 0, respectively. The pointer specifies the starting address of the interrupt service routine for that particular interrupt level. Before executing the interrupt service routine, the program counter is pushed on the stack and IEN is set false. The interrupt service routine may set IEN true after turning off the interrupt enable for the level currently being serviced (or resetting the interrupt request). (The interrupt enables may be set and reset using the SFLG and PFLG instructions.)

The non-maskable level zero interrupt (IRO) is an exception to this interrupt procedure. It has a program counter storage location pointer (the program counter is not stored on the stack for this particular interrupt in order to preserve the processor state) which is followed by the level zero interrupt service routine. The IRO interrupt enable is cleared when a level zero interrupt

TABL	E III.	Interrupt	Pointer	Table
------	--------	-----------	---------	-------

8	Int O Program
7	Int 0 PC Pointer
6	Int 5 Pointer
5	Int 4 Pointer
4	Int 3 Pointer
3	Int 2 Pointer
2	Int 1 Pointer
1	Not Assigned
Loc 0	Initialization Inst

occurs (IEN is unaffected) and may be set true by addressing (non-existent) status flag 15. This allows execution of one more instruction (typically JMP@) to return from the IRO interrupt routine before another interrupt will be acknowledged. This interrupt level is typically used by the control panel, which then can always interrupt the application program and does not affect system status. The control panel service routine interprets and executes the functions specified by control panel switches and displays selected data on the panel lights. Level zero interrupts are generated by driving the NHALT signal line low.

Data Input and Output

All data transfers between PACE and external memories or peripheral devices take place over the 16 data lines (D00-D15) and are synchronized by the 4 control signals (NADS, IDS, ODS, and EXTEND). Data transfers occur during each instruction access and during the data accesses required by memory reference instructions. This class of instructions could perhaps more properly be called the "I/O reference class" in the case of the PACE microprocessor, since all data transfers, whether with memory or peripheral devices or a central processor data bus, occur through the execution of these instructions. This unified bus architecture is in contrast with many other microprocessors and minicomputers that have one instruction type (I/O class) for communication with peripheral devices and another instruction type (memory reference class) for communication with memories. The advantage of the approach used by PACE is that a wider variety of instructions (the entire memory reference class) is available for communication with peripherals. Thus, the DSZ (decrement and skip if zero) instruction can be used to decrement a peripheral device register, or the SKAZ (skip if AND is zero) instruction can be used to test the contents of a peripheral device status register. The LD (load) and ST (store) instructions are used for simple data transfers.

All I/O transactions consist of an address output interval followed by a data transfer interval. The address specifies a memory location or peripheral device. The allocation is entirely up to the user (within the requirements for interrupt pointers). A straightforward allocation would be to assign all addresses from 0000₁₆ to 7FFF₁₆ as memory addresses and all addresses from 800016 to FFFF₁₆ as peripheral device addresses. In this case, the most significant address bit specifies whether the transaction is with memory or a peripheral device. A variety of easily decoded address allocation schemes may be used, depending on the amount of ROM, RAM, peripheral devices and the particular application. Both address and data words are transmitted or received as 16-bit parallel data over the data lines (D00-D15). If 8-bit data is being transferred, the unused bits can be treated as "don't care" bits by the hardware and the 8-bit data length selected by the software.

Data transfer operations are synchronized by the NADS (Address Data Strobe), IDS (Input Data Strobe), ODS (Output Data Strobe) and EXTEND signals as shown in *Figure 4.* Address data is provided on the 16 data lines. An NADS is provided in the center of the address data and may be used to strobe the address into an address latch. A number of memory products provide address




FIGURE 4. PACE I/O Timing

latches on the chip, which avoids the need for implementing this function externally. The input data strobe and output data strobe indicate the type of data transfer and may be used to enable TRI-STATE[®] I/O buffers and gate data into registers or memories as required by the system design. The EXTEND input allows the I/O cycle time to be extended by multiples of the clock cycle to adapt to a variety of memory and peripheral devices.

INSTRUCTIONS

The PACE microprocessor provides a general-purpose mix of 45 instruction types. The memory reference instructions utilize a flexible memory addressing scheme providing three floating memory pages and one fixed page of 256 words each. The register instructions provide convenient data manipulation without requiring a memory access. The data transfer instructions provide a means of moving data among the functional blocks of the microprocessor system.

Addressing Modes

Instructions which use both direct and indirect memory addressing are included in the PACE instruction set. Three modes of direct memory addressing are available: base page, program counter relative, and index register relative. The mode of addressing is specified by the XR field of the instruction as illustrated in *Figure 5*.




FIGURE 5. Memory Reference Instruction Format

When the XR field is 00, base page (page zero) addressing is used. Two different types of base page addressing are available and may be selected by the base-page-select (BPS) signal input. If BPS = 0, the 16-bit memory address is formed by setting bits 8 through 15 to zero, and using the 8-bit displacement (disp) for bits 0 through 7; this permits addressing of the first 256 words of memory (locations 0–255). If BPS = 1, the 16-bit memory address is formed by setting bits 8 through 15 equal to bit 7 of disp and using disp for bits 0 through 7; this permits addressing the first 128 words (0 through 7F₁₆) and the last 128 words (FF80₁₆ through FFFF₁₆) of memory. The latter technique is useful for splitting the base page between read-write and read-only memories or between memory and peripheral devices, so the convenience of base page addressing is available for accessing data or peripherals.

Addressing relative to the program counter (PC) is specified when the XR field is 01. With this mode, the memory address is formed by adding the contents of the program counter to the value of the displacement field interpreted as a signed two's complement number (that is, the 8-bit disp field is interpreted as a 16-bit value with bits 8 through 15 set equal to bit 7; this allows representation of numbers from -128 through +127). When the address is formed, the program counter has already been incremented and contains a value one greater than the location of the current instruction; thus, memory addresses that may be referenced as 127 locations below through 128 above the address of the current instruction.

With the index register relative mode of addressing, any memory location within the 65,536 word address space may be referenced. The disp field is interpreted as a signed value ranging from -128 through 127 as with PC relative addressing. The memory address is formed by adding disp to the contents of either accumulator AC2 (when XR = 10) or accumulator AC3 (when XR = 11).

This type of addressing is very desirable for microprocessor applications which require address computation at execution time, since the use of read-only-memory for program storage prevents address modification within the program storage memory. A summary of the direct addressing modes is presented in Table IV.

TABLE IV. Summary of Addressing Modes

XR Field	Addressing Mode	Effective Address
00	Base Page	EA = disp
01	Program Counter Relative	EA = disp + (PC)
10	AC2 Relative (indexed)	EA = disp + (AC2)
11	AC3 Relative (indexed)	EA = disp + (AC3)

Note 1: For base page addressing, disp is positive and in the range of 000 to 255 if BPS = 0, and is a signed number in the range of -128 to +127 if BPS = 1.

Note 2: For relative addressing, disp has a range of -128 to +127.

Indirect addressing consists of first establishing an address in the same fashion as with direct addressing [by either the base page, relative to PC, or indexed (relative to AC2 or AC3) mode]. The 16-bit contents of the memory location at this address is then used as the address of the operand, allowing any memory location to be addressed.

As noted previously, the memory addressing modes are also used for peripheral I/O operations. The address space must be divided between read-write memory, readonly memory and I/O devices.

Instruction Summary

The instruction set is divided into eight instruction classes as listed in Table V. The branch instructions provide the means to transfer control anywhere in the 16-bit addressing space. Conditional branches are effected using the BOC instruction, which allows testing any one of 16 conditions, including status flags, the contents of ACO, and user inputs to the chip. Additional testing capability is provided by the skip instructions, which provide memory or peripheral to register comparisons

	TABLE V. PACE Instruction Summary							
	Mnemonic	Meaning	Operation	Assemb	ler Format	Instruction Format		
1.	1. Branch Instructions							
	BOC JMP@ JSR JSR@ RTS RTI	Branch On Condition Jump Jump Indirect Jump To Subroutine Jump To Subroutine Indirect Return from Subroutine Return from Interrupt	$\begin{array}{l} (PC) \leftarrow (PC) + disp \mbox{ if cc true} \\ (PC) \leftarrow EA \\ (PC) \leftarrow (EA) \\ (STK) \leftarrow (PC), (PC) \leftarrow EA \\ (STK) \leftarrow (PC), (PC) \leftarrow (EA) \\ (PC) \leftarrow (STK) + disp \\ (PC) \leftarrow (STK) + disp, IEN = 1 \end{array}$	BOC JMP JMP JSR JSR RTS RTI	cc,disp disp (xr) @disp (xr) disp (xr) @disp (xr) disp disp	0 1 0 cc disp 0 0 1 1 0 xr disp 1 0 0 1 1 0 xr disp 1 0 0 1 0 1 1 1 1 0 0 0 0 0 disp 0 1 1 1 1 1 1 1		
2.	Skip Instruct	ions						
	SKNE SKG SKAZ ISZ DSZ AISZ	Skip if Not Equal Skip if Greater Skip if And is Zero Increment and Skip if Zero Decrement and Skip if Zero Add Immediate, Skip if Zero	$ \begin{array}{l} \text{If } (\text{ACr}) \neq (\text{EA}), (\text{PC}) \leftarrow (\text{PC}) + 1 \\ \text{If } (\text{AC0}) > (\text{EA}), (\text{PC}) \leftarrow (\text{PC}) + 1 \\ \text{If } [(\text{AC0}) \land (\text{EA})] = 0, (\text{PC}) \leftarrow (\text{PC}) + 1 \\ (\text{EA}) \leftarrow (\text{EA}) + 1, \text{ if } (\text{EA}) = 0, (\text{PC}) \leftarrow (\text{PC}) + 1 \\ (\text{EA}) \leftarrow (\text{EA}) - 1, \text{ if } (\text{EA}) = 0, (\text{PC}) \leftarrow (\text{PC}) + 1 \\ (\text{ACr}) \leftarrow (\text{ACr}) + \text{disp, if } (\text{ACr}) = 0, (\text{PC}) \leftarrow (\text{PC}) + 1 \end{array} $	SKNE SKG SKAZ ISZ DSZ AISZ	r,disp (xr) O,disp (xr) O,disp (xr) disp (xr) disp (xr) r,disp	1 1 1 r xr disp 1 0 1 1 1 1 0 1 1 0 1 0 0 1 1 1 0 1 1 0 1 1 1 0 1 1 1		
3.	Memory Data	a Transfer Instructions						
	LD LD@ ST ST@ LSEX	Load Load Indirect Store Store Indirect Load With Sign Extended	$\begin{array}{ll} (ACr) \leftarrow (EA) \\ (AC0) \leftarrow ((EA)) \\ (EA) \leftarrow (ACr) \\ ((EA)) \leftarrow (AC0) \\ (AC0) \leftarrow (EA) \ \text{bit 7 extended} \end{array}$	LD LD ST ST LSEX	r,disp (xr) O,@disp (xr) r,disp (xr) O,@disp (xr) O,disp (xr)	1 1 0 r xr disp 1 0 1 0 0 1 1 1 r 1 0 1 1 1 0 1 1 1 0 1 1		
4.	Memory Data	Operate Instructions						
	AND OR ADD SUBB DECA	And Or Add Subtract with Borrow Decimal Add	$\begin{array}{l} (AC0) \leftarrow (AC0) \land (EA) \\ (AC0) \leftarrow (AC0) \lor (EA) \\ (ACr) \leftarrow (ACr) + (EA), OV, CY \\ (AC0) \leftarrow (AC0) + \sim (EA) + (CY), OV, CY \\ (AC0) \leftarrow (AC0) +_{10} (EA) +_{10} (CY), OV, CY \end{array}$	AND OR ADD SUBB DECA	0,disp (xr) 0,disp (xr) r,disp (xr) 0,disp (xr) 0,disp (xr)	1 0 1 0 1 0 xr disp 1 0 1 0 0 1 1 0 1 0 0 1 0 0 0 0 1 0 0 0		
5.	Register Data	a Transfer Instructions						
	LI RCPY RXCH XCHRS CFR CRF PUSH PUSH PULL PUSHF PULLF	Load Immediate Register Copy Register Exchange Exchange Register and Stack Copy Flags Into Register Copy Register Into Flags Push Register Onto Stack Pull Stack Into Register Push Flags Onto Stack Pull Stack Into Flags	$\begin{array}{ll} (ACr) \leftarrow disp \\ (ACdr) \leftarrow (ACsr) \\ (ACdr) \leftarrow (ACsr), (ACsr) \leftarrow (ACdr) \\ (STK) \leftarrow (ACr), (ACr) \leftarrow (STK) \\ (ACr) \leftarrow (FR) \\ (FR) \leftarrow (ACr) \\ (STK) \leftarrow (ACr) \\ (ACr) \leftarrow (STK) \\ (STK) \leftarrow (FR) \\ (FR) \leftarrow (STK) \\ (FR) \leftarrow (FR) \\ (FR) \leftarrow (STK) \end{array}$	LI RCPY RXCH XCHRS CFR CRF PUSH PULL PUSHF PULLF	r,disp sr,dr sr,dr r r r r	0 1 0 1 1 1 disp 0 1 0 1 1 1 dr sr not used 0 1 1 1 1 r not used 0 0 1 1 1 r not used 0 0 0 1 1 r not used 0 0 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 not used		
6.	Register Data	a Operate Instructions						
	RADD RADC RAND RXOR CAI	Register Add Register Add With Carry Register And Register Exclusive OR Complement and Add Immediate	$\begin{array}{l} (ACdr) \leftarrow (ACdr) + (ACsr), OV, CY \\ (ACdr) \leftarrow (ACdr) + (ACsr) + (CY), OV, CY \\ (ACdr) \leftarrow (ACdr) \wedge (ACsr) \\ (ACdr) \leftarrow (ACdr) \wedge (ACsr) \\ (ACr) \leftarrow \sim (ACr) + disp \end{array}$	RADD RADC RAND RXOR CAI	sr,dr sr,dr sr,dr sr,dr r,disp	0 1 1 0 dr sr not used 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 r disp		
7.	Shift And Ro	otate Instructions						
	SHL SHR ROL ROR	Shift Left Shift Right Rotate Left Rotate Right	$(ACr) \leftarrow (ACr)$ shifted left n places, w/wo link $(ACr) \leftarrow (ACr)$ shifted right n places, w/wo link $(ACr) \leftarrow (ACr)$ rotated left n places, w/wo link $(ACr) \leftarrow (ACr)$ rotated right n places, w/wo link	SHL SHR ROL ROR	r,n,l r,n,l r,n,l r,n,l	0 0 1 0 r n l 0 0 1 0 1		
8.	Miscellaneou	s Instructions				[]		
	HALT SFLG PFLG	Halt Set Flag Pulse Flag	Halt (FR) $_{fc} \leftarrow 1$ (FR) $_{fc} \leftarrow 1$, (FR) $_{fc} \leftarrow 0$	HALT SFLG PFLG	fc fc	0 0 0 0 not used 0 0 1 1 fc 1 not used 0 0 1 1 fc 0 0 1 1 fc 0		

without altering data. The memory data transfer instructions provide data transfers between the accumulators and memory or peripheral devices. The load with sign extended is provided to convert 8-bit, two's complement data to 16-bit data, allowing 16-bit address modification when the 8-bit data length has been selected.

The memory data operate instructions provide operations between the principal working register (ACO) and memory or peripheral data. This includes both binary and BCD arithmetic instructions. The register data transfer instructions provide a very complete set of transfer possibilities between the accumulators, flag register and stack, and include the capability to load immediate data. Register data operate instructions provide logical and arithmetic operations between any two accumulators. They may be used for address and data modification and to reduce the number of (time consuming) memory references in a program. The shift and rotate instructions allow 8 different operations which are useful for multiply, divide, bit scanning and serial input-output operations. The miscellaneous instructions include the capability to set or reset (pulse) any of the 16 bits of the status flag register individually. Instruction execution times are shown in Table VI.

A simple example program is provided by the binary multiply routine shown on page 9. This program multiplies the 16-bit value in AC2 by the 16-bit value in AC0 and provides a 32-bit result in AC0 (high order) and AC1 (low order). Worst case execution time is under one millisecond.

Binary Multiply Routine


		Binary N	luitiply I	Routine
CON	ST: .WOF	ND X'FFFF	; CONST/	ANT FOR DOUBLE PREC. ADD
STA	RT: LI	R1, 0	: CLEAR	RESULT REGISTER
	LI Cai	R3, 16 R0, 0	; LOOP C	OUNT TO AC3 Ement multiplier
L00) R1, R1 C R0,R0	; SHIFT (RESULT LEFT INTO CARRY CARRY INTO MULTIPLIER
	BOC	CARRY, TEST	; AND MI ; TEST F	ULTIPLIER INTO CARRY OR ADD
	RADI Subb	D R2, R1 R0, CONST		ULTIPLICAND TO RESULT Arry to H.O. Result
TES	T: AISZ JMPI	R3, -1 .00P	; DECREI ; REPEAT	MENT LOOP COUNT F Loop
	ТАВ	LE VI. Instr	uction E	xecution Times
Mner	nonic M	leaning		Execution Time
1. Brand	ch Instructio	ons		
BOC	Branch	On Condition		5M + E _R + 1M if branch
JMP	Jump			4M + E _R
JMP		Indirect		4M + 2E _R
JSR JSR @		To Subroutine		5M + E _R
RTS		To Subroutine I from Subroutir		5M + 2E _R 5M + E _B
RTI		from Interrupt		6M + E _R
2. Skip	Instruction	3		
SKN		Not Equal		5M + 2E _R + 1M if skip
SKG		Greater		7M + 2E _R + 1M if skip
SKA		And is Zero	-	5M + 2E _R + 1M if skip
ISZ		ent and Skip if		$7M + 2E_R + E_W + 1M$ if skip
DSZ AISZ		nent and Skip if nmediate, Skip i		7M + 2E _R + E _W + 1M if skip 5M + E _R + 1M if skip
3. Mem	ory Data Tı	ansfer Instruction	ons	
LD	Load			4M + 2E _B
LD@	Load I	ndirect		5M + 3E _B
ST	Store			4M + E _B + E _W
ST@ LSE>		ndirect Vith Sign Extend	heh	4M + 2E _R + E _W 4M + 2E _R
		perate Instructio		TWI ZER
				444 - 05
AND OR	And Or			4M + 2E _R 4M + 2E _B
ADD				4M + 2E _R
SUBE		t With Borrow		4M + 2E _B
DEC	A Decima	al Add		7M + 2E _R
5. Regis	ter Data Tr	ansfer Instructio	ons	
LI		mmediate		4M + E _R
RCP	•	r Copy		4M + E _B
RXC	-	r Exchange	a	6M + E _R
CFR		ige Register and lags Into Regist		6M + E _R
CRF		Register Into Fla		4M + E _R 4M + E _R
PUSH		egister Onto Sta	-	4M + E _B
PULL		ack Into Registe		4M + E _B
PUSH	iF Push F	lags Onto Stack		4M + E _R
PULL	.F Pull St	ack Into Flags		4M + E _B
-		perate Instructio	ons	
RAD	-			4M + E _R
RAD		r Add With Car	гy	4M + E _R
RAN RXO	-	r And r Exclusive Or		4M + E _R 4M + E _R
CAI		ement and Add	Immediate	
7. Shift	And Rotate	e Instructions		
SHL	Shift L			
SHR	Shift R			(5 + 3n) M + E _R , n ≈ 1 – 127
ROL ROR	Rotate Rotate			6M + E _R , n = 0
	llaneous In:	,		
HAL	Г Halt			
SFLO		g		5M + E _B
PFLC				6M + E _R
M = Mact	ine cycle tim	ne ≈ 4 clock perio	ds	E _R = Extend time for read cycle
	er of shifts			E _W = Extend time for write cycle

While the instruction set is compact at 45 instruction types (or 337 individual instructions), it is powerful enough to allow considerably more efficient program coding than most microprocessors and compares favorably with many minicomputers.

I/O DESCRIPTION

Drivers and Receivers

Equivalent circuits for PACE drivers and receivers are shown in *Figure 6*. All inputs have static charge protection circuits consisting of an RC filter and voltage clamp. These devices should still be handled with care, as the protection circuits can be destroyed by excessive static charge. Pullup transistors on several inputs are turned on during one of the eight internal clock phases. In the case of bidirectional signals, the output driver transistors also serve as input pullup transistors.



Note: External interrupt response time is 7M + E_R plus time to finish current instruction.


Data I/O Timing


All data transfers between PACE and external memories or peripheral devices take place over the 16 data lines. These transfers are synchronized by the NADS, IDS, ODS and EXTEND signals. Timing for address data output is shown in *Figure 7*. All signal timing is referenced to valid logic "1" or logic "0" clock levels. Cross-hatched areas indicate uncertainty of output transitions or "don't care" (optional) states for data inputs. Address data becomes valid one clock phase prior to the Address Data Strobe and remains valid for one clock phase afterwards. Typically, NADS will be used to strobe the address data into a latch, either internal or external to the memory chips, or to clock decoded peripheral addresses into a flip-flop.

The PACE address output drivers assume a high impedance state during the data input interval as shown in *Figure 7.* The IDS signal may be used to disable the output sense amplifiers and enable TRI-STATE[®] input buffers. Increased power supply current may occur during the transition period of the TRI-STATE enable signal, when several devices may be simultaneously enabled. Therefore, good power and ground layout and bypass filtering practice should be observed. The data lines must be driven to valid input data logic levels by the end of IDS, and all logic 1 inputs must reach a minimum intermediate level of $V_{SS} - 2.35V$ 200 ns prior to the end of internal clock phase 8. TTL devices will actively drive the input to this minimum intermediate level and the transition will be completed by a combination of the on-chip pullup transistor and the (reduced) TTL output drive current. Typically, this data input timing will allow operation of the microprocessor in a system at maximum speed if the access time of the system memory is less than 700 ns. For memories with longer access times the clock frequency may be reduced or the I/O cycle extend feature may be used, as described below.

Data output timing is shown in *Figure 8*. Output data becomes valid at the leading edge of ODS and remains valid for one clock period following the trailing edge.


The Output Data Strobe is typically used as a read-write signal for memory and an output data latch strobe for peripheral interfaces.





For systems utilizing memories with access times greater than 700 ns it may be desirable to use the EXTEND input to lengthen the I/O cycle by multiples of the clock period. Timing for this is shown in *Figure 9*. In the case of either input or output operations, the extend should be brought true prior to the end of internal phase 6. The timing shown in *Figure 9* will provide the minimum extend of one clock period. Holding EXTEND true for and additional n clock periods longer will cause an extention of n + 1 clock periods. As indicated in the electrical characteristics, no single extend cycle should exceed t_{EX} . This includes the use of EXTEND for both extending and suspending I/O operations.

In DMA or multiprocessor systems it may be desirable to prevent I/O operations by PACE when the bus is in use by another device. This may be done by using the EXTEND signal immediately following an IDS or ODS as shown in *Figure 10*. Alternatively, the extend timing of *Figure 9* may be used, as the extend function occurs independent of whether there is an I/O operation, that is, whenever the internal clock phase 6 occurs.





IPC-16A/501J PACE bidirectional transceiver element (PACE BTE/8) general description

The PACE BTE/8 is an 8-bit TRI-STATE® MOS/TTL bus transceiver Blue Chip element specifically intended for application in PACE microprocessor-based systems. Its electrical characteristics and control flexibility make the BTE/8 attractive in other applications requiring the translation of MOS current outputs to high fan-out TTL levels.

Two BTE/8 devices provide complete system buffering for all 16-bit address and data input/output between the PACE CPU and all system memory and peripheral interfaces.


In the driving mode, the MOS sense amplifiers convert the MOS current outputs of the PACE CPU to a fan-out 30 (50 mA) TTL system bus. [This characteristic makes the BTE/8 an ideal buffer (driving mode only) for the PACE system timing and control bus consisting of the address data strobe (NADS), input data strobe (IDS), output data strobe (ODS) and the four output control flags (F11, F12, F13, F14).]

In the receiving mode the BTE accepts bus data through high impedance input buffers and applies the TTL signals to the PACE I/O pins. A third mode allows both the MOS and TTL bus to be placed in the TRI-STATE (high impedance) mode. This function facilitates direct memory access (DMA) over the TTL system bus. Furthermore system memory or peripheral data may be accepted directly onto the CPU's MOS bus eliminating output data buffers for on card MOS system memory and MOS peripheral circuits.

A latched chip enable allows the use of multiplexed address/data lines to drive CE and CE^{*}, selecting the BTE/8 for an input cycle. The latching function may be eliminated by connecting the strobe to ground.

features

- High TTL fan-out eliminates additional buffering requirements
- Low system data bus loading for minimum input drive
- TRI-STATE data ports and chip enables maximize application flexibility
- 8-Bit parallel data flow reduces system package count
- Pin-outs simplify system interconnections and layout
- Latched chip enable simplifies transmit/receive control



© 1975 National Semiconductor Corp.

ngs (Note 1)		operating cond	litions		
7.0V			MIN	MAX	UNITS
5.5V		Supply Voltage	4 75	5 25	v
5.5V					°c
±25 mA	,	remperature	v	.,0	•
-65°C to +150°C					
300°C					
	7.0V 5.5V 5.5V ±25 mA −65°C to +150°C	7.0V 5.5V 5.5V ±25 mA ′ −65°C to +150°C	7.0V 5.5V Supply Voltage 5.5V Temperature ±25 mA ' -65°C to +150°C	7.0V MIN 5.5V Supply Voltage 4.75 5.5V Temperature 0 ±25 mA ' -65°C to +150°C -65°C	7.0V MIN MAX 5.5V Supply Voltage 4.75 5.25 5.5V Temperature 0 +70 ±25 mA ' -65°C to +150°C -

dc electrical characteristics ($T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$)

	PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
OUTPUT	SPECIFICATIONS					
TTL BUS	PORT (BDI/O 00-07)					
v _{он}	Logic "1" Output Voltage	V _{CC} = Min, I _{OH} = -5.0 mA	2.6	3.0		v
Vol	Logic "0" Output Voltage	V _{CC} = Min, I _{OL} = 50 mA		0.25	0.4	v
ILH	TRI-STATE Output Current	$V_{CC} = Max$, WBD* = CE 2* = 1, $V_{OUT} = 2.4V$			10	μA
ILL		CE 1 = STR* = 0, $V_{OUT} = 0.3V$			-10	μA
Iso	Output Short Circuit Current	V _{CC} = Max, V _{SO} ≈ 0V, (Note 3)	-20	-50	-90	mA
MOS BUS	PORT (MBI/O 00-07)					
V _{он}	Logic "1" Output Voltage	V _{CC} = Min, 1 _{ОН} = -1.0 mA	2.4	2.8		v
VOL	Logic "O" Output Voltage	V _{CC} = Min, I _{OL} = 3.6 mA		0.25	0.4	v
IOUT	TRI-STATE Output Current	$V_{CC} = Max$, WBD* = CE 2* = 1, $V_{OUT} = 2.4V$			10	μA
		CE 1 = STR* = 0, V _{OUT} = 0.3V			-10	μA
Iso	Output Short Circuit Current	V_{CC} = Max, V_{SO} = 0V, (Note 3)	-3.0		-15	mA
INPUT SP	ECIFICATIONS					
TTL BUS I	PORT (BDI/O 00-07)					
VIH	Logic ''1'' Input Voltage		2.0			v
цы	Logic "1" Input Current	$V_{CC} = Max, V_{IH} = 2.4V$		5	10	μΑ
VIL	Logic "0" Input Voltage				0.7	v
I_{1L}	Logic "0" Input Current	$V_{CC} = Max$, $V_{IL} = 0.3V$		-100	-185	μA
ILH	TRI-STATE Input Current	$V_{CC} = Max$, $WBD^* = CE 2^* = 1$, $V_{IN} = 2.4V$			10	μΑ
		CE = 1 = STR* = 0, V _{IN} = 0.3V			-10	μΑ
INPUT CL	AMP VOLTAGE	V _{CC} = Min, I _{IN} = -12 mA		-1.0	-1.5	v
MOS BUS	PORT (MBI/O 00-07)					
I _{TH}	Input Threshold Current		450	600	800	μΑ
I _{IH}	Maximum Input Current	V _{IN} = Max			8	mA
↓ _{LH}	TRI-STATE Input Current	$V_{CC} = Max, WBD^* = CE 2^* = 1, V_{1N} = 5.0V$			40	μA
1 _{LL}		CE 1 = STR* = 0, V _{IN} = 0.3V			-40	μA
CONTROL	_ BUS (WBD*, CE 1, CE 2*, STR*)					
V _{iH}	Logic ''1'' Input Voltage	V _{CC} = Min	2.0			v
I _{IH}	Logic "1" Input Current (WBD*) (CE 1, CE 2*, STR*)	V _{IH} = 2.4V		20 10	80 40	μΑ μΑ
VIL	Logic "O" Input Voltage	V _{CC} = Min			0.8	v
I _{IL}	Logic ''0'' Input Current (WBD*) (CE 1, CE 2*, STR*)	V _{1L} = 0.4V			-32 -16	mA mA
	URRENT	V _{CC} = Max		180	285	mA

ac electrical characteristics ($V_{CC} = 5.0V, T_A = +25^{\circ}C$)

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DATA TR	ANSFER SPECIFICATIONS					
RECEIVI	NG MODE (t _{pd} BDI/O 00–07 to MBI/O 00–07)					
t _{pd}	Delay to Logic "O"	C _L = 50 pF		35	75	ns
tpd	Delay to Logic "1"	C _L = 50 pF		30	60	ns
DRIVING	6 MODE (t _{pd} MBI/O 00–07 to BDI/O 00–07)					
t _{pd}	Delay to Logic "O"	C _L = 50 pF		15	25	ns
t _{pd}	Delay to Logic "1"	$C_{L} = 50 \text{ pF}$		15	25	ns


	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
TRANSCE	IVER MODE SPECIFICATIONS (See ti	ming diagrams)				
SELECT B	US (CE 1, CE 2*)					
t _{DS}	Chip Enable Data Set-Up			20	45	ns
t _{DH}	Chip Enable Data Hold				0	ns
t _{ES}	Chip Enable Set-Up			5	15	ns
TTL DATA	A BUS (BDI/O 00-07)					
t _{bd od}	Bus Data Output Disable		10	40	70	ns
^t bd ie	Bus Data Input Enable			70	120	ns
t _{bd} id	Bus Data Input Disable		20	65		ns
t _{bd oe}	Bus Data Output Enable			70	135	ns
MOS DAT	A BUS (MBI/O 00–07)					
t _{MB ID}	MOS Bus Input Disable		10	40	70	ns
t _{mb oe}	MOS Bus Output Enable			70	120	ns
t _{мвор}	MOS Bus Output Disable		20	65		ns
t _{MB IE}	MOS Bus Input Enable			65	90	ns
TRI-STAT	E MODE SPECIFICATIONS (See timing	diagrams)				
SELECT B	US (CE1, CE2*)					
t _{CLR}	Clear Previous Chip Enable			30	50	ns
TTL DATA	A BUS (BDI/O 00-07)					
t _{bd od}	Bus Data Output Disable		10	40	70	ns
t _{bd or}	Bus Data Output Recovery			30	60	ns
MOS DAT	A BUS (MBI/O 00–07)					
t _{MB ID}	MOS Bus Input Disable		10	40	70	ns
t _{MBIR}	MOS Bus Input Recovery			30	60	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the 0°C to $+70^{\circ}$ C range. All typicals are given for V_{CC} = 5.0V and T_A = 25°C. **Note 3:** Only one output at a time should be shorted.


Note 4: The MOS sense amplifier inputs to the BTE have been optimized for high speed and operate from a constant input reference voltage. Good design practice dictates isolating the sense amplifier inputs from other signal lines carrying high speed signals, particularly the MOS clocks.


logic diagram











,

17



PRELIMINARY DATA: JUNE 1975

IPC-16A/502J PACE system timing element (PACE STE)

general description

The PACE STE provides an oscillator, CPU clock driver, CPU bias voltage generator and TTL system clocks in a single 24-pin DIP. The STE, Blue Chip, is intended specifically for application in PACE microprocessorbased systems.

An external 4.0 MHz crystal provides frequency control, although an external TTL clock input may be utilized at any frequency up to 4.0 MHz. True and complemented non-overlapping clock outputs are generated at one-half the oscillator frequency. Non-overlap intervals may be controlled with a single external capacitor. Series damping resistors are provided on the MOS (CPU) clock outputs (CLK, NCLK).

TTL level system clock outputs are also provided to facilitate the synchronizing of system operations.


The bias voltage generator supplies a voltage and current level suitable for the V_{BB} supply requirements of the PACE CPU, permitting the entire PACE system to be operated with only +5V and -12V external power supply inputs.

features

- Internal oscillator driven directly from external crystal minimizing package count
- External oscillator input maximizes application flexibility
- MOS clock outputs, no external MOS clock drivers required
- TTL system clocks simplify interfaces and facilitate synchronization of system operations.



connection diagram



Signal * \equiv N Signal \equiv Signal \equiv Low Active Signal

absolute maximum ratings (Note 1)

Supply Voltage	7.0V
V _{CC} -V _{GG}	22V
Input Voltage	5.5V
Peak Output Current (MOS)	1.5A
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

operating conditions

	MIN	MAX	UNITS
Supply Voltage (V _{CC})	4.75	5.25	v
(V _{GG})	11.4	12.6	v
Temperature	0	+70	°C

dc electrical characteristics

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
OUTPUT	SPECIFICATIONS					
	V _{BB OUT}	V _{CC} = 5V, Ι _{ΟUT} = 30 μA, Freq = 4 MHz T _A = 25°C		8.0		v
TTL CLK	, TTL CLK*					
V _{он}	Logic ''1'' Output Voltage	V _{CC} = Min, I _{OH} = -400 μA	2.4			v
Vol	Logic ''0'' Output Voltage	V _{CC} = Min, I _{OL} = 16 mA			0.4	V
Ios	Output Short Circuit Current	(Note 3), V_{CC} = Max, V_{O} = 0V	-20		-55	mA
ск, иск	, CLK, NCLK					
V _{он}	Logical ''1'' Output Voltage	$V_{CC} = 5V, V_{GG} = -12V$	4.0	4.3		v
Vol	Logical "O" Output Voltage	$V_{CC} = 5V, V_{GG} = -12V$		-11.5	11	V
INPUT SP	PECIFICATIONS					
EXTC						
VIH	Logic ''1'' Input Voltage		2.0			v
Ч _{ін}	Logic "1" Input Current	V _{CC} = Max, V _{1H} = 2.4V			40	μA
VIL	Logic "0" Input Voltage				0.8	v
կլ	Logic "0" Input Current	$V_{CC} = Max, V_{IL} = 0.4V$			-1.6	mA
INPUT CI	LAMP VOLTAGE (ALL)	$V_{CC} = Min, I_{1L} = -12 \text{ mA}, T_A = 25^{\circ}C$			-1.5	v
SUPPLY	CURRENT				•	
Icc		V _{CC} = Max, V _{GG} = Max			180	mA
۱ _{GG}		V _{CC} = Max, V _{GG} = Max			45	mA

ac electrical characteristics

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
	CK LEADING EDGE TO CK LEADING EDGE					
^t DH	TTL CLK* to NCLK	C _L = 80 pF, f _{OSC} = 4.0 MHz		20		ns
t _{DL}	TTL CLK* to CLK	$C_{L} = 80 \text{ pF}, \text{ f}_{OSC} = 4.0 \text{ MHz}$		42		ns
t _{DH}	TTL CLK to CLK	$C_{L} = 80 \text{ pF}, \text{ f}_{OSC} = 4.0 \text{ MHz}$		20		ns
t _{dl}	TTL CLK to NCLK	C _L = 80 pF, f _{OSC} = 4.0 MHz		42		ns
t _{NOV}	Clock Non-Overlap	C _L = 80 pF, f _{OSC} = 4.0 MHz		12		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to 70°C temperature range. All typicals are given for $V_{CC} = 5.0V$, $V_{GG} = -12V$ and $T_A = 25°C$.

Note 3: Only one output at a time should be shorted.

functional description

OSCILLATOR

The oscillator incorporates a low power inverter biased in the linear region utilizing an internal feedback network. An external crystal, series resonant at 4.0 MHz and capable of driving a 10 pF load, is connected between pins X1 and X2 to provide frequency control. EXTC must be grounded for this operating mode. The circuit board traces connecting the crystal to pins X1 and X2 should be as short as possible and physically isolated from all high energy level switching signal traces, particularly the CPU MOS clock lines. Note: While other frequencies may be used, the oscillator feedback network and capacitive loading are optimized for 4.0 MHz operation.

When an external oscillator is to be used in place of the internal crystal oscillator, pin X1 must be grounded and pin X2 must be left open. Then, EXTC may be used as a TTL input for the external oscillator.

DIVIDE AND SQUARING CIRCUIT

A flip-flop is used to provide a square wave clock signal by dividing the buffered oscillator output by two. The outputs of this circuit are buffered to provide TTL system clock signals which lead the MOS level clock outputs.

NON-OVERLAP CIRCUIT

The Divider output drives a cross coupled latch containing a delay in the feedback path which insures non-overlapping MOS clock signals. The delay in the feedback path can be increased by connecting a capacitor between pins LCK and LCK*. The effect of the capacitor on increasing the non-overlap interval is shown in the Typical Characteristics section.

Internal capacitors are used to level shift the output of the non-overlap circuit, providing voltage levels at the input of the MOS clock driver. Note: The value of the level shifting capacitor is optimized for 4.0 MHz operation. Use of a lower frequency external oscillator will result in an increase in the non-overlap interval, but will provide an acceptable clock waveform to the PACE CPU.


MOS CLOCK DRIVER


The MOS Clock Driver produces output voltage swings from the +5V supply to the -12V supply. CLK and NCLK outputs contain a 43 Ω series damping resistor, a typically optimum value for circuit board layouts with clock interconnect lines of less than two inches. The damped clock outputs are adjacent to and separated by power and ground pins so that power traces may be used to shield clock traces from each other and from other signals. Note: These shields should be used for MOS clock interconnects exceeding one inch in order to minimize inductive and capacitive coupling.


Undamped MOS clock outputs, CK and NCK, are also available in the event other values of series damping resistors are desired.

It is recommended that 0.1μ F high frequency capacitors be provided from V_{CC} to ground and V_{GG} to ground immediately adjacent to the STE.

timing diagram










IPC-16A/503J, IPC-16A/513J PACE interface latch elements (PACE ILE/8, PACE ILE/16) general description

The ILE/8 and ILE/16 are positive-edge clocked TRI-STATE[®] storage elements which provide eight (ILE/8) or sixteen (ILE/16) dual-port flip-flops in a single package. The storage elements operate synchronously from a common clock and may be asynchronously cleared.

These Green Chip devices are intended specifically for application as bidirectional input/output ports in PACE microprocessor-based systems where minimum package count is desired. User Data Input Enable (UDI EN*) and User Data Output Enable (UDO EN*) control signals are provided for the user to determine whether he inputs data to the microprocessor I/O port or reads data from the microprocessor I/O port during a particular operation. It is possible, therefore, to use the ILE/8 and ILE/16 as either bidirectional I/O ports or as dedicated input and output ports by applying appropriate control signals dynamically (bidirectional mode) or statically (dedicated mode). TRI-STATE input and output characteristics simplify interface to the system bus and minimize bus loading. The ILE/8 and ILE/16 load the system bus with one TTL load only when they are enabled onto the system bus. All unselected ILE's represent only TRI-STATE loads on the system bus allowing the user to incorporate literally dozens of eight and/or sixteen bit peripheral interfaces without additional buffering of the microprocessor TTL system bus.

features

- TRI-STATE I/O permits dozens of peripheral interfaces without additional buffering
- Bidirectional dual port storage cuts I/O parts count
- TTL user outputs require no additional buffering
- High speed simplifies interface timing
- Positive-edge clock simplifies data transfer timing



© 1975 National Semiconductor Corp.

absolu	itions					
	ge tage	F F1/	v Voltage, V _{CC} erature, T _A		MIN MAX 4.75 5.25 0 +70	
dc elec		tes 2 and 3)	MIN	ТҮР	MAX	UNITS
	SPECIFICATIONS	CONDITIONS			MAA	01113
	TA I/O AND USER DATA I/O	T		T		
V _{он}	Logic "1" Output Voltage	V _{CC} = Min, I _{OH} = -800μA	2.4			v
∙он V _{ol}	Logic "0" Output Voltage	$V_{CC} = Min, I_{OL} = 16 \text{ mA}$	<u><u></u></u>		0.4	v
•ос І _{сн}		$V_{CC} = Max, V_{OH} = 2.4V$			40	μA
	TRI-STATE I/O Current With Inputs and Outputs Disabled	$V_{CC} = Max, V_{OH} = 0.4V$			-40	μA
(I _{OS})	Output Short Circuit Current	$V_{CC} = Max, V_{OL} = 0V$ (No	ote 4) -25		-70	mA
	PECIFICATIONS		I	.	LI	
BUS DAT	ΓΑ Ι/Ο AND USER DATA Ι/Ο	T		1		
V _{IH}	Logic ''1'' Input Voltage		2.0	1.6		V
I _{IH}	Logic "1" Input Current	V _{CC} = Max, V _{IN} = 2.4V			40	μA
VIL	Logic "O" Input Voltage				0.8	V
h	Logic "0" Input Current	V _{CC} = Max, V _{IL} = 0.4V		-1.0	-1.6	mA
CONTRO	DL, CLR AND CLOCK INPUTS					
V _{iH}	Logic ''1'' Input Voltage		2.0			V
Ŀн	Logic "1" Input Current	V _{CC} = Max, V _{IH} = 2.4V				
	ILE/8 ILE/16				80	μA
N					160	μA
VIL	Logic "O" Input Voltage				0.8	V
I _{IL}	Logic "O" Input Current ILE/8	$V_{CC} = Max, V_{IL} = 0.4V$		-2.0	-3.2	mA
	ILE/16			-4.0	-6.4	mA
INPUT CI	LAMP VOLTAGE (ALL)	$V_{CC} = Min, I_{IN} = -12 mA$			-1.5	v
SUPPLY	CURRENT					
Icc	ILE/8	V _{CC} = Max			240	mA
	ILE/16	1		1	480	mΑ

ac electrical characteristics $V_{cc} = 5.0V$, $T_A = 25^{\circ}C$

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS			
DATA TRANSFER SPECIFICATIONS									
t _{pd0}	Propagation Delay to a Logical "O" From Clear to Output	$R_{L} = 400\Omega, C_{L} = 50 \text{ pF}$		25	40	ns			
t _{pd1}	Propagation Delay to a Logical "1" From Clock to Output	$R_{L} = 400\Omega, C_{L} = 50 \text{ pF}$		25	40	ns			
t _{S0}	Data to Clock Set-Up Time	R_{L} = 400Ω, C_{L} = 50 pF	10	4.5		ns			
t _{S1}	Data to Clock Set-Up Time	R_{L} = 400Ω, C_{L} = 50 pF	5.0	-4.0		ns			
t _{HO}	Data to Clock Hold Time	$R_{L} = 400\Omega, C_{L} = 50 \text{ pF}$	10	4.5		ns			
t _{H1}	Data to Clock Hold Time	$R_{L} = 400\Omega, C_{L} = 50 \text{ pF}$	5.0	-4.0		ns			

ac electrical characteristics (con't)

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
CONTROL	MODE SPECIFICATIONS					
t _{pd0}	Propagation Delay to a Logical ''O'' From Clear to Output	$R_{L} = 400\Omega, C_{L} = 50 pF$		25	40	ns
t _{OH}	Delay From OUT EN* to High Impedance State (From Logical "O" Level)	$R_L = 400\Omega$, $C_L = 5.0 \text{ pF}$		15	25	ns
t _{1H}	Delay From OUT EN* to High Impedance State (From Logical "1" Level)	$R_{L} = 400\Omega, C_{L} = 5.0 \text{ pF}$		6.0	15	ns
t _{HO}	Delay From OUT EN* to Logical "O" Level (From High Impedance State)	$R_L = 400\Omega$, $C_L = 50 pF$		15	25	ns
t _{H1}	Delay From OUT EN* to Logical ''1'' Level (From High Impedance State)	$R_L = 400\Omega$, $C_L = 50 pF$		20	30	ns
t _{S0}	Enable to Clock Set-Up Time	$R_{L} = 400\Omega$, $C_{L} = 50 \text{ pF}$	20	13		ns
t _{S1}	Enable to Clock Set-Up Time	$R_L = 400\Omega$, $C_L = 50 \text{ pF}$	20	13		ns
f _{MAX}	Maximum Clock Frequency	$R_L = 400\Omega$, $C_L = 50 \text{ pF}$	30	40		MHz
PWMIN	Minimum Clock Pulse Width	$R_{L} = 400\Omega$, $C_{L} = 50 \text{ pF}$	20			ns
PWMIN	Minimum Clear Pulse Width	$R_{L} = 400\Omega, C_{L} = 50 \text{ pF}$	20			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0° C to $+70^{\circ}$ C range. All typicals are given for V_{CC} = 5.0V and T_A = 25° C. **Note 3:** All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.


modes of operation (X = Don't Care State)

CLEAR	BDO EN*	UDO EN*	BDI EN*	UDI EN*	BUS DATA	USER DATA	COMMENTS	
0	0	1	1	1	Q	Hi-z	Output Data to Bus	1
0	1	0	1	1	Hi-z	Q	Output Data to User	
0	0	0	1	1	Q	Q	Output Data to Both Buses	
0	1	1	1	1	Hi-z	Hi-z	"Do-Nothing"—in Hi-z State	
0	x	x	0	1	Data	(Note 5)	Enter Data From Bus	
0	x	x	1	0	(Note 6)	Data	Enter Data From User	
0	×	×	0	0	Data	Data	Enter Data From Both Buses (Logic ''1'' on Either Will Dominate)	
1	×	×	×	x	X	х	Clear	

Note 5: Output depends on UDO EN*.

Note 6: Output depends on BDO EN*.







IPC-16A/504N 1024-bit (256 \times 4) fully decoded static RAM with on chip registers

general description

The National IPC-16A/504N is a 256 word x 4 bit Static Random Access Memory device fabricated using N-Channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the additional peripheral circuitry associated with refresh. Data in and data out have the same polarity.


The IPC-16A/504N is fully TTL compatible including inputs, outputs and power supply. The chip enable input allows memory expansion and the address latch feature eliminates the need for external address registers. The output enable is provided for systems which use a common input/output data bus. All of the features of this memory device can be combined to make a low cost, high performance and easy to manufacture memory system. System design costs are also minimized because of the ease-of-use.

block and connection diagrams

National's Silicon Gate process provides protection against contamination and permits the use of low cost Epoxy B packaging.

features

- Organization 256 Words by 4 Bits
- Access Time 0.5 to 1.0 μs
- On Chip Address and Chip Enable Registers
- Directly TTL Compatible All Inputs and Outputs
- Single +5 V Power Supply
- TRI-STATE[®] Output–OR-Tie Capability
- Output Enable for Common Data Bus Systems
- Static Memory No Refresh Required
- Packaged in a 22 Pin Epoxy B Dual-In-Line



Any Pin	-0.5 V to +7				
Temperature	0°C to +				
mperature	-65°C to +1	50°C			
ipation					
perature (10 s)	30	00°C			
ctrical characteristics	(V _{CC} = 5.0 V	± 5%, 0°C	≤ T _A ≤	+70°C)	
Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Logic "1" Input Voltage	2.2		Vcc	V	
	-0.5		0.65	V	
	2.2				lo _H = -150 μA
-			1	1	I _{OL} = 2.0 mA
•				1 . 1	$0 V \le V_{IN} \le 5.0 V$
			1		$\overline{CE} = 2.2 V, V_0 = 4.0 V$
			1		$\overline{CE} = 2.2 \text{ V}, \text{ V}_{O} = 0.45 \text{ V}$
Power Supply Current			/0	mA	V _{IN} = 5.25 V, I _O = 0 mA, T _A = 0
ctrical characteristics	(V _{CC} = 5.0 V ±	= 5%, 0°C	≤ T _A ≤ -	+70°C)	
Parameter	Min.	Тур.	Max.	Unit	Test Conditions
r	1.000	1	1	T	
1 -	1,000		1 000	1 1	Input Pulse Levels: +0.65 to +2.2
Access Time			1,000	ns	Input Pulse Rise and Fall Times:
Output Epoble to Output Time			500		20 ns
	200		500	1 1	Timing Measurement Reference
					Level: 1.5 V
ADD & CE to Latch Hold Time	100			ns	Output Load: 1 TTL Gate and CL = 100 pF
F	1 000		[ns	
Address and CE to Write Setup Time	200			ns	
Write Pulse Width	650			ns	Input Pulse Levels: +0.65 to +2.2
Write Recovery Time	50			ns	Input Pulse Rise and Fall Times:
Write to Output Disable Time			400	ns	20 ns Timing Measurement Reference
Data Setup Time	350			ns	Level: 1.5 V
Data Hold Time	100			ns	Output Load: 1 TTL Gate and
Chip Enable to Write	750			ns	CL = 100 pF
Latch Pulse Width	200			ns	· · · · · · · · · · · · · · · · · · ·
				ns	
Add & CE to Latch Hold Time	100		1	ns	
ing time waveforms					
READ CYCLE (WE = "0")			L.	W	
*RCY		LATCH		<u>-</u> /	
			tAS		
STABLE MAY CHANGE		ADDRESS	<u> </u>	STABLE M.	AY CHANGE
		CE		// M	AY CHANGE
STARLE					
STABLE		DATA IN		//////////////////////////////////////	Y CHANGE STABLE MAY CHANG
	- -	- :	-		
/	- - VALID				
	mperature ipation berature (10 s) Extrical characteristics Parameter Logic "1" Input Voltage Logic "0" Input Voltage Logic "0" Output Voltage Logic "0" Output Voltage Input Load Current Output Leakage Current Output Leakage Current Power Supply Current Extrical characteristics Parameter YCLE Read Cycle Access Time Output Enable to Output Time Latch Pulse Width ADD & CE to Latch Setup Time ADD & CE to Latch Hold Time SYCLE Write Cycle Address and CE to Write Setup Time Write Pulse Width Write Recovery Time Write to Output Disable Time Data Hold Time Chip Enable to Write Latch Pulse Width Mrite Cycle Add & CE to Latch Setup Time Data Hold Time Chip Enable to Write Latch Pulse Width Add & CE to Latch Hold Time ing time waveforms READ CYCLE (WE = "0")	Imperature -65° C to +11ipation1berature (10 s)30Strical characteristics(V _{CC} = 5.0 V)ParameterMin.Logic "1" Input Voltage2.2Logic "0" Input Voltage2.2Logic "1" Output Voltage2.2Logic "0" Output Voltage2.2Logic "1" Output Voltage2.2Logic "0" Output Voltage2.2Logic "0" Output Voltage2.2Logic "0" Output Voltage2.2Input Load Current0utput Leakage CurrentOutput Leakage Current0utput Leakage CurrentPower Supply Current1,000YCLERead Cycle1,000Access Time100Output Enable to Output Time100Latch Pulse Width200ADD & CE to Latch Setup Time100ADD & CE to Latch Hold Time100Write Rulse Width650Write Rulse Width50Write to Output Disable Time350Data Hold Time100Chip Enable to Write750Latch Pulse Width200Add & CE to Latch Setup Time100Add & CE to Latch Hold Time100	mperature ipation -65°C to +150°C 1 Watt 300°C therature (10 s) 1 Watt 300°C ctrical characteristics (V _{CC} = 5.0 V ± 5%, 0°C Parameter Min. Typ. Logic "1" Input Voltage Logic "0" Input Voltage Logic "0" Output Voltage Input Load Current Output Leakage Current Output Leakage Current Power Supply Current 2.2 Parameter Min. Typ. Power Supply Current Nin. Typ. extrical characteristics (V _{CC} = 5.0 V ± 5%, 0°C + Min. Typ. Parameter Min. Typ. YCLE Read Cycle 1,000 Access Time 100 0 Output Enable to Output Time Latch Pulse Width 200 ADD & CE to Latch Setup Time 100 ADD & CE to Latch Hold Time 200 YCLE 1,000 Write Cycle 1,000 Address and CE to Write Setup 200 Time 100 Write Recovery Time 50 Write Recovery Time 50 Data Hold Time 100 Add & CE to Latch Setup Time 100 Add & CE to Latch Hold Time 100	mperature ipation $-65^{\circ}C$ to $+150^{\circ}C$ 1 Watt 300°Ctherature (10 s)1 Watt 300°CStrical characteristicsParameterMin.Typ.Max.Logic "1" Input Voltage Logic "0" Input Voltage Logic "1" Output Voltage Input Load Current Output Leakage Current Power Supply Current2.2 0.450.65 0.65ParameterMin.Typ.Max.Colspan="2">VCCCPower Supply Current10Output Leakage Current Power Supply Current15 -50Power Supply Current1,0001,000Power Supply Current1,0001,000Power Supply Current1001,000Power Supply Current400ParameterMin.Typ.Max.YCLE400Read Cycle Access Time1,000Output Enable to Output Time Latch Pulse Width ADD & CE to Latch Hold Time UD1,000Output Enable to Write ADD & CE to Latch Hold Time Unime100Write Cycle Address and CE to Write Setup Time Write to Output Disable Time Data Setup Time Data Hold Time Chip Enable to Write Latch Pulse Width Add & CE to Latch Hold Time 100400Ing time waveforms READ CYCLE (WE = "0")1arce Vas+ Vas+ Adde CE to Latch Hold Time 1001arce Vas+ Vas+ Add & CE to Latch Hold Time 100	Imperature ipation $-65^{\circ}C$ to $+150^{\circ}C$ 1 Watt $300^{\circ}C$ terature (10 s) $300^{\circ}C$ ctrical characteristicsParameterMin.Typ.Max.UnitLogic "1" Input Voltage Logic "0" Output Voltage Logic "0" Output Voltage Logic "0" Output Voltage Logic "1" Output Voltage Logic "1" Output Voltage Logic "0" Output Voltage Logic "1" Output Voltage Power Supply Current 0.45 V Input Leakage Current Power Supply CurrentMax.Unit VParameterMin.Typ.Max.UnitVCLERead Cycle Access Time1,000 InsnsOutput Enable to Output Time Latch Pulse Width ADD & CE to Latch Hold Time Write Pulse Width1,000 SO0 InsnsADD & CE to Latch Hold Time Time Mire to Output Disable Time Data Setup Time Add & CE to Latch Setup Time Ing Latch Pulse Width Add & CE to Latch Hold Time1,000 InsnsMite to Unput Disable Time Data Setup Time Add & CE to Latch Hold Time100 InsnsIng time waveforms READ CYCLE (WE = "0")VVVUnite Cycle Add & CE to Latch Hold Time100 InsnsIng time waveforms READ CYCLE (WE = "0")VV



IPC-16A/505 mask programmable 16,384-bit read only memory (ROM)


general description

connection diagram

The IPC-16A/505 is 16,384-bit bipolar mask programmable ROM organized as 1024 sixteen-bit words. Ten address inputs select the desired one-of-1024 words. All ten address inputs and two of the three enable inputs have latch feature. The latch function is controlled by the strobe input. The three enable lines are used to either enable or disable the circuit. Truth table and logic diagram for this device are shown below. TRI-STATE[®] outputs allow for expansion to greater number of words without sacrifice in speed as would be evidenced by open-collector outputs.

features

- On-chip address and enable latches
- Interfaces directly to PACE TTL system bus
- Interfaces directly to PACE TTL control bus
- Fast access eliminates CPU I/O extend
- High density reduces system package count



truth table

CE 1 t	CE 2 t	ST t	CE 1 t+1	CE 2 t+1	EN t+1	ST t+1	OUTPUT t+1
х	х	Х	0	0	0	1	Read stored data for inputs at t+1.
х	х	х	1	х	х	1	Hi - Z
х	х	x	х	1	х	1	Hi - Z
х	х	x	х	х	1	· 1	Hi - Z
0	0	1	х	X	0	0	Read stored data for add inputs at t.
1	х	1	х	X	X	0	Hi - Z
х	1 :	1	х	X	X	0	Hi - Z
х	X	x	х	X	1	0	Hi - Z

absolute maximum ratings (Note 1)

operating conditions

MIN

MAX

UNITS

Supply Voltage Input Voltage Output Voltage	7V 5.5V 5.5V	Supply Voltage (V _{CC}) IPC-16A/505	4.75	5.25	v
Storage Temperature Range	–65°C to +150°C	Temperature (T _A)			
Lead Temperature (Soldering, 10 seconds)	300°C	IPC-16A/505	0	70	°C

dc electrical characteristics (Notes 2 and 3)

PARAMETER		CONDITIONS		MIN	ТҮР	MAX	UNITS
VIH	Logical "1" Input Voltage	V _{CC} = Min		2			v
I _{IH}	Logical "1" Input Current	V _{CC} = Max	V _{IN} = 2.4V V _{IN} = 5.5V			40 1	μA mA
VIL	Logical "O" Input Voltage	V _{CC} = Min				0.8	v
I_{1L}	Logical "0" Input Current	V _{CC} = Max,	V _{IN} = 0.4V			-0.8	mA
V_{CD}	Input Clamp Voltage	V _{CC} = Min,	V _{IN} = -12 mA	-1.5			V
V _{он}	Logical "1" Output Voltage	V _{CC} = Min,	I _{OUT} = -800μA	2.4			V
l _{os}	Output Short Circuit Current	V _{CC} = Max, (Note 4)	V _{OUR} = 0V,	-20		-50	mA
Vol	Logical "0" Output Voltage	V _{CC} = Min,	I _{OUT} = 6 mA			0.4	V
I _{cc}	Supply Current	V _{CC} = Max			115		mA
I _O	TRI-STATE Output Current	V _{CC} = Max	V _{OUT} = 0.4V V _{OUT} = 2.4V			-40 40	μ Α μ Α


ac electrical characteristics $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$ unless otherwise specified

PARAMETER		CONDITIONS	MIN	ТҮР	МАХ	UNITS
t _{pd0}	Propagation Delay to a Logical ''O'' From Address Inputs to Outputs	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		100		ns
t _{pd1}	Propagation Delay to a Logical "1" From Address Inputs to Outputs	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		300		ns
t _{1H}	Delay From Enable (\overrightarrow{CE} , \overrightarrow{EN}) to High Impedance State (From Logical "1" Level)	V_{CC} = 5.0V, T_{A} = 25°C		20		ns
t _{он}	Delay From Enable (\widetilde{CE} , \widetilde{EN}) to High Impedance State (From Logical ''0'' Level)	$V_{CC} = 5.0V, T_A = 25^{\circ}C$		40		ns
t _{H1}	Delay From Enable (CE, EN) to Logical "1" Level (From High Impedance State)	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		70		ns
t _{H0}	Delay From Enable ($\overline{CE},\overline{EN}$) to Logical "O" Level (From High Impedance State)	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		60		ns
	With Respect to Strobe					
t _{S1}	Address Set-Up Time	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$				
t _{H1}	Address Hold Time	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$				
t _{S2}	Enable Set-Up Time	V_{CC} = 5.0V, T_{A} = 25°C				
t _{H2}	Enable Hold Time	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$				
t _W	Minimum Strobe Pulse Width	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		20		ns
t _{ST}	Strobe Access Time	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		300		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0° C to $+70^{\circ}$ C range. All typicals are given for V_{CC} = 5.0V and T_A = 25^oC. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.



32

.



IPC-16A/506 electrically programmable 4096-bit read only memory (PROM)

general description

The IPC-16A/506 is a 4096-bit static Read Only Memory which is electrically programmable and uses silicon gate technology to achieve bipolar compatibility. The device is a non-volatile memory organized as 512 words by 8 bits per word. Programming of the memory is accomplished by storing a charge in a cell location by applying a 50V pulse. A logic input, "Power Saver," is provided which gives a 5:1 decrease in power when the memory is not being accessed.


features

- Field programmable
- Fast program time one minute typical for 4096-bits
- Fast access time
- DTL/TTL compatibility
- Standard power supplies 5.0V, −12V

- Static operation—no clock required
- Easy memory expansion—TRI-STATE[®] output Chip Select input (CS)
- "Q" quartz lid version erasable with short wave ultraviolet light (i.e., 253.7 nm)
- "Power Saver" control for low power applications
- Pin compatible with IPC-16A/507 (MM5214) mask coded ROM

applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Microprogramming
- Electronic keyboards



750 ns typ

absolute maximum ratings

All Input or Output Voltages with	
Respect to V _{BB} Except During Programming	+0.3V to -20V
Power Dissipation	750 mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +125°C
Lead Temperature (Soldering, 10 seconds)	300°C

dc electrical characteristics T_A within operating temperature range, $V_{SS} = 5.0V \pm 5\%$, $V_{DD} = -12V \pm 5\%$, $V_{LL} = 0V$, $V_{BB} = PROGRAM = V_{SS}$, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
VIL	Input Low Voltage		V _{SS} -14		V _{SS} -4.2	v
VIH	Input High Voltage		V _{SS} -1.5		V _{SS} +0.3	v
I _{L1}	Input Current	$V_{IN} = 0V$			1.0	μΑ
Vol	Output Low Voltage	I _{OL} = 1.6 mA	V _{LL}		0.4	V
V _{он}	Output High Voltage	I _{ОН} = -0.8 mA	2.4		V_{SS}	V
I_{LO}	Output Leakage Current	$V_{OUT} = 0V, \overline{CS} = V_{IH}$			1.0	μΑ
I _{DD}	Power Supply Current	$T_A = 0^{\circ}C, \overline{CS} = V_{IH}, Power Saver = V_{IL}$		28	40	mA
I _{SS}		$T_A = 0^{\circ}C, \overline{CS} = V_{IH}, Power Saver = V_{IH}$		6.0	8.0	mA
		$T_A = 0^{\circ}C, \overline{CS} = V_{IH}, Power Saver = V_{IL}$			42	mA
		$T_A = 0^{\circ}C, \overline{CS} = V_{IH}, Power Saver = V_{IH}$			10	mA

ac electrical characteristics T_A within operating temperature range, $V_{SS} = 5.0V \pm 5\%$, $V_{DD} = -12V \pm 5\%$, $V_{LL} = 0V$, $V_{BB} = PROGRAM = V_{SS}$, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
t _{ACC}	Access Time	T _A = 70°C, <i>(Figure 1)</i> , (Note 4)		0.75	1.0	μs
t _{po}	Power Saver Set-Up Time	(Figure 1)			1.8	μs
t _{co}	Chip Select Delay	(Figure 1)			0.5	μs
t _{он}	Data Hold Time	(Figure 1)	30			ns
t _{od}	Chip Select or Power Saver Deselect Time	(Figure 1)	30	300	500	ns
CIN	Input Capacitance (All Inputs)	V _{IN} = V _{SS} , f = 1.0 MHz, (Note 2)		5.0	8.0	pF
С _{оит}	Output Capacitance (All Outputs)	V _{OUT} = V _{SS} , CS = V _{IH} , f = 1.0 MHz (Note 2)		8.0	15	рF

electrical programming characteristics $T_A = 25^{\circ}C$, $V_{SS} = CS = 0V$, $V_{LL} = 0V$ to -14V, unless otherwise specified, (see *Figure 2*), (Note 5).

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
I _{LD}	Data Input Load Current	V _{IN} = -18V			-10	mA
ALD	Address Input Load Current	$V_{\rm IN} = -50V$			-10	mA
LP	Program Load Current	V _{IN} = -50V			-10	mA
I _{LBB}	V _{BB} Load Current				50	mA
ILDD	V _{DD} Load Current	V _{DD} = PROGRAM = -50V			-200	mA
VIHP	Address Data and Power Saver Input High Voltage		-2.0		0.3	V
VILP	Address and Power Saver Input' Low Voltage		-50		-11	v
	Data Input Low Voltage		-18		-11	v

electrical programming characteristics (cont.)

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V_{DHP}	V _{DD} and Program High Voltage		-2.0		0.5	V
VDLP	$V_{\mbox{\scriptsize DD}}$ and Program Low Voltage		-50		-48	V
VBLP	V _{BB} Low Voltage		0		0.4	V
V _{BHP}	V _{BB} High Voltage		11.4		12.6	V
V_{DD}	Pulse Duty Cycle				25	%
t _{PW}	Program Pulse Width		0.5		5.0	ms
t _{DS}	Data and Address Set-Up Time		40			μs
t _{DH}	Data and Address Hold Time		0			μs
t _{ss}	Pulsed V _{DD} Set-Up Time		40		100	μs
t _{SH}	Pulsed V_{DD} Hold Time		1.0			μs
t _{BS}	Pulsed V _{BB} Set-Up Time		1.0			μs
t _{BH}	Pulsed V _{BB} Hold Time		1.0			μs
t _{PSS}	Power Saver Set-Up Time		1.0			μs
t _{PSH}	Power Saver Hold Time		1.0			μs
t _r , t _f	V _{DD} , Program, Address and Data Rise and Fall Time				1.0	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Positive true logic notation is used except on data inputs during programming

Logic "1" = most positive voltage level

Logic "0" = most negative voltage level

Note 4: t_{ACC} = 1000 ns + 25 (N-1) where N is the number of devices wire-OR'd together.

Note 5: The program cycle should be repeated until the data reads true, then over-programmed 5 times that number of cycles. (Symbolized as X + 5X programming).

Note 6: The EROM is initially programmed with all "0's." A V_{IHP} on any data input B0–B7 will leave the stored "0's" undisturbed, and a V_{ILP} on any data input B0–B7 will write a logic "1" into that location.

Note 7: Typical values are for nominal voltages and $T_A = 25^{\circ}C$, unless otherwise specified.

erase specification

The recommended dosage of ultraviolet light exposure is 6W sec/cm².

programming

The IPC-16A/506Q is normally shipped in the unprogrammed state. All 4096-bits are at logic "0" state. The table of electrical programming characteristics and *Figure 2* give the conditions for programming of the device. In the program mode the device effectively becomes a RAM with the 512 word locations selected by address inputs A0–A8. Data inputs are B0–B7 and write operation is controlled by pulsing the Program input. Since the EROM is initially shipped with all "0's," a V_{1HP} on any data input B0–B7 will leave the stored "0's" undisturbed and a V_{1LP} on any data input B0–B7 will write a logic "1" into that location.

programming (cont.)

National offers programmer options with both the IMP16-P and the PACE IPC-16P Microprocessor Development Systems.

Microprocessor System	Programmer Part Number
IMP16-P	IMP-16P/805
IPC-16P	IPC-16P/805


Contact the local sales office for further information. There are also several commercial programmers available such as the Data I/O Model V.

Most National distributors have programming capabilities available. Those distributors should be contacted directly to determine which data entry formats are available.

In addition, data may be submitted to National Semiconductor for factory programming. One of the following formats should be observed:


preferred format

The custom patterns may be sent in on a Telex or submitted as a paper tape in a 7-bit ASCII code from model 33 teletype or TWX. The paper tape should be as the following example:



*Data Field: Must have only P's or N's typed between B and F. No nulls or rubouts. Must have exactly eight P and N characters between B and F. Any characters except B and F may be typed between the F stop character and the B start character. If an error is made in preparing a tape the entire word including the B and F start and stop characters must be rubbed out. Data for exactly 512 words must be entered beginning with word 0.

alternate format [Punched Tape (Note 1) or Cards]




Note 1: The code is a 7-bit ASCII code on 8 punch tape. The tape should begin and end with 25 or more "RUBOUT" punches. Note 2: The ROM input address is expressed in decimal form and is preceded by the latter A.

Note 3: The total number of "1" bits in the output word. Note 4: The total number of "1" bits in each output column or bit position.

erasing procedure

The IPC-16A/506Q may be erased by exposure to short-wave ultraviolet light-253.7 nm. There exists no absolute rule for erasing time or distance from source. The erasing equipment output capability should be calibrated. Establish a worse case time required with the equipment. Then over-erase by a factor of 2, i.e., if the device appears erased after 8 minutes, continue exposure for an additional 16 minutes for a total of 24 minutes. Examples of UV sources include the Model UVS-54 and Model S-52 manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without shortwave filters. The IPC-16A/506Q should be placed about one inch away from the lamp for about 20–30 minutes.



No external

components required



IPC-16A/507 4096-bit static read only memory

general description

The IPC-16A/507.4096-bit static read only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology to achieve bipolar compatibility. TRI-STATE[®] outputs provide wire ORed capability without loading common date lines or reducing system access times. The ROM is organized in a 512 word x 8-bit memory organization.


Customer programs may be submitted for production in a paper tape or punched card format.

features

- Pin compatible with IPC-16A/506 PROM
- Bipolar compatibility
- Standard supplies
 - +5.0V, -12V Bus ORable output **TRI-STATE** outputs No clocks required
- Static operation

applications

- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up



absolute maximum ratings

Operating Temperature Range Lead Temperature (Soldering, 10 seconds) 0°C to +70°C 300°C

electrical characteristics

 T_A within operating temperature range, V_{SS} = +5.0V, V_{DD} = -12V ±5%, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
VIL	Logical Low Level Output Voltage	I _L = 1.6 mA, Sink			0.4	v
V _{IH}	Logical High Level Output Voltage	$I_{L} = 100 \mu A$, Source	2.4			v
VL	Logical Low Level Input Voltage				V _{ss} ~4.0	v
V _H	Logical High Level Input Voltage		V _{SS} 2.0			v
I _{SS}	Power Supply Current	V _{SS} = 5.0V, V _{DD} = -12V, T _A = 25°C, (Note 4)		23	37	mA
ICEX	Input Leakage	$V_{IN} = V_{SS} - 10V$			1.0	μA
C _{IN}	Input Capacitance	f = 1.0 MHz, V _{IN} = 0V, (Note 2)		5.0	10	pF
Cout	Output Capacitance	f = 1.0 MHz, V _{IN} = 0V, (Note 2)		4.0	10	pF
TACCESS	Address Time	V _{DD} = −12V, V _{SS} = 5.0V, T _A = 25 [°] C, (Note 1)	150		1000	ns
	Output AND Connections	(Note 3)			20	


Note 1: Capacitances are measured periodically only.

Note 2: Address is measured from the change of data on any input or chip enable line to the output of a TTL gate. (See timing diagram.) Note 3: The address time follows the following equation: T_{ACCESS} = the specified limit + (N - 1) x 25 ns where N - number of AND connections.

Note 4: Outputs open.

Note 5: Positive true logic notation is used. Logical "1" = most positive voltage level. Logical "0" = most negative voltage level.

typical performance characteristics







IPC-16A/508J, IPC-16A/518J PACE address latch element (PACE ALE/8, PACE ALE/16)

general description

The ALE/8 and ALE/16 are positive-edge clocked TRI-STATE[®] storage elements which provide eight (ALE/8) and sixteen (ALE/16) D-type flip-flops in a single package. The storage elements operate synchronously from a common clock. Asynchronous clear inputs are provided.

These Green Chip devices are specifically intended for application as address latches in PACE microprocessorbased systems utilizing time multiplexed address/data buses and incorporating system memory devices without on-chip latched addresses.


Gated input enables allow the user to place the bus data inputs (BDI 00-BDI 15) in a high impedance state minimizing bus loading.

Additionally, the ALE may be used as a dedicated input or output port where its TRI-STATE input and output capability simplifies common bus interfaces by eliminating the need for data port multiplexers and complicated timing and control schemes.

features

- TTL outputs eliminate buffering
- High speed simplifies interface timing
- Positive edge clock simplifies data transfer control
- "Do-nothing" state without gating clock prevents false clocking
- TRI-STATE inputs/outputs minimize bus loading and interface components

connection diagrams



Supply Vo	ute maximum rating: ^{bitage}	S (Note 1) Operation 7.0V Supply Voltage	_	MIN 4.75		UN \
nput Volt	tage	5.5V Temperature		0	+70	٥
Output Vo	-	5.5V 5°C to +150°C				
-	perature (Soldering, 10 seconds)	300°C				
tc el	ectrical characteristic	CS $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = 5.0V \pm 10^{\circ}C$	5%)			
			1			T
		CONDITIONS	MIN	ТҮР	MAX	U
	A OUTPUT BUS (UDO 00–15)		T	1 1		1
	Logic "1" Output Voltage	V _{CC} = Min, I _{OH} = -5.0 mA	2.6	3.0		
V _{он}	Logic "0" Output Voltage	$V_{CC} = Min, I_{OH} = -5.0 mA$ $V_{CC} = Min, I_{OH} = 16 mA$	2.0	0.2	0.4	
V _{OL}	TRI-STATE Output Current	$V_{CC} = Max, UDO EN^* = "1", V_O = 0.4V$		0.2	40	
I _{LH}	TRI-STATE Output Current	$V_{CC} = Max, UDO EN^* = "1", V_O = 0.4V$ $V_{CC} = Max, UDO EN^* = "1", V_O = 2.4V$			-40	
			-30		-40	
	Output Short Circuit Current	$V_{CC} = Max, V_{OL} = 0V$	-30	1	-70	
			T		·	T
	$\frac{1}{1000} \text{ (BDI } \phi\phi - 15)$		2.0	10		
V _{IH}	Logic "1" Input Voltage	$V_{cc} = Min$	2.0	1.6	40	
l _{iH}	Logic "1" Input Current	$V_{CC} = Max$, $V_{IH} = 2.4V$ $V_{CC} = Max$, $V_{IH} = 5.5V$		10	40 1	
VIL	Logic "0" Input Voltage	$V_{CC} = Min$		1.4	0.8	
L _{IL}	Logic "0" Input Current	$V_{CC} = Max, V_{1L} = 0.4V$		-1.0	-1.6	
пс І _{СН}	TRI-STATE Input Current	$V_{CC} = Max, BDI EN^* = "1", V_{IH} = 2.4V$		10	40	
LL.	TRI-STATE Input Current	$V_{cc} = Max, BDI EN^* = ''1'', V_{1L} = 0.4V$		-10	-40	
	BUS INPUTS					
V _{IH}	Logic "1" Input Voltage	V _{CC} = Min	2.0	1.6		
ти I _{IH}	Logic "1" Input Current					
.14	BDI EN*, CLR, UDO EN*, CLK (ALE/8)	$V_{CC} = Max, V_{1H} = 2.4V$ $V_{CC} = Max, V_{1H} = 5.5V$		15	80 1	
	UDO EN*, CLK (ALE/16)	V _{CC} = Max, V _{IH} = 2.4V V _{CC} = Max, V _{IH} = 5.5V			120 1	
V_{L}	Logic "O" Input Voltage	V _{CC} = Min		1.4	0.8	
I _{IL}	Logic "0" Input Current BDI EN*, CLR, UDO EN*, CLK (ALE/8)	$V_{CC} = Max, V_{IL} = 0.4V$		-2.0	-3.2	
				-4.0	-4.8	
				-4.0		
	AMP VOLTAGE (ALL)	$V_{CC} \approx Min, I_{IN} = -12 \text{ mA}$	<u> </u>		-1.5	
ac ele	ectrical characteristic	S				
	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UN
SUPPLY CU				rr		
I _{CC} I _{CC}	(ALE/8) (ALE/16)	V _{CC} = Max V _{CC} = Max		100 200	144 288	
	NSFER SPECIFICATIONS (V _{CC} = 5.0V, T _A =			200	200	
NATA TRA						
DATA TRA	Maximum Clock Erequency		25	20		Δ
	Maximum Clock Frequency		25	30		N
PW _{MIN}	Minimum Pulse Width		25 20		10	Ν
PW _{MIN} t _s	Minimum Pulse Width Bus Data Input Set-Up Time			3	10	N
PW _{MIN} t _s t _H	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time		20	3 3	10	Ν
PW _{MIN} t _s t _H t _{Pd0}	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic ''0''		20	3 3 20	10 30	Ν
PW _{MIN} t _S t _H t _{Pd0} t _{Pd1}	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic ''0'' Delay to Logic ''1''	۶۵۰۵ (۱۹۹۵) ۱۳ ⁰ ۵ (۱۹۹۵)	20	3 3	10	Ν
PW _{MIN} t _S t _H t _{Pd0} t _{Pd1}	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic ''0'' Delay to Logic ''1'' MODE SPECIFICATIONS (V _{CC} = 5.0V, T _A = 2	25°C)	20	3 3 20 20	10 30 30	N
PW _{MIN} t _s t _H t _{Pd0} t _{Pd1} CONTROL	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic "0" Delay to Logic "1" MODE SPECIFICATIONS (V _{CC} = 5.0V, T _A = 2 BDI EN* Set-Up Time	25°C)	20	3 3 20 20 7	10 30 30 15	N
PW _{MIN} t _S t _H t _{Pd0} t _{Pd1}	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic ''0'' Delay to Logic ''1'' MODE SPECIFICATIONS (V _{CC} = 5.0V, T _A = 2	25°C)	20	3 3 20 20	10 30 30	N
PW _{MIN} t _S t _H t _{pd0} t _{pd1} CONTROL t _S t _H	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic "0" Delay to Logic "1" MODE SPECIFICATIONS (V _{CC} = 5.0V, T _A = 2 BDI EN* Set-Up Time	25°C)	20	3 3 20 20 7	10 30 30 15	N
PW _{MIN} ts t _H t _{pd0} t _{pd1} CONTROL ts t _H JDO EN*	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic "O" Delay to Logic "1" MODE SPECIFICATIONS (V _{CC} = 5.0V, T _A = 2 BDI EN* Set-Up Time BDI EN* Hold Time	25°C)	20 10 10	3 3 20 20 7 -7	10 30 30 15 0	N
PW _{MIN} ts t _H t _{Pd0} t _{pd1} control ts t _H UD0 EN* t _{1H}	Minimum Pulse Width Bus Data Input Set-Up Time Bus Data Input Hold Time Delay to Logic "0" Delay to Logic "1" MODE SPECIFICATIONS (V _{CC} = 5.0V, T _A = 2 BDI EN* Set-Up Time BDI EN* Hold Time Delay to Hi-Z From Active "1"	25°C)	20 10 10 3	3 3 20 20 7 -7 10	10 30 30 15 0 30	N

Delay to "0" From Clear

t_{pd R}

20

30

ns


notes

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply operating conditions.

Note 2: Unless otherwise specified the min-max limits across the 0°C to 70°C temperature range. All typicals are given for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Note 3: Only one output at a time should be shorted.

block diagrams





truth table


ALE/8 and ALE/16 (UDO EN* = 0)


	t _{n+1}		
CLR	BDI EN1* BDI EN2*	BDI	UDO
1	х	х	0
0	1	×	0 _n
0	0	1	1
0	0	0	0

switching time waveforms











Physical Dimensions



DUAL-IN-LINE PACKAGES

- (N) Devices ordered with "N" suffix are supplied in molded dual-in-line package. Molding material is EPOXY B, a highly reliable compound suitable for military as well as commercial temperature range applications. Lead material is Alloy 42 with a hot-solder-dipped surface to allow for ease of solderability.
- (J) Devices ordered with the "J" suffix are supplied in either the 14-pin, 16-pin, or 24-pin ceramic dual-in-line package. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (D) Devices ordered with the "D" suffix are supplied in glass/metal dual-in-line package. The top and bottom of the package are gold-plated kovar as are the leads. The side walls are glass, through which the leads extend forming a hermetic seal.
- (Q) Devices ordered with the "Q" suffix are supplied in a glass/metal dual-in-line with a quartz cover.







National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 (408) 732-5000 TWX: 910-339-9240

National Semiconductor GmbH

808 Fuerstenfeldbruck Industriestrasse 10 West Germany Telephone: (08141) 1371 Telex: 05-27649

REGIONAL AND DISTRICT SALES OFFICES

ALABAMA

DIXIE REGIONAL OFFICE 3322 Memorial Parkway, S.W. #67 Huntsville, Alabama 35802 (205) 881-0622 TWX: 810-726-2207

ARIZONA

***ROCKY MOUNTAIN REGIONAL OFFICE** 7353 Sixth Avenue Scottsdale, Arizona 85251 (602) 945-8473 TWX: 910-950-1195

CALIFORNIA

*NORTH-WEST REGIONAL OFFICE 2680 Bayshore Frontage Road, Suite 112 Mountain View, California 94043 (415) 961-4740 TWX: 910-379-6432

*LOS ANGELES REGIONAL OFFICE Valley Freeway Center Building 15300 Ventura Boulevard, Suite 305 Sherman Oaks, California 91403 (213) 783-8272 TWX: 910-495-1773

*SOUTHERN CALIFORNIA REGIONAL OFFICE 17452 Irvine Boulevard, Suite M Tustin, California 92680 (714) 832-8113 TWX: 910-595-1523 8333 Clairemont Mesa Blvd., Suite 213 San Diego, California 92111 (714) 565-8411 TWX: 910-335-1566

CONNECTICUT

DISTRICT OFFICE *MID-ATLANTIC REGIONAL SALES OFFICE Wilton Center Wilton, Connecticut 06897 (203) 762-0378 TWX: 710-479-3512

INTERNATIONAL SALES OFFICES

AUSTRALIA

NS ELECTRONICS PTY, LTD, Cnr. Stud Road & Mountain Highway Bayswater, Victoria 3153 Australia Telephone: 03-729-6333 Telex: 32096

BELGIUM

NATIONAL SEMICONDUCTOR BELGIUM 789 Ave. Houba de Strooper 1020 Bruxelles Telephone: 02-478-3400 Telex: 61 007 NatSem B

CANADA

NATIONAL SEMICONDUCTOR DISTRICT OFFICE 268 Wildcat Road Downview, Ontario M3J 2N5 (416) 630-5751 TWX: 610-492-1337

DENMARK

NATIONAL SEMICONDUCTOR DENMARK Nyhavn 69 1051 Copenhagen Telephone: (1) 153110 Telex: 160 39

FLORIDA

*CARIBBEAN REGIONAL OFFICE 2721 South Bayshore Drive, Suite 121 Miami, Florida 33133 (305) 446-8309 TWX: 810-848-9725

National Semiconductor (UK) Ltd.

Larkfield Industrial Estate

Greenock, Scotland Telephone: GOUROCK 33251

Telex: 778 632

ILLINOIS

WEST-CENTRAL REGIONAL OFFICE 800 E. Northwest Highway, Suite 203 Mt. Prospect, Illinois 60056 (312) 394-8040 TWX: 910-689-3346

INDIANA

NORTH-CENTRAL REGIONAL OFFICE P.O. Box 40073 Indianapolis, Indiana 46240 (317) 255-5822 TWX: 810-341-3300

MARYLAND CAPITAL REGIONAL SALES OFFICE 95 Aquahart Rd., Suite 204 Glen Burnie, Maryland 21061 (301) 760-5220 TWX: 710-867-0508

MASSACHUSETTS ***NORTH-EAST REGIONAL OFFICE** #8 Wallis Ct. Lexington, Massachusetts 02173 (617) 861-6090 TWX: 710-332-0166

MICHIGAN ***REGIONAL OFFICE** 27650 Farmington Rd. Farmington Hills, Michigan 48024 (313) 477-0400 TWX: 810-242-2902

MINNESOTA DISTRICT SALES OFFICE 8053 Bloomington Freeway, Suite 101 Minneapolis, Minnesota 55420 (612) 888-3060 Telex: 290-766

BRITAIN

NATIONAL SEMICONDUCTOR (UK) LTD. 19 Goldington Rd. Bedford Telephone: 0234-211262 TWX: 826209

FRANCE

NATIONAL SEMICONDUCTOR FRANCE EXPLORAL SEMICONDUCTC EXPANSION 10000 28 rue de la Redoute 92-260 Fountenay Aux Roses Telephone: 660.81.40 Telex: NSF 25956F+

GERMANY

NATIONAL SEMICONDUCTOR GmbH 8000 Munchen 81 Cosimastr. 4/1 Telephone: 089/915027 Telex: 05-22772

HONG KONG NS ELECTRONICS (HONG KONG) Ltd. NS ELECTRONICS (HON 11th Floor 4 Hing Yip Street Kwun Tong Kowloon, Hong Kong Telephone: 3-411241-8 Telex: 73866 NSE HK HX Cable: NATSEMI

NEW JERSEY DISTRICT SALES OFFICE 140 Sylvan Avenue Englewood Cliffs, New Jersey 07632 (201) 461-5959 TWX: 710-991-9734

AREA OFFICE 14 Commerce Drive Cranford, New Jersey 07016 (201) 272-3344 TWX: 710-996-5803

DISTRICT OFFICE 304 Haddon Avenue Haddon Field, New Jersey 08033 (609) 629-5704

NEW YORK CAN-AM REGIONAL SALES OFFICE 104 Pickard Drive Syracuse, New York 13211 (315) 455-5858

REGIONAL OFFICE (IBM only) 576 South Road, Rm. 128 Poughkeepsie, New York 12601 (914) 462-2380

оню DISTRICT SALES OFFICE

Financial South Building 5335 Far Hills, Suite 214 Dayton, Ohio 45429 (513) 434-0097 TWX: 810-459-1615 TEXAS

*SOUTH-CENTRAL REGIONAL OFFICE 13773 No. Central Expressway, Suite 1132 Dallas, Texas 75231 (214) 690-4552 TWX: 910-867-4741

WASHINGTON DISTRICT OFFICE 300 120th Avenue N.E. Building 2, Suite 205 Bellevue, Washington 98005 (206) 454-4600

ITALY

NATIONAL SEMICONDUCTOR SRL Via Alberto Mario 26 20146 Milano Telephone: (02) 4692864/4692431 Telex: 36-540

JAPAN

*NATIONAL SEMICONDUCTOR JAPAN Nakazawa Building 1-19 Yotsuya, Shinjuku-Ku 160 Tokyo, Japan Telephone: 03-359-4571 Telex: J 28592

SWEDEN NATIONAL SEMICONDUCTOR SWEDEN Sikvagen 17 13500 Tyreso-Stockholm Telephone: 08/7 1204 80 Telex: 11293

TAIWAN NS ELECTRONICS (HK) LTD. TAIWAN LIAISON OFFICE #60 Teh Hwei Street P.O. Box 68-332 Taipei Taiwan, ROC Telephone: 563354 Cable: NSTW TAIPEI

A40M95

©1975 NATIONAL SEMICONDUCTOR CORP. PRINTED IN U.S.A.

Batu Berendam Free Trade Zone Malacca, Malaysia

Telephone: 5171

NS Electronics SDN BHD

NS Electronics (PTE) Ltd. No. 1100 Lower Delta Rd. Singapore 3 Telephone: 630011 Telex: NATSEMI RS 21402

Telex: NSELECT 519 MALACCA (c/o Kuala Lumpur)