

NOVEMBER 1974 Alan J. Weissberger National Semiconductor

# THE IMP-16 IN COMMUNICATION APPLICATIONS

## INTRODUCTION

One of the most promising applications of LSI microprocessors is in the field of data communication. The improved reliability, flexibility and performance offered by these components makes them a natural for such tasks as message switching, smart terminal controllers, pre-processors and data concentrators. A microprocessor can handle many different codes, messages and line protocols; adapt to new operating requirements; and provide the needed real-time response to meet data transfer demands.

National's IMP-16 is a high performance 16-bit processor that is a very cost effective solution for data communication applications. Its powerful 16-bit instruction set, interrupt and input/output structure are the very qualities most important for these applications. The IMP-16 is equally adept at handling 8-bit character data or 16-bit arithmetic computations.

# COMMUNICATION PROCESSOR FUNCTIONS

A communication processor may be programmed to provide a wide variety of functions at each level in the network shown in *Figure 1.* Some of these functions include:

- Line protocol administration involving automatic dial-up, automatic answering and periodic polling of terminals to determine their status.
- 2. Adaptive line speed control for various speed terminals and communication lines.
- 3. Code conversion between terminals and the host processor or between dissimilar terminals.
- Message assembly, syntax checking and reformatting to improve line efficiency and real-time response by off loading the host processor.
- 5. Data compression to improve bandwidth utilization.
- 6. Error control including detection of error codes (parity, CRC, block checks), detection of open line

condition, inter character time-out, incorrect or no-poll responses, retransmission requests, and reporting unclearable errors.

- 7. Line monitoring, traffic analysis, message accounting and billing.
- 8. Task or address based message routing and switching.
- Terminal control including formatting, cursor control, recognizing keyboard strokes, filling up buffers, data conversion, hard copy printouts, etc.
- Terminal testing to locate trouble spots. Diagnostic programs can be "down line loaded" from the host or may be stored locally on a floppy disc or cassette.
- 11. Special functions such as communication instrument control, digital filtering or peripheral control.

## ESSENTIAL COMPONENTS OF COMMUNICATIONS MICROPROCESSORS

Listed below are some of the desirable features of communications oriented microprocessors:

- Multiple addressing modes with wide ranges. Indexed, indirect, immediate and relative addressing provide flexibility and simplify programming.
- Good character handling, arithmetic and logic instructions for moving, manipulating and testing bits and bytes of data.
- 3. Architectural features such as multiple accumulators, multiple index registers, status register, and internal stack. The internal stack can be used to minimize software overhead and excessive memory references during interrupt servicing and subroutine linking. When buffer memory is full temporary data may be saved on the stack.
- 4. Flexible input/output (I/O) to monitor and control different types of terminals or channels. User flags and jump condition inputs are helpful for serial I/O while parallel data transfer commands and the ability



© 1974 National Semiconductor Corp.

AN-134

to execute memory reference instructions on peripherals speeds the data flow.

- 5. Ability to handle synchronous or asynchronous communication lines.
- 6. Fast responding interrupt capabilities to meet all data transfer demands. General interrupts for simple line or terminal control, multi-level interrupts for intermixing slow and high speed devices, vectored interrupts for very fast real-time response.
- 7. Direct Memory Access (DMA) capability for throughput enhancement and high speed block transfers of data. The DMA scheme should be limited only by the buffer memory cycle time and not by the microprocessor.
- 8. Error checking features including the ability to implement a variety of error control procedures.
- Microprogrammability for special purpose instructions to improve speed and simplify assembly language programming. Code conversion, byte swapping, and Cyclic Redundancy Check (CRC) are examples of custom instructions that could be microcoded.

## ENTER THE IMP-16

The IMP-16 meets every one of the above requirements! Furthermore, its 16-bit word length makes it a more efficient data handler than currently available 8-bit processors. Let's take a closer look at 16-bits vs eight.

- As a pre-processor or front-end, a 16-bit processor increases system thorughput when communicating with the host processor. Since data is transferred as 16 parallel bits, only one instruction or DMA transfer is needed to communicate with a 16-bit host computer; two for a host with word length of up to 32 bits. An 8-bit processor would require twice as many transfers, slowing down the system.
- A 16-bit instruction word can specify many more operations than an 8-bit instruction. This makes the 16-bit processor easier to program. If an 8-bit processor executes 16-bit instructions, two memory references are required to fetch the instruction. Only

one such memory reference is required by the IMP-16, again boosting system throughput.

- 3. Any one of 64k locations can be addressed in a single instruction of a 16-bit machine. An 8-bit processor must resort to address computations involving double precision arithmetic and multiple registers to formulate 16-bit addresses.
- 4. Processing efficiency and accuracy are improved by operating on 16 bits in parallel. This is very important in error checking, making transmission line measurements, routing analysis of communication traffic, compilation of error statistics and customer billing.
- Extra bits in a word may be used for various control or security options. These might include: control or data character, source or destination message, background or foreground, terminal or channel address, odd or even parity.

## COMMUNICATIONS SYSTEM CONFIGURATIONS

In Figure 2 the IMP-16 is a front end processor for a large host computer. It is supported by its own program and buffer memories and appears as another peripheral to the host. Communication is over the host's I/O bus on a program controlled or cycle steal basis. Conventional UART's are used as the telephone line interface to the microprocessor. AN-131 provides a detailed look at the IMP-16 in this application.

A data concentrator or message switch will collect, buffer and pre-process information from several teletype or CRT terminals, and transmit that information over phone lines to a large scale computer or another terminal. The functional block diagram of Figure 3 depicts this arrangement. The terminal controller provides a parallel interface to the IMP-16. The controller makes an interrupt request when it has an input character for the IMP-16 or when it is ready to receive an output character. The interrupt controller is essentially a priority encoder which informs the processor which terminal is requesting service. The powerful IMP-16 interrupt structure (see AN-107) is extremely important for this application. General, multi-level and vectored interrupts may be implemented depending on terminal load and response time requirements.



A smart terminal or remote job entry controller is shown in Figure 4. Remote processing by the IMP-16 is more cost effective than a central site computer handling a group of dissimilar terminals. The microprocessor control program is specifically tailored to the configuration at the remote site and can handle much of the processing locally. The resultant reduction in communication traffic with the central site provides savings in line costs while improving real-time response and message security.

An 8-bit data memory (RAM) is used with a 16-bit instruction memory (ROM) in this application. This technique eliminates the need to pack and unpack 8-bit characters while retaining the performance benefits of a 16-bit processor. *Figure 5* illustrates one typical implementation.

Characters may be input from the terminal one at a time while IMP-16/host transfers may be in two character (one 16-bit word) units. This maximizes both data handling speed and throughput.

## PROGRAMMING EXAMPLES

The power and versatility of the IMP-16 instruction set enables efficient handling of a wide variety of tasks. A few examples will illustrate this point.

#### Status Monitoring

Consider the task of inputting an I/O status word from a terminal, testing the busy bit in that word and requesting data from the terminal when the bit is set. If the bit is

zero we are to continue to monitor the status word. This coding is shown in Table I.

The terminal is addressed as if it were a memory location in this example. It is assumed the terminal controller address is in accumulator 2 so that any arbitrary address can be used when accessing the status or data word from the terminal. This technique provides fast handling (5 cycles of  $7\mu$ s to obtain the data) and programming flexibility (the data can be input into any one of three accumulators) through use of the Load (LD) instruction. Note that AC2 contains the terminal controller address. The Branch-On-Condition (BOC) instruction is used to test bit 15.

In the second example (Table II) we will input the status word, test bits 0 and 1 and take appropriate action. If bit 0 is set we will input data from the terminal and store in memory; if bit 1 is set we'll store the previous data from the terminal; if neither bit is set an alternate action is taken.

This routine might be used in a terminal controller application where two terminals A and B are assigned status bits one and zero, respectively. The data that is to be stored in SAVE will come from the terminal that is ready (status bit set) with terminal B tested first. If neither terminal is ready an alternate action (possibly a recording of the condition) is taken.

To test any number of arbitrary status bits we may shift or rotate the status bit into bit positions 0, 1 or 15 and use the BOC 3, 4 or 2 instruction as required. Alternatively we can use a mask word to test bits in parallel.



; BIT 15 OF STATUS WORD IS BUSY BIT : = 0 IDLE : = 1 BUSY : ADDRESS OF TERMINAL CONTROLLER IN ACCUMULATOR 2 : STATUS = TERMINAL STATUS WORD ORDER : DATA = TERMINAL DATA WORD ORDER ; INPUT STATUS WORD ID 0. STATUS (2) 2, . -1 BOC : LOOP TILL READY 0, DATA (2) ; INPUT DATA FROM TERMINAL LD Cvcles: 14 + N(10) where N is the number of times the status bit is zero when tested (196µs for 14 cycles) Words: 3 Table II TERMB = TERMINAL B DATA ORDER ; TERMINAL CONTROLLER ADDRESS IN ACCUMULATOR 2 ; PREVIOUS TERMINAL A DATA IN ACCUMULATOR 1 LD 0. STATUS (2) ; TEST BITO - BRANCH IF TERMINAL B BOC 3 GDATA : TEST BIT1 - BRANCH IF TERMINAL A 4 GDATA + 1 BOC ; TAKE ALTERNATE ACTION HERE . . GDATA: LD 1, TERMB (2) ; GET TERMINAL B DATA : STORE THE DATA ST 1. SAVE : MEMORY LOCATION RESERVED FOR SAVE . = . + 1 : TERMINAL DATA \_ \_ \_ \_ \_ \_ - - - - -Cycles: 21 if bit 0 set (29.4µs) (35µs) 25 if bit 1 set 13 if neither bit set (18.2µs) Words<sup>.</sup> 6

Table I

Note: Execution time is based on 1.4µs/cycle.

## Bit Masking

In the example of Table III the status word is inputted and bits are tested for zero via the Skip if AND is Zero (SKAZ) instruction. If any bit is set, data will be input from a peripheral and added to the partial sum in accumulator 2. Note that peripheral input and addition are done in one instruction which takes only five cycles  $(7\mu s)$ .

#### Data Transmission

After assembling a message block, characters must be transferred to the host or communications line. Using load (LD) and store (ST) instructions an effective rate of 130k 8-bit chars/sec (1.04 Megabits/sec) is achieved. This requires a great deal of program storage and is therefore not efficient for large data transfers.

The program controlled loop in Table IV will provide an effective transfer rate of almost 80k characters/second while using only five memory words for instructions. Two 8-bit characters are read from memory and sent out. Up to 127 16-bit words (254 characters) could be transmitted in this fashion.

There are 18 cycles in the loop. To transfer 100 8-bit characters (50 words) takes 901 cycles or 1261.4 $\mu$ s. Thus one character is transferred in 12.614 $\mu$ s providing a transfer rate of approximately 79.4k chars/sec. This provides double the throughput of an 8-bit processor with equal cycle speed.

Data transmission may be speeded up at the expense of program storage. Placing more LD and ST instructions in the loop and decrementing accumulator 2 by the number of pairs of these instructions makes the loop control instructions less of a factor in the data transfer. The actual speed vs memory tradeoff is resolved by analyzing system throughput requirements.

#### Message Routing and Interrupt Handling

A message switch is responsible for assigning messages to communication lines or local terminals. Assume that each bit set in a message identification word corresponds to a message which is to be serviced by the corresponding line or terminal. Up to 16 messages are to be serviced in a prioritized fashion, with bit 0 assigned the highest priority. Coding is shown in Table V.

This routine may also be used for interrupt servicing with the Interrupt Select Status Word replacing MESGID (3). The ISCAN is an extended IMP-16 instruction which shifts bits out of accumulator one until a one is detected. The number of shifts is added to accumulator two and the next instruction is skipped if accumulator one is not zero. Otherwise, the next instruction is executed.

#### Error Control

Cyclic Redundancy Check (CRC) is a very efficient method of accounting for transmission errors in the data link. All single bit odd number errors, all double

errors, all burst errors less than the length of the CRC word and most of the burst errors longer than the CRC word can be detected.

The algorithm and associated IMP-16 coding in *Figures* 6a and 6b implement a CRC process on parallel 16-bit data. The generation polynomial chosen for this example is  $1 + x^5 + x^{12} + x^{16}$ , and the initial conditions are defined to cause the CRC word to start with all 1's.

The time required to go through the main loop of the program is about  $582\mu$ s for 16 bits; this works out to about  $37\mu$ s per bit per check, comparing quite favorably with corresponding minicomputer rates. The 16-bit format of the IMP-16 microprocessor is largely responsible for the efficiency of the instruction set and the resulting speed of execution of programs.

## MEASURING PERFORMANCE

A good yardstick for evaluating data throughput is provided by measuring the time required to transfer a byte (or other convenient unit of data) of information from a peripheral device to a system memory under control of the microprocessor. This operation involves addressing the device, addressing the memory location, executing the data transfer and updating the memory address. The resulting time can be expressed conveniently as a bit rate (kilobits or megabits per second).

The IMP-16 microprocessor has a throughput rate of 1.04 Megabits measured on this basis. As comparison, other microprocessors range from 75 Kbits (4-bit machines) to 840 Kbits (8-bit machines).

		Та	able III	
; TERMIN	AL CONTRO	OLLER ADDRESS I	N ACCUMULATOR 2	
; PARTIA	L SUM IN A	CCUMULATOR 3		
	LD	0, STATUS (2)	; INPUT STATUS WORD	
	SKAZ	0, MASK	; MASK & TEST FOR 0	
	ADD	3, DATA (2)	; ADD PERIPHERAL DATA TO AC3	
	•			
	•			
	•			
MASK:	. WORD	X'F51A	; MASK 9 BITS	
	Cycles:	10 if masked bit	s are zero (14μs)	
		17 if any masked	d bit is one (23.8µs)	
	Words:	4		
		Т	able IV	
NWORDS OUT = A	= NUMBER DDRESS OF	OF WORDS TO B	E TRANSFERRED	
	LD	3, OUTADR	; HOST ADDRESS IN AC3	
	LI	2, NWORDS	; NO. WORDS TO BE TRANSMITTED	
LOOP:	LD	0, IN -1(2)	; 16 BIT WORD FROM BUFFER MEMORY	
	ST	0, OUT (3)	; OUTPUT THE WORD TO HOST	
	AISZ	2, -1	; DECREMENT & TEST = 0	
	JMP	LOOP	; LOOP BACK	
	•			
	•		; TRANSMISSION COMPLETE	
	•			
	.BSECT			
IN:	. = . + NWORDS		; NUMBER OF WORDS IN BUFFER MEMORY	
OUTADR	. WORD	X'4000	; ADDRESS OF HOST COMPUTER	
		т	able V	
MESGID : ; (OUTAD	= MESSAGE () IN ACCU	ID WORD ORDER JMULATOR 3		
	LD	2, ADTABL	; ADDRESS OF POINTER TABLE IN AC	
	LD	1, MESGID	(3) ; INPUT MESSAGE ID WORD	
CHECK:	ISCAN	J	; SCAN FOR BIT = 1	
	JMP	NOMESG	; NO MESSAGES LEFT	
	JSR	@ (2)	; SERVICE THE MESSAGE	
	JMP	CHECK	; LOOP BACK	
NOMESG:	•			
	•			
	•			
	•			
	•			
ADTABL:	. WOI	RD TABLE-1	; ADDRESS OF POINTER TABLE	
TABLE:	. WOI	RD LINE 1	; ADDRESS OF LINE 1 SUBROUTINE	
	•	•	•	
	•	•	•	
	•	•		
	. woi	RD LINE 16	; ADDRESS OF LINE 16 SUBROUTINE	

In conclusion, it can be seen that the characteristics of data is increased flexibility, performance and throughput. the IMP-16 make it adaptable to various communication The potential and power of the IMP-16 can be used to environments. The results of 16-bit operations on 8-bit serve a wide segment of the communication market. SETUP: COUNT ← 16 ; INITIALIZE BIT COUNT CBC \* -1 ; INITIALIZE CRC WORD 1021<sub>16</sub> + ; BINARY EQUIVALENT OF CRC POLYNOMINAL POLY LOOP: (A) ← DATA(7) ★ CRC(15) CRC ← 1 CRC IF A THEN CRC + CRC + POLY DATA ← <sup>↑</sup><sub>0</sub> DATA COUNT ← COUNT -1 IF COUNT ≠ 0, GO TO LOOP GET NEXT DATA WORD FIGURE 6a. CRC Algorithm CRCSHI TITLE CRCSHIFT 1 2 7 0003 ODD 3 = 0002 SEL 4 2 5 8 8 8 A CYOV = 10 6 7 .15 R FCRC NORMAL RETURN 8 AC0=CRC IN 2 8 BIT BYTES. 9 ON ENTRY 10 AC3= ADDRESS OF P(X). 11 AC2 = G(X)12 AC0= NUMBER OF BYTES +2 IN P(X). IF NUMBER OF BYTES ARE ODD 13 14 FIRST BYTE IS IN BITS 8 TO 15 15 BITS 6 TO 7 ARE ZERO. 16 17 FCRC: 18 0000 AD18 A ST 3, POINT STORE POINTER TO LIST. 19 0001 1315 A BBC ODD; SEXTB SET EXTRA BYTE 28 8882 4F18 A ;SET BIT COUNT. LI 3.16 LETSG 21 22 0003 5CFF A SHR 0,1 MAKE MORD COUNT 23 8884 A115 A 0.00000 STORE WORD COUNT. ST 24 0005 4CFF A 1 T R. -1 GET INITIAL COND OF REG. 25 8086 2101 A JMP . + 2 FIRST TIME. 26 CROBK 27 8007 4F10 A LI 3,16 SET BIT COUNT 28 0008 9510 A 1, @POINT GET NEXT P(X) TERM LD 29 0009 730F A ISZ POINT **UPDATE ADDRESS** 30 CRC: 31 000A 3000 A RADD 0,0 SHIFT CRC WORD 000B 1407 32 Ĥ BOC CYOV/CK1 BRANCH IF MSB IS A 1. 33 000C 3500 A RADD 1,1 SHIFT ACT 1 LEFT. CYOV, XOR 34 000D 1407 A 306 ; IF MSB A 1 DO XOR. 35 0UT : 36 000E 48FF A AISZ 3, -1 CHECK IF NEW WORD NEEDED. 37 000F 21FA A .INP CRC ; NO. 38 0010 7D09 A DSZ WORDC UP DATE WORD COUNT, SKIP IF DONE. 39 0011 21F5 A >KEEP GOING.
>DONE RETURN JH P CRCBK 0012 0200 A 49 RTS 41 CK1: 42 0013 3500 A RADI 1.1 SHIFT LEFT 1. 43 0014 1AF9 A 80 C CYOV, OUT ; IF MSB =0 DO XOR. 44 XOR: 45 0015 3882 A 8X08 HOW YOR. 2.8 46 0016 21F7 A JMP OUT GET NEXT. 47 SEXT8: 48 0017 4F08 A LI 3,8 SET BIT COUNT TO 8. 49 0018 21EA A JNP LETSG 50 51 8819 8888 4 POINT ផតខ្លា ø 52 001A 0009 A WORDC: . WORD Й 53 54 8888 END FIGURE 6b. CRC Coding Manufactured under one or more of the following U.S. patents: 3083262, 3189758, 3231797, 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765, 3560218, 3571630, 3575609, 3593069, 3593069, 3597540, 3607469, 3631312, 3633052, 3638131, 3648071, 3551585, 3693248.

National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, California 95051, (408) 732-5000/TWX (910) 339-9240 National Semiconductor GmbH 808 Fuerstenfeldbruck, Industriestrasse 10, West Germany, Tele. (08141) 1371/Telex 05-27649 National Semiconductor (UK) Ltd.

Larkfield Industrial Estate, Greenock, Scotland, Tele. (0475) 33251/Telex 778-632



National does not assume any responsibility for use of any circuity described; no circuit patent licenses are implied; and National reserves the right, at any time without notice, to change said circuity.

AN-134