# Clock Generation and Support (CGS™) Design <br> Databook 

# CLOCK GENERATION AND SUPPORT DATABOOK 

1994 Edition

Definitions and Test Philosophy
Collateral and Support Tools
CGS Product Overview

## Datasheets

Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

ABiCTM
AbuseableTM
AnadigTM
APPSTM
ARi ${ }^{1 \text { TM }}$
ASPECTTM
AT/LANTICTM
Auto-Chem DeflasherTM
ВСРтм
BI-FETTM
BI-FET IITM
BI-LINETM
BIPLANTM
BLCTM
BLXTM
BMACTM
Brite-LiteTM
BSITM
BSI-2TM
CDDTM
CDLTM
CGSTM
CIMTM
CIMBUSTM
CLASICTM
COMBO ${ }^{\circ}$
COMBO ITM
COMBO IITM
COPSTM microcontrollers
CRDTM
CSNITM
CTITM
CYCLONETM
DA4TM
DENSPAKTM
DIBTM
DISCERNTM
DISTILLTM
DNR ${ }^{\text {® }}$
DPVMTм
E2CMOSTM
ELSTARTM
Embedded System
ProcessorTM
EPTM
E-Z-LINKTM
FACTTM
FACT Quiet SeriesTM
FAIRCADTM
FairtechTM
FAST®
FASTrM
FlashTM
GENIXTM
GNXTM
GTOTM
HEX 3000TM
HPCTM
HyBalTM
I3L©
ICMTM
Integral ISETM
IntelisplayTM
Inter-LERICTM
Inter-RICTM
ISETM
ISE/O6TM
ISE/OBTM
ISE/16TM
ISE32TM
ISOPLANARTM
ISOPLANAR-ZTM
LERICTM
LMCMOSTM
M2CMOSTM
MacrobusTM
MacrocomponentTM
MACSITM
MAPLTM
MAXI-ROM®
MicrobusTM data bus
MICRO-DACTM
$\mu$ talkerTM
MicrotalkerTM
MICROWIRETM
MTM

| MICROWIRE/PLUSTM | SERIES/800 ${ }^{\text {TM }}$ |
| :---: | :---: |
| MOLETM | Series 32000* |
| MPATM | SIMPLE SWITCHERTM |
| MSTTM | SNITM |
| Naked-87M | SNICTM |
| National ${ }^{\text {® }}$ | SofChektm |
| National Semiconductor* | SONICTM |
| National Semiconductor | SPiKetm |
| Corp. ${ }^{\text {c }}$ | SPIRETM |
| NAX 800 ${ }^{\text {TM }}$ | Staggered Refresh'M |
| Nitride Plus ${ }^{\text {TM }}$ | STARTM |
| Nitride Plus OxidetM | Starlink ${ }^{\text {TM }}$ |
| NMLTM | STARPLEXTM |
| NOBUSTM | ST-NICTM |
| NSC800'm | SuperATtm |
| NSCISETM | Super-Block ${ }^{\text {TM }}$ |
| NSX-16TM | SuperChip ${ }^{\text {cm }}$ |
| NS-XC-16TM | Superl/OTM |
| NTERCOMTM | SuperScriptm |
| NURAM ${ }^{\text {TM }}$ | SYS32TM |
| OPALTM | TapePak ${ }^{\text {® }}$ |
| OXISSTM | TDSTM |
| P2CMOSTM | TeleGateTM |
| Perfect Watch ${ }^{\text {TM }}$ | The National Anthem ${ }^{\text {® }}$ |
| PLANTM | TLCTM |
| PLANARTM | TrapezoidalTM |
| PLAYERTM | TRI-CODETM |
| PLAYER + TM $^{\text {m }}$ | TRI-POLYTM |
| Plus-2TM | TRI-SAFETM |
| Polycraft ${ }^{\text {TM }}$ | TRI-STATE ${ }^{\text {® }}$ |
| РОPTM | TROPICTM |
| Power + ControlTM | Tropic Pele'tM |
| POWERPlanarTM | Tropic Reeftm |
| QSTM | TURBOTRANSCEIVERTM |
| QUAD3000'm | VIPTM |
| Quiet Seriestm | VR32TM |
| QUIKLOOKTM | WATCHDOGTM |
| RATTM | ХMOSTM |
| RICTM | XPUTM |
| RICKITTM | Z STARTM |
| RTX16TM | 883B/RETSTM |
| SCANTM | 883S/RETSTM |
| SCXTM |  |

80395TM, 386DXTM, i386TM and i486TM are trademarks of Intel Corporation.
PowerPCTM is a trademark of International Business Machines Corp.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

NationalSemiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 1-800-272-9959 TWX (910) 339-9240
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

## Clock Generation \& Support (CGSTM) Family

## Introduction

National Semiconductor has developed this handbook to help customers with the design of high-speed clock applications. It contains complete and comprehensive device performance data to assist designers and component engineers in their unique clock distribution applications. Included are skew performance specifications developed by National Semiconductor and discussion of the significance of these specifications as they relate to the end system. Also shown are the Clock Generation and Support (CGS) product's typical and maximum specifications and product functionality and additional characterization data such as power vs frequency, skew performance for unbalanced loads, and derating curves which show the skew performance for balanced output loads across frequency and load. A discussion on clock modeling and its importance in system design along with the required information for modeling is also provided. Finally, criteria for selection is presented with data sheets for National's currently available CGS products.
Clock Generation and Support has become one of the key design areas enabling today's CISC and RISC based systems to obtain maximum operating frequencies. The primary goal of the system clock is to deliver a clock signal to each component's input pins which meets the system's requirements for: signal skew; acceptable waveshape (rise and fall time, overshoot, undershoot, voltage swings), and stability (cycle-to-cycle). The components of clock skew include both intrinsic skew (pin-to-pin skew within a single chip) and extrinsic skew (clock skew generated from trace routing and loading).
National's CGS product strategy is to develop devices to meet customer needs for high speed clock generation and support applications. What CGS offers today is a series of optimal solutions for clock distribution applications requiring devices with high fanout and with guaranteed skew specifications.
For any additional information on device performance or future product availability please contact the National Customer Response Center at 1-800-CRC-9959 or your local sales office.

## Product Status Definitions

## Definition of Terms

| Data Sheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or <br> In Design | This data sheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Prelliminary | First <br> Production | This data sheet contains preliminary data, and supplementary data will <br> be published at a later date. National Semiconductor Corporation <br> reserves the right to make changes at any time without notice in order <br> to improve design and supply the best possible product. |
| No <br> Identification <br> Noted | Full <br> Production | This data sheet contains final specifications. National Semiconductor <br> Corporation reserves the right to make changes at any time without <br> notice in order to improve design and supply the best possible product. |
| Obsolete: | Not In Production | This data sheet contains specifications on a product that has been <br> discontinued by National Semiconductor Corporation. The data sheet <br> is printed for reference information only. |

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

## Table of Contents

Alphanumeric Index ..... vii
Clock Generation and Support Selection Index ..... ix
Section 1 Definitions and Test Philosophy
Test Philosophy ..... $1-3$
Clock Skew ..... 1-3
Sources of Clock Skew ..... $1-4$
Clock Duty Cycle ..... 1-4
Definition of Parameters ..... $1-5$
tosth ..... 1-5
toshl ..... $1-5$
tps ..... 1-6
tost ..... 1-7
tpV ..... 1.8
Section 2 Collateral and Support Tools
High Speed Digital Design Process ..... 2-3
Collateral and Support Tools ..... 2-4
Clock Modeling ..... 2-4
Section 3 CGS Product Overview
CGS Product Overview ..... 3-3
Section 4 Datasheets
LOW SKEW CLOCK BUFFERS/DRIVERS
100310 Low Skew 2:8 Differential Clock Driver ..... 4-66
100311 Low Skew 1:9 Differential Clock Driver ..... $4-71$
100315 Low Skew Quad Differential Clock Driver ..... 4-76
CGS74B303 Octal Divide-by-2 Skew Clock Driver ..... 4-37
CGS74B304 Octal Divide-by-2 Skew Clock Driver ..... 4-41
CGS74B305 Octal Divide-by-2 Skew Clock Driver ..... 4-46
CGS74CT2524 1-to-4 Minimum Skew (450 ps) Clock Driver ..... 4-3
CGS74LCT2524 1-to-4 Minimum Skew ( 450 ps) 3V Clock Driver ..... 4-8
CGS74B2525 1-to-8 Minimum Skew Clock Driver (Bipolar) ..... 4-12
CGS74C2525/2526 1-to-8 Minimum Skew Clock Drivers (CMOS) ..... 4-17
CGS74CT2525/2526 1-to-8 Minimum Skew Clock Drivers (CMOS TTL Compatible) ..... 4-17
CGS74CT2527 1-to-8 Minimum Skew ( 450 ps) Clock Driver ..... 4-23
CGS64/74B2528 1-to-10 Minimum Skew (550 ps) Clock Drivers ..... 4-28
CGS64/74B2529 1-to-10 Minimum Skew ( 550 ps) Clock Drivers ..... 4-33
CGS100P2530/2531 PECL-TTL 1-to-10 Minimum Skew Clock Drivers ..... 4-51
CGS2534V Commercial, CGS2534TV Industrial Quad Memory Array Clock Drivers ..... 4-56
CGS2535/2536V Commercial, CGS2535/2536TV Industrial Quad Memory Array Clock Drivers ..... 4-59
CGS2537V Commercial, CGS2537TV Industrial Quad Memory Array Clock Drivers ..... 4-62
LOW SKEW PLL CLOCK GENERATORS
CGS700V Commercial Low Skew PLL 1-to-8 CMOS Clock Driver ..... $4-82$
CGS701V Commercial, CGS701TV Industrial Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-88
CGS64/74C/CT/LCT 800/801/802 Low Skew PLL 1-to-8 CMOS Clock Drivers ..... $4-93$
VIDEO CLOCK GENERATORS
54ACT/74ACT715 • LM1882, 54ACT/74ACT715-R • LM1882-R Programmable Video Sync Generators ..... 4-128
CGS410 Programmable Video Pixel Clock Generator ..... 4-103
LM1881 Video Sync Separator ..... 4-120

## Table of Contents ${ }_{\text {(coninuse) }}$

Section 4 Datasheets (Continued)
CRYSTAL CLOCK GENERATORS
CGS3311/3312/3313/3314/3315/3316/3317/3318/3319 CMOS Crystal ClockGenerators4-140
CGS3321/3322 CMOS Crystal Clock Generators ..... 4-148
Section 5 Physical Dimensions
Ordering Codes ..... 5-3
Physical Dimensions ..... 5-4
BookshelfDistributors

## Alpha-Numeric Index

54ACT715 Programmable Video Sync Generator ..... 4-128
54ACT715-R Programmable Video Sync Generator ..... 4-128
74ACT715 Programmable Video Sync Generator ..... 4-128
74ACT715-R Programmable Video Sync Generator ..... 4-128
100310 Low Skew 2:8 Differential Clock Driver ..... 4-66
100311 Low Skew 1:9 Differential Clock Driver ..... 4-71
100315 Low Skew Quad Differential Clock Driver ..... 4-76
CGS Product Overview ..... 3-3
CGS64B2528 1-to-10 Minimum Skew ( 550 ps) Clock Driver ..... 4-28
CGS64B2529 1-to-10 Minimum Skew ( 550 ps) Clock Driver ..... 4-33
CGS64C800 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64C801 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64C802 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64CT800 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64CT801 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64CT802 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64LCT800 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64LCT801 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS64LCT802 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74B303 Octal Divide-by-2 Skew Clock Driver ..... 4-37
CGS74B304 Octal Divide-by-2 Skew Clock Driver ..... 4-41
CGS74B305 Octal Divide-by-2 Skew Clock Driver ..... 4-46
CGS74B2525 1-to-8 Minimum Skew Clock Driver (Bipolar) ..... 4-12
CGS74B2528 1-to-10 Minimum Skew ( 550 ps) Clock Driver ..... 4-28
CGS74B2529 1-to-10 Minimum Skew ( 550 ps) Clock Driver ..... 4-33
CGS74C800 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74C801 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74C802 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74C2525 1-to-8 Minimum Skew Clock Driver (CMOS) ..... 4-17
CGS74C2526 1-to-8 Minimum Skew Clock Driver (CMOS) ..... 4-17
CGS74CT800 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74CT801 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74CT802 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74CT2524 1-to-4 Minimum Skew ( 450 ps) Clock Driver ..... 4-3
CGS74CT2525 1-to-8 Minimum Skew Clock Driver (CMOS TTL Compatible) ..... 4-17
CGS74CT2526 1-to-8 Minimum Skew Clock Driver (CMOS TTL Compatible) ..... 4-17
CGS74CT2527 1-to-8 Minimum Skew ( 450 ps) Clock Driver ..... 4-23
CGS74LCT800 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74LCT801 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74LCT802 Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-93
CGS74LCT2524 1-to-4 Minimum Skew ( 450 ps) 3V Clock Driver ..... 4-8
CGS100P2530 PECL-TTL 1-to-10 Minimum Skew Clock Driver ..... 4-51
CGS100P2531 PECL-TTL 2-to-10 Minimum Skew Clock Driver ..... 4-51
CGS410 Programmable Video Pixel Clock Generator ..... 4-103
CGS700V Commercial Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-82
CGS701TV Industrial Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-88
CGS701V Commercial Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-88
CGS2534TV Industrial Quad Memory Array Clock Driver ..... 4-56
CGS2534V Commercial Quad Memory Array Clock Driver ..... 4-56
CGS2535TV Industrial Quad Memory Array Clock Driver ..... 4-59
CGS2535V Commercial Quad Memory Array Clock Driver ..... 4-59
Alpha-Numeric Index ${ }_{\text {(Coniniueos) }}$
CGS2536TV Industrial Quad Memory Array Clock Driver ..... 4-59
CGS2536V Commercial Quad Memory Array Clock Driver ..... 4-59
CGS2537TV Industrial Quad Memory Array Clock Driver ..... 4-62
CGS2537V Commercial Quad Memory Array Clock Driver ..... 4-62
CGS3311 CMOS Crystal Clock Generator ..... 4-140
CGS3312 CMOS Crystal Clock Generator ..... 4-140
CGS3313 CMOS Crystal Clock Generator ..... 4-140
CGS3314 CMOS Crystal Clock Generator ..... 4-140
CGS3315 CMOS Crystal Clock Generator ..... 4-140
CGS3316 CMOS Crystal Clock Generator ..... 4-140
CGS3317 CMOS Crystal Clock Generator ..... 4-140
CGS3318 CMOS Crystal Clock Generator ..... 4-140
CGS3319 CMOS Crystal Clock Generator ..... 4-140
CGS3321 CMOS Crystal Clock Generator ..... 4-148
CGS3322 CMOS Crystal Clock Generator ..... 4-148
LM1881 Video Sync Separator ..... 4-120
LM1882 Programmable Video Sync Generator ..... 4-128
LM1882-R Programmable Video Sync Generator ..... 4-128

| Device | Vcc | Frequency (MHz) | TOS (pS) | No. of Outputs | $\mathrm{T}_{\text {RISE }} / \mathrm{T}_{\text {FALL }}$ | Technology | Grade | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOW SKEW CLOCK BUFFERS/DRIVERS |  |  |  |  |  |  |  |  |
| CGS74CT2524 | 4.5-5.5 | 100 | 450 | 1/4 | 1.5/1.5 | TTL/CMOS | Com/Ind | 8 Pin M, N |
| CGS74LCT2524 | 3.0-3.6 | 45 | 450 | 1/4 | 1.5/1.5 | TTL/CMOS | Com/Ind | 8 Pin M,N |
| CGS74B2525 | 4.5-5.5 | 50 | 1000 | 1/8 | 1.9/1.2 | TTL | Com/Ind/Mil | $14 \mathrm{Pin} M, N$ |
| CGS74C2525 | 4.5-5.5/3.0-3.6 | 50 | 700 | 1/8 | 1.1/1.1 | CMOS | Com/Ind/Mil | 14 Pin M, N |
| CGS74CT2525 | 4.5-5.5/3.0-3.6 | 50 | 700 | 1/8 | 1.1/1.1 | TTL/CMOS | Com/Ind/Mil | 14 Pin M, N |
| CGS74C2526 | 4.5-5.5/3.0-3.6 | 50 | 700 | $2 / 8$ | 1.1/1.1 | cMOS | Com/Ind/Mil | 16 Pin M, N |
| CGS74CT2526 | 4.5-5.5/3.0-3.6 | 50 | 700 | $2 / 8$ | 1.1/1.1 | TTL/CMOS | Com/Ind/Mil | 16 Pin M, N |
| CGS74CT2527 | 4.5-5.5 | 100 | 550 | 1/8 | 1.1/1.1 | TTL/CMOS | Com/Ind | 28 Pin V |
| CGS74B2528 | 4.5-5.5 | 80 | 550 | 1/10 | 1.5/1.5 | TTL | Com/Ind | 16 Pin M,N,V |
| CGS74B2529 | 4.5-5.5 | 80 | 550 | 2/10 | 1.5/1.5 | TTL | Com/Ind | 16 Pin M, N, V |
| CGS100P2530 | 4.5-5.5 | 70 | 550 | 1/10 | 1.5/1.5 | PECL | Com/Ind | 28 Pin V |
| CGS100P2531 | 4.5-5.5 | 70 | 550 | 2/10 | 1.5/1.5 | PECL | Com/Ind | $28 \operatorname{Pin} V$ |
| CGS74B303 | 4.5-5.5 | 110 | 1000 | 1/8 | 2.0/2.0 | TTL | Com/Ind | 28 Pin V, 16 Pin M, N |
| CGS74B304 | 4.5-5.5 | 110 | 900 | 1/8 | 2.0/2.0 | TTL | Com/Ind | 28 Pin V, 16 Pin M, N |
| CGS74B305 | 4.5-5.5 | 130 | 750 | 1/8 | 2.0/2.0 | TTL | Com/Ind | 28 Pin V, 16 Pin M, N |
| CGS2534 | 4.75-5.25 | 100 | 500 | 4/16 | 1.5/1.5 | TTL | Com/Ind | 28 Pin V |
| CGS2535 | 4.5-5.5/3.0-3.6 | 85 | 500 | 4/16 | 1.5/1.5 | TTL/CMOS | Com/Ind | 28 Pin V |
| CGS2536 | 4.5-5.5/3.0-3.6 | 85 | 500 | 4/16 | 1.5/1.5 | TTL/CMOS | Com/Ind | $28 \mathrm{Pin} V$ |
| CGS2537 | 4.75-5.25 | 100 | 500 | 4/16 | 1.5/1.5 | TTL | Com/Ind | 28 Pin V |
| 100310 | ECL | 750 | 75 | 2/8 | 0.75/0.75 | ECL | Com/Ind | 28 Pin Q |
| 100311 | ECL | 750 | 75 | 1/9 | 0.75/0.75 | ECL | Com/Ind | 28 Pin Q |
| 100315 | ECL | 750 | 75 | 2/4 | 0.75/0.75 | ECL | Com/Ind | 16 Pin F,S |
| LOW SKEW PLL CLOCK GENERATORS |  |  |  |  |  |  |  |  |
| CGS74C800/801/802 | 4.5-5.5 | 130 | 500 | 2/8 | 1.5/1.5 | cmos | Com/Ind | 28 Pin V |
| CGS74CT800/801/802 | 4.5-5.5 | 130 | 500 | $2 / 8$ | 1.5/1.5 | TTL/CMOS | Com/Ind | $28 \mathrm{Pin} V$ |
| CGS74LCT800/801/802 | 3.0-3.6 | 100 | 500 | $2 / 8$ | 1.5/1.5 | TTL/CMOS | Com/Ind | 28 Pin V |
| CGS700 | 4.5-5.5 | 160 | 500 | $2 / 9$ | 1.5/1.5 | CMOS | Com | 28 Pin V |
| CGS701 | 4.5-5.5 | 160 | 500 | $2 / 7$ | 1.5/1.5 | CMOS | Com/Ind | 28 Pin V |
| VIDEO CLOCK GENERATORS |  |  |  |  |  |  |  |  |
| CGS410 | 4.75-5.25 | 135 | N/A | 1/2 | 4 | cMOS | Com | 28 Pin V |
| LM1881 | 5-12 | 150 (kHz) | N/A | N/A | N/A | CMOS | Com/Mil | 8 Pin M, N |
| LM1882 | 4.5-5.5 | 130 | N/A | N/A | N/A | CMOS | Com | 20 Pin M, N, L |
| CRYSTAL CLOCK GENERATORS |  |  |  |  |  |  |  |  |
| CGS3310-19 | 4.5-5.5 | 110 | N/A | 1/1 | 1-4 (pgmable) | CMOS | Com/Ind | 8 Pin M |
| CGS3321-22 | 4.5-5.5 | 110 | N/A | 1/1 | 1-4 (pgmable) | CMOS | Com/Ind | 8 Pin M |

## $\approx \underset{\text { Namiconductor }}{ }$

Clock Generation and Support Selection Index

Note 1: Frequency is maximum MHz .
Note 2: TOS is the maximum LH or HL pin-to-pin skew in picoseconds.
Note 3: $T_{\text {RISE }}$ and $T_{\text {FALL }}$ numbers are maximum edge rates in picoseconds.

Section 1

## Definitions and

Test Philosophy

Section 1 ContentsTest Philosophy1-3
Clock Skew ..... 1-3
Sources of Clock Skew ..... 1-4
Clock Duty Cycle ..... 1-4
Definition of Parameters ..... 1-5
tosLh ..... 1-5
toshl ..... 1-5
$t_{p s}$ ..... 1-6
tost ..... 1-7
tpV ..... 1-8

## Definitions and Test Philosophy

## Test Philosophy

Minimizing output skew is a key design criteria in today's high-speed clocking schemes. National has incorporated new skew specifications into the CGS family of devices. National's test philosophy is to fully test guarantee all the available skew specifications in order to help clock designers optimize their clock budgets. In addition to these specifications, National's CGS family also provides extensive bench performance data for skew, rise and fall times, and duty cycle over various output and input conditions in order to provide designers real-life performance data.
This section provides general definitions and examples of skew and then discusses National's CGS bench performance methods and examples. The actual performance data can be found in Section 3.

## CLOCK SKEW

Skew is the variation of propagation delay differences between output clock signal(s).

## Example:

If signal appears at out \#1 in 3 ns and in 4 ns at output \#5, the skew is 1 ns .


FIGURE 1-1. Clock Output Skew
Without skew specifications, a designer must approximate timing uncertainties. Skew specifications have been created to help clock designers define output propagation delay differences within a given device, duty cycle and device-to-device delay differences.

## SOURCES OF CLOCK SKEW

Total system clock skew includes intrinsic and extrinsic skew. Intrinsic skew is defined as the differences in delays between the outputs of device(s). Extrinsic skew is defined as the differences in trace delays and loading conditions.


FIGURE 1-2. Sources of Clock Skew
Example: 50 MHz Clock signal distribution on a PC Board.

> 50 MHz signals produces 20 ns clock cycles Total system skew budget $=10 \%$ of clock cycle* $=2 \mathrm{~ns} \rightarrow \quad 2 \mathrm{~ns}$ If extrinsic skew $=1 \mathrm{~ns} \rightarrow-1 \mathrm{~ns}$
> Device skew (intrinsic skew) must be less than $1 \mathrm{~ns}!\leftarrow \quad 1 \mathrm{~ns}$
> -Clock Design Rule of thumb.

## CLOCK DUTY CYCLE

- Clock Duty Cycle is a measure of the amount of time a signal is High or Low in a given clock cycle.


TL/F/10942-59
Duty Cycle $=\mathrm{t} / \mathrm{T} \cdot \mathbf{1 0 0 \%}$
FIGURE 1-3. Duty Cycle Calculation
Clock Signal


## Example:

$t_{\text {HIGH }}$ and $t_{\text {LOW }}$ are each $50 \%$ of the clock cycle therefore the clock signal has a Duty Cycle of 50/50\%.

FIGURE 1-4. Clock Cycle

- Clock skew effects the Duty Cycle of a signal.


FIGURE 1-5. Clock Skew

TL/F/10942-56
Example: 50 MHz clock distribution on a PC board.
Skew must be guaranteed less than 1 ns at 50 MHz to achieve 55/45\% Duty Cycle requirements of core silicon!

TABLE 1-I

| System <br> Frequency | Skew | $\mathbf{t}_{\text {HIGH }}$ | tLOW |  | Duty Cycle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 MHz | 0 ns | 10 ns | 10 ns | $50 / 50 \%$ | $\leftarrow$ | Ideal Duty Cycle (50/50\%) occurs for zero skew. |
| 50 MHz | 2 ns | 12 ns | 8 ns | $60 / 40 \%$ |  |  |
| 50 MHz | 1 ns | 11 ns | 9 ns | $55 / 45 \%$ |  | Note that at lower frequencies, the skew budget is not as tight <br> and skew does not effect the Duty Cycle as severely as seen at <br> higher frequencies. |
| 33 MHz | 2 ns | 17 ns | 15 ns | $55 / 45 \%$ |  |  |
|  |  |  |  |  |  |  |

## Definition of Parameters

## $\mathbf{t}_{\text {OSLH, }} \mathrm{t}_{\mathrm{OSHL}}$ (Common Edge Skew)

$t_{\text {OSHL }}$ and toSLH are parameters which describe the delay from one driver to another on the same chip. This specification is the worst-case number of the delta between the fastest to the slowest path on the same chip. An example of where this parameter is critical is the case of the cache controller and the CPU, where both units use the same transition of the clock. In order for the CPU and the controller to be synchronized, tosLH/HL needs to be minimized.

## Definition

${ }^{\text {toSHL}}$, tOSLH (Output Skew for High-to-Low Transitions):
$\mathbf{t}_{\text {OSHL }}=\mid \mathrm{t}_{\text {PHL }}$ MAX $-\mathrm{t}_{\text {PHL }}$ MIN $\mid$
Output Skew for Low-to-High Transitions:
$t_{\text {OSLH }}=\mid t_{\text {PLH }}$ MAX - tPLH $_{\text {MIN }} \mid$
Propagation delays are measured across the outputs of any given device.


FIGURE 1-6. tosLh, $^{\text {toSHL }}$

TABLE 1-II. Guaranteed Specifications. Useful in applications requiring high fanout drivers with synchronous outputs.

| Device | toSHL or tosLH | Conditions |
| :--- | :---: | :---: |
| CGS74B2525 | 1 ns | $50 \mathrm{pF}, 500 \Omega, 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 4.5 \mathrm{~V}$ to 5.5 V |
| CGS74C2525 | 700 ps | $50 \mathrm{pF}, 500 \Omega, 0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 4.5 \mathrm{~V}$ to 5.5 V |
| CGS74CT2525 | 700 ps | $50 \mathrm{pF}, 500 \Omega, 0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 4.5 \mathrm{~V}$ to 5.5 V |
| CGS74C2526 | 700 ps | $50 \mathrm{pF}, 500 \Omega, 0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 4.5 \mathrm{~V}$ to 5.5 V |
| CGS74CT2526 | 700 ps | $50 \mathrm{pF}, 500 \Omega, 0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 4.5 \mathrm{~V}$ to 5.5 V |
| 100115 | 75 ps | $50 \Omega, 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{EE}}-4.2 \mathrm{~V}$ to -4.8 V |

## Definition of Parameters (Continued)

## tps $^{\text {(Pin Skew or Transition Skew) }}$

$t_{\text {pS }}$, describes opposite edge skews, i.e., the difference between the delay of the low-to-high transition and the high-to-low transition on the same pin. This parameter is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. Ideally this number needs to be 0 ns . Effectively, 0 ns means that there is no degradation of the input signal's Duty Cycle.
Many of today's microprocessors require a minimum of a $45: 55$ percent Duty Cycle. System clock designers typically achieve this in one of two ways. The first method is with an expensive crystal oscillator which meets the $45: 55$ percent Duty Cycle requirement. An alternative approach is to use a less expensive crystal oscillator and implement a divide by two function. Some microprocessors have addressed this by internally performing the divide by two.
Since Duty Cycle is defined as a percentage, the room for error becomes tighter as the system clock frequency increases. For example in a 25 MHz system clock with a 45:55 percent Duty Cycle requirement, tpS cannot exceed a maximum of 4 ns ( $\mathrm{t}_{\mathrm{pLH}}$ of 18 ns and $\mathrm{t}_{\mathrm{PLH}}$ of 22 ns ) and still meet the Duty Cycle requirement. However for a 50 MHz system clock with a $45: 55$ percent Duty Cycle requirement, $t_{P S}$ cannot exceed a maximum of 2 ns ( $\mathrm{t}_{\mathrm{PLH}}$ of 9 ns and $\mathrm{t}_{\mathrm{PHL}}$ of 11 ns ) and still meet the Duty Cycle requirement. This analysis assumes a perfect 50:50 percent Duty Cycle input signal.

## Definition

tps (Pin Skew or Transition Skew):
$t_{\text {PS }}=\left|t_{\text {PHL }}-t_{\text {PLH }}\right|$
Both high-to-low and low-to-high propagation delays are measured at each output pin across the given device.


FIGURE 1-7. tpS

Example: A $33 \mathrm{MHz}, 50 / 50 \%$ duty cycle input signal would be degraded by $2.6 \%$ due to a $\mathrm{t}_{\mathrm{ps}}=0.8 \mathrm{~ns}$. (See Table and Illustration below.)
Note: Output symmetry degradation also depends on input duty cycle.
TABLE 1-III. Duty Cycle Degradation of 33 MHz

| $\underset{(\mathrm{MHz})}{\mathbf{f}}$ | Input |  |  | Device | Output |  |  | $\% \triangle D C$ Input to Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DC Input | $\begin{gathered} \mathrm{t}_{\mathrm{I}} \\ (\mathrm{~ns}) \end{gathered}$ | $\begin{aligned} & \mathrm{T}_{\text {IN }} \\ & \text { (ns) } \end{aligned}$ | $\begin{gathered} \mathrm{t}_{\mathrm{PS}} \\ \text { (ns) } \\ \hline \end{gathered}$ | tout <br> (ns) | TOUT (ns) | $\begin{gathered} \text { DC } \\ \text { Output } \end{gathered}$ |  |
| 33 | $\begin{aligned} & 50 \% / 50 \% \\ & 45 \% / 55 \% \end{aligned}$ | $\begin{gathered} 15.15 / 15.15 \\ 13.6 / 16.6 \end{gathered}$ | $\begin{aligned} & 30.3 \\ & 30.3 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 14.35 / 15.95 \\ 12.1 / 18.1 \end{gathered}$ | $\begin{aligned} & 30.3 \\ & 30.3 \end{aligned}$ | $\begin{aligned} & 47.4 \% / 52.6 \% \\ & 39.9 \% / 60.1 \% \end{aligned}$ | $\begin{aligned} & \text { 2.6\% } \\ & \text { 5.1\% } \end{aligned}$ |



FIGURE 1-8. Pulse Width Degradation

## Definition of Parameters (Continued)

## $t_{\text {OST }}$ (Opposite Edge Skew)

tost defines the difference between the fastest and the slowest of both transitions within a given chip. Given a specific system with two components, one being positive-edge triggered and one being negative-edge triggered, toST helps to calculate the required delay elements if synchronization of the positive- and negative-clock edges is required.


FIGURE 1-9. tost

## Definition

tost (Opposite Edge Skew):
$t_{O S T}=\left|t_{P_{\varphi \cdot}}-t_{P_{\varphi} n}\right|$
where $\varphi$ is any edge transition (high-to-low or low-to-high) measured between any two outputs ( $m$ or $n$ ) within any given device.


FIGURE 1-10. tost

## Definition of Parameters (Continued)

## tpV $^{\text {(Part Variation Skew) }}$

$t_{P V}$ illustrates the distribution of propagation delays between the outputs of any two devices.
Part-to-part skew, tpv, becomes a critical parameter as the driving scheme becomes more complicated. This usually applies to higher-end systems which go from single clock drivers to distributed clock trees to increase fanout (shown below). In a distributed clock tree, part-to-part skew between U2 and U3 must be minimized to optimize system clock frequency. In the case of the clock tree, the total skew becomes a function of $\mathrm{t}_{\mathrm{OSLH} / \mathrm{HL}}$ of U1 plus tpv of U2 and U3.


TL/F/10942-65
FIGURE 1-11. Clock Distribution
Case 1: Single Clock Driver
Total Skew $=$ Pin-to-Pin Skew U1
$=\mathrm{t}_{\mathrm{OSL}}$ or $\mathrm{t}_{\mathrm{OSHL}}$ of U1


TL/F/10942-66

## Case 2: Distributed Clock Tree

Total Skew (U2, U3) $=$ Pin-to-Pin Skew (U1) + Part-to-Part Skew (U2, U3)

## Definition

## tpV (Part Variation Skew):

$t_{p V}=\left|t_{\varphi \varphi u, v}-t_{p_{\varphi x, y}}\right|$
where $\varphi$ is any edge transition (high-to-low or low-to-high) measured from the outputs of any two devices.


TL/F/10942-68
FIGURE 1-12. $t_{\text {PV }}$

## Example



TL/F/10942-67
FIGURE 1-13. tpV

Section 2
Collateral and Support Tools

## Section 2 Contents

High Speed Digital Design Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3
Collateral and Support Tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Clock Modeling ........................................................................................... 2-4

## High Speed Digital Design Process

Today's high speed digital design process requires board simulation at many different levels before it is fabricated. The diagram below depicts such a typical process. Before manufacturing the prototype, in order to save time and money as well as optimizing performance of the system, behavioral along with signal integrity simulations need to be performed along the design process.
These simulations become more important as operating frequencies and board densities increase. At higher frequencies, timing budgets are reduced while at the same time signal transition times are shortened.

National's CGS products line, offers behavioral models which are required during the architectural design of boards. In addition to these behavioral models, SPICE models are also available for simulation purposes.
In order to simulate for the integrity of the signals once they leave the device, its I/O characteristics need be combined with that of the board's.
NSC offers behavioral and SPICE along with I/O characteristics of its CGS products for signal integrity simulators such as QUAD Design's XNS and XTK.

DESIGN PROCESS
NSC'S OFFERING


# Clock Modeling <br> Transmission Line Characteristics (TLC) 

As the speed of the clock signals increases, system designers must account for transmission lines, effects. As a general rule of thumb, if the rise or fall time of any signal is more than twice the propagation delay of the signal's path, the path (trace) behaves as a transmission line. Clocks today operate in the 50 MHz region with the rise and fall time approaching sub-nanosecond transition performance. Also the length of traces is not getting any shorter and the need to distribute the clock to many components at different locations has actually increased. This results in the need to evaluate and simulate the board for transmission line and crosstalk effects caused in high frequency.
Many simulation tools are available today and each has a unique set of information required to perform simulation. Given a set of conditions and characteristics, most of these tools simulate the effects of transmission lines and crosstalk on any path. They usually require information such as the driver's and receiver's input and output characteristics along with information from PC board manufacturers regarding the board's layout and impedance characteristics.

In order to create a model for the driver one must know how the driver behaves as its medium changes. This is how parameters such as $\mathrm{t}_{\text {RISE }}, \mathrm{t}_{\text {FALL }}$ along with the output impedance change when board parameters such as length and/or the line's impedance change. For this reason many simulators require models of the drivers and receivers. These models can be obtained either from the manufacturer or can be measured. $t_{\text {RISE }}$ and $t_{\text {FALL }}$ times can be measured from plots of the output driving purely resistive loads. I-V plots (i.e., plots of $\mathrm{V}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OL}}$ ) can be extrapolated from the load lines and the effective impedance of the output. The output's pin capacitance is also needed since it adds to the total load.
Following are the I-V plots for CGS devices. The load lines can be obtained by calculating the slopes of $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$, while $\mathrm{t}_{\text {RISE }} / \mathrm{t}_{\text {FALL }}$ graphs are needed for transmission line simulation.


CGS74CT2524 Rise Time
7V

$\mathrm{V}_{\mathrm{OH}}$ CGS74B2525


CGS74B2525
Fall Time

$\mathrm{V}_{\mathrm{OH}}$ CGS74CT2524


CGS74CT2524
$7 V$
Fall Time
$1 / \mathrm{div}$



VOLCGS74B2525


CGS74B2525 Rise Time


## $\mathrm{V}_{\mathrm{OH}}$

CGS74C2525/C2526


TL/F/1 1922-1





$\mathrm{V}_{\mathrm{OH}}$ CGS74CT2525/CT2526




CGS74C2525/C2526
Fall Time


$\mathbf{V}_{\text {OH }}$ CGS74CT2527







Section 3
CGS Product Overview

Section 3 Contents CGS Product Overview

## Clock Generation and Support (CGS ${ }^{\text {TM }}$ ) Product Family Overview

Clock generation is a key area in today's designs of high speed CISC and RISC based computers. The primary goal of the system clock is to deliver a clock signal to each component while meeting the system's requirements for skew, acceptable wave shapes (rise, fall, overshoot, undershoot, etc.), as well as stability. At the same time these signals were to avoid timing violations such as setup and hold while minimizing the radiated E.M.I.
This primer presents an overview of NSC's offering in the CGS product line and some of the possible applications of each product individually.

### 1.0 Clock Buffers and Inverters

Clock drivers of the past needed to deliver and distribute the clock signal across the board (sometimes over the backplane to other boards) on a system. However, due to increased speeds and tightening of the timing budgets, a new breed of clock drivers is needed to perform such clocking functions.
The most simple type of these clock drivers requires new specifications that can allow the system designer to allow for skew (edge variation) on the systems. These skew specifications are needed to accomplish design requirements such as synchronization of different components, large fanout distributions, duty cycle control or even clocking heavily loaded memory or address buses.
For a detailed list of some of these specifications refer to the Definition and Test Philosophy section at the beginning of this book as well as individual data sheets.
The diagram below represents a typical skew problem that is associated with today's systems.

With skew being defined as the difference in signal propagation delay, extrinsic skew, at large, remains a board design issue. There are many ways to minimize, if not eliminate, extrinsic skew. The most common method is the proper routing of the clock signal across the board and or backplane. However, intrinsic skew needs to be addressed during component level design. Among the popular methods to minimize the intrinsic skew are:

- Dedicated 1-input to N -output clock drivers with matched propagation delays
- Common circuits to the last stage, symmetric circuitry and package layout
In addition to the methods above the selected technology for the clock driver has a direct impact on the performance as well as the specifications of each device.
The table below reflects a summary of the available technologies along with their typical pin-to-pin common edge skew performances:

Technology
TTL
CMOS
ECL
PECL-TTL
BCT

Design Skew
200 ps-300 ps
$200 \mathrm{ps}-300 \mathrm{ps}$
$10 \mathrm{ps}-50 \mathrm{ps}$
$100 \mathrm{ps}-300 \mathrm{ps}$
$100 \mathrm{ps}-200 \mathrm{ps}$

### 1.0 Clock Buffers and Inverters (Continued)

These clock drivers and buffers have a wide range of applications, among which clock distribution is the most common application. These drivers, i.e. CGS2524, 2525, 2526, 2527, 2528 are ideal for applications which require distribution and delivery of high speed clock signal to other components using different configurations such as the one below (Clock Trees).
CPU-Memory Sub-systems often require a large clock/data distribution tree. This will require synchronization at each stage which needs to be accomplished by tight propagation delay windows (TPD Min-Max) as well as low part-to-part skew.
In addition to a large fanout requirement, sometimes it is necessary to provide an additional input as the clocking source. This multiplexed input can serve many purposes such as a test clock during power-up diagnostics where the system can be tested at different frequencies without disabling the main system clock. It also can be used for fault tolerant conditions where it becomes possible to continue the operation of the system if one of the system clocks is disrupted. CGS2530, which is a $1-10$ TTL min-skew clock driver as well as CGS2531, have incorporated this additional input feature.
Many of today's processors require highly symmetric input clock duty cycle. For this purpose CGS303-4-5 devices have been designed. These divide-by-two clock drivers provide highly symmetric output clock signals with their inputs at relatively loose duty cycle as shown below. (Refer to data sheets for actual skew specifications.)


TL/XX/0208-2

Dual Input Clock Drivers


Divide-by-2 Clock Driver


### 1.0 Clock Buffers and Inverters (Continued)

## MEMORY ARRAY DRIVERS

In order to minimize the total load on the address bus, quite often memory arrays are being driven by buffers while having the inputs of the buffers tied together. Although this practice was feasible in the conventional memory designs, in today's high speed, large bus width designs which require address fetching at higher speeds, this technique produces many undesired results such as cross-talk and over/undershoot.

CGS2534/35/36 Memory Array Drivers were designed specifically to address these application issues on high speed, large memory arrays systems.
These drivers are optimized to drive large loads, with sub 4 ns propagation delays. These drivers produce less noise while reducing the total capacitive loading on the address bus by having only four inputs tied together. This helps to minimize the overshoot and undershoot by having only four outputs being switched simultaneously.

Also this larger fan-out helps to save board space since for every one of these MAD drivers, two conventional buffers were typically being used.
Another feature associated with these clock drivers is a $250 \mathrm{ps}-500 \mathrm{ps}$ pin-to-pin skew specification. The minimum skew specification allows high speed memory system designers to optimize the performance of their memory subsystem by operating at higher frequencies without having concerns about output-to-output (bank-to-bank) synchronization problems which are associated with driving high capacitive loads.
The following diagram depicts a "2534/35/36/37", a memory subsystem operating at high speed with large memory capacity. The address bus is common to both the memory and the CPU and I/Os.
These MAD drivers can operate beyond 150 MHz , and are also available in 3V-5V TTL/CMOS versions with symmetric $24 \mathrm{~mA} \mathrm{IOH}_{\mathrm{O}} / \mathrm{l}_{\mathrm{OL}}$ current drives.


### 2.0 Clock Generators

Clock buffers and drivers offer an inexpensive solution for clock distribution for a given design however, there are many drawbacks in using drivers alone.
Due to the variations in propagation delays from buffer to buffer, there will be an accumulation of skew as the buffers are cascaded to increase the fanouts required for large clock trees. In addition to this skew accumulation, since there are no feedback paths, the task of synchronization becomes more difficult since designers need to compensate for uneven trace lengths or any load unbalances across the outputs.
For these reasons it is often required to use phase lock loops for distributing the clock signals. The feedback path that is needed to synchronize the output's phase with the
reference input signal, can be taken from one of the outputs that has the same characteristics as the other drivers.

Another benefit that is associated with this implementation is generation of multiple frequencies. This is due to the internal voltage controlled oscillator that is required for phase lock loop designs. These VCOs can be designed to operate at higher frequencies which will allow generation of multiple frequencies on the same chip.
In addition to better synchronization and lowering the number of oscillators required for multi-frequency designs, tighter duty cycle control can be achieved. By designing the VCO's to operate at twice the highest frequency required, a simple divide by two can result in $50 \%$ duty cycle for the outputs. This makes the output's duty cycle independent of the input source or the reference signals duty cycle.


### 2.0 Clock Generators (Continued)

The following diagram shows one such usage. Many of today's personal computers require clock generators which are capable of generating outputs at multiple frequencies which are synchronous to each other.
As shown in the diagram, for a fully synchronous i586 design, the CPU and cache controller need to be operating at twice the speed of the SRAMs and other peripherals. For these systems the CGS product line offers low skew phase lock loop clock drivers along with low skew buffers to
ease the design task by providing high fanout generators and buffers that have all the outputs operating at the same speed.
For those designs that the cache controller does not need to run at the same operating speed as the CPU, CGS solutions provided in the following table, offer flexibility and a lower total chip count for generating the required clock signals.


TL/XX/0208-7

|  | CPU | Memory Bus | CGS Solutions | Features |
| :---: | :---: | :---: | :---: | :---: |
| Fully Synchronous System: <br> - Clock Buffers <br> - PLL Clock Buffers | 66 MHz | 66 MHz | $\begin{aligned} & \text { CGS74B2528 } \\ & \text { CGS74CT2527 } \end{aligned}$ | 500 ps Pin Skew 1 ns Part Skew 10 Outputs |
|  |  |  | CGS801 | 500 ps Pin Skew Internal PLL <br> 8 Outputs |
| Divided Synchronous System: <br> - PLL Clock Generators | 66 MHz | 33 MHz | CGS800 | 500 ps Pin Skew internal PLL $\mathrm{x} 2, \mathrm{x} 1, / 2$ |
|  |  |  | CGS802 | 500 ps Pin Skew Internal PLL $x 2, x 1, / 2, / 3, / 4$ |



### 2.0 Clock Generators (Continued)

## BOARD-TO-BOARD DISTRIBUTION

Quite often clock signals need to be carried over the back plane onto other boards. These boards at the same time need to be synchronized with each other as such is the case for many multiprocessor systems.
By offering ECL clock drivers and ECL/PECL to TTL clock drivers, CGS product line offers the flexibility required for such high frequency multi-processing systems.
In addition to these drivers, phase lock loop clock drivers can receive the incoming clock signal and produce higher frequency clock signals which are in phase (synchronized) with its input. This design technique allows full board to board synchronization of CPUs while minimizing the total skew that is associated with distributing clock signals across back planes, traces and vias onto other boards.

The diagram below depicts one such example. The clock signal generated on the mother board can be routed thru the back-plane using ECL technology. While, on the receiving side, the same signal can be translated into TTL using PECL to TTL clock drivers with its output being used as the reference frequency for the phase lock loop clock generator.
This method allows distribution of high frequency signals across impedance discontinuities such as back-planes with minimal signal distortion and degradation. This is due to ECL technology's matched impedance characteristics.
The same signal can be used as a reference frequency for the PLLs which can produce many outputs at different frequencies which are in skew with each other.


### 3.0 Video Pixel Clock Generator

As system clock frequencies reach 100 MHz and beyond, maintaining control over clock timing becomes very important and difficult. Besides microprocessors, other video circuits such as: RAMDAC, Video graphics processors etc., require precise clock timings. In addition, systems requirements demand that the clock distribution to synchronous systems components have minimal skew (the time difference between signals that are intended to switch simultaneously). The CGS410 is just the right device for video circuits.
The CGS410 is a CMOS programmable clock generator device capable of generating synthesized clock outputs in excess of 120 MHz . The device achieves programmability by serially clocking data into an internal shift register. Upon receiving the last bit of information, the data is automatically transferred and mapped into the internal divider circuits.
At the heart of the CGS410 is an internal modulated ring oscillator which comprises the VCO. This VCO is different from external VCO implementations because, instead of using an L-C tank ratio to characterize the resonant frequency; an internal time delay through the ring is modulated in direct
response to a voltage present on the FREQCTL input. The FREQCTL voltage is the response of the low pass filter driven by the charge pump.
The inherent advantage of running a "ring-oscillator" is its ability to create wide frequency variations as dictated by the gain of the VCO. This is in contrast to the L-C VCO implementations, where the tuning range is much narrower and the VCO gain (generally) much lower.
In order to reduce the internal die noise coupling, specific functions are powered from separate external source and ground return points. These paired pins are: BVDD/BGND, DVDD/DGND, XVCC/XGND, and AVDD/AGND. All pins can be grouped together with little increase in phase noise, with the exception of AVDD/AGND.
What drives the ring-VCO approach is determined by the amount of jitter (instability) present on the VCO output. The jitter can be understood as minute frequency variations present on the VCO output in comparison to an ideal VCO. The jitter is a measure of how much the output clock period varies over time. The CGS410 has extremely low jitter.

CGS410 IN MULTIMEDIA APPLICATION


TL/XX/0208-9

The figure above shows the block diagram of a typical video system. The NTSC color signal is converted into digital sig. nal by a video A-to-D converter. The Field storage (memory) contains information on field bits (such as: starting address of the field and the size of the field) which are software configurable. The 3-way frame buffer shown in this example is sophisticated enough so that it can interface with the CPU, graphics processor and CRT controller. The output of the frame buffer is multiplexed with the output of the field store registers and fed to the RAMDAC. The CGS410 is used here to generate the load clock for the frame buffer
and the Pixel clock for the RAMDAC. The Load clock for the frame buffer is generated by the CMOS compatible output on the CGS410 and it is programmable in order to produce the lower output frequencies synchronous to Pixel clock. The Pixel clock for the RAMDAC can be derived either from the high frequency differential outputs PCLK and PCLKB on the CGS410 for higher pixel rates (as shown in this figure) or from the single ended, CMOS compatible PCLK output for average pixel rate. Proper termination should be used when using the differential clocks.

### 4.0 Crystal Clock Generators

## THE TOTAL SYSTEM SOLUTION

Also offered in the CGS product line are crystal oscillators. These devices require minimum external components since they have already integrated the oscillator and they merely require a crystal as an input source. They can generate clock signals which can be programmed for $\mathrm{t}_{\text {rise }} / \mathrm{t}_{\text {fall }} /$ drive/ duty cycle and even frequencies.
These products are to complement other products for clock generation and support for providing a total system solution from the crystal oscillators to the generation and distribution of the clock signal.

The block diagram below shows one such solution. The clock signal being generated from the source and being distributed across the back plane to additional modules.
In the application, the clock to the mother board, including the CPU and the memory controller are being supplied with min-skew buffers while at the same time one being translated to ECL.
This needs to be done in order for the signal to be carried over the back-plane to the add-on cards such as the video or the memory boards, where each board either generates or distributes the required signals.


TL/XX/0208-10

Section 4

## Datasheets

Section 4 Contents
LOW SKEW CLOCK BUFFERS/DRIVERS
100310 Low Skew 2:8 Differential Clock Driver ..... 4-66
100311 Low Skew 1:9 Differential Clock Driver ..... 4-71
100315 Low Skew Quad Differential Clock Driver ..... 4-76
CGS74B303 Octal Divide-by-2 Skew Clock Driver ..... 4-37
CGS74B304 Octal Divide-by-2 Skew Clock Driver ..... 4-41
CGS74B305 Octal Divide-by-2 Skew Clock Driver ..... 4-46
CGS74CT2524 1-to-4 Minimum Skew (450 ps) Clock Driver ..... 4-3
CGS74LCT2524 1-to-4 Minimum Skew (450 ps) 3V Clock Driver ..... 4-8
CGS74B2525 1-to-8 Minimum Skew Clock Driver (Bipolar) ..... 4-12
CGS74C2525/2526 1-to-8 Minimum Skew Clock Drivers (CMOS) ..... 4-17
CGS74CT2525/2526 1-to-8 Minimum Skew Clock Drivers (CMOS TTL Compatible) ..... 4-17
CGS74CT2527 1-to-8 Minimum Skew ( 450 ps) Clock Driver ..... 4-23
CGS64/74B2528 1-to-10 Minimum Skew ( 550 ps) Clock Drivers ..... 4-28
CGS64/74B2529 1-to-10 Minimum Skew ( 550 ps) Clock Drivers ..... 4-33
CGS100P2530/2531 PECL-TTL 1-to-10 Minimum Skew Clock Drivers ..... 4-51
CGS2534V Commercial, CGS2534TV Industrial Quad Memory Array Clock Drivers ..... 4-56
CGS2535/2536V Commercial, CGS2535/2536TV Industrial Quad Memory Array Clock Drivers ..... 4-59
CGS2537V Commercial, CGS2537TV Industrial Quad Memory Array Clock Drivers ..... 4-62
LOW SKEW PLL CLOCK GENERATORS
CGS700V Commercial Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-82
CGS701V Commercial, CGS701TV Industrial Low Skew PLL 1-to-8 CMOS Clock Driver ..... 4-88
CGS64/74C/CT/LCT 800/801/802 Low Skew PLL 1-to-8 CMOS Clock Drivers ..... 4-93
VIDEO CLOCK GENERATORS
54ACT/74ACT715 • LM1882, 54ACT/74ACT715-R • LM1882-R Programmable Video Sync Generators ..... 4-128
CGS410 Programmable Video Pixel Clock Generator ..... 4-103
LM1881 Video Sync Separator ..... 4-120
CRYSTAL CLOCK GENERATORS
CGS3311/3312/3313/3314/3315/3316/3317/3318/3319 CMOS Crystal Clock Generators ..... 4-140
CGS3321/3322 CMOS Crystal Clock Generators ..... 4-148

## CGS74CT2524

## 1 to 4 Minimum Skew (450 ps) Clock Driver

## General Description

These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating at high frequencies. This device guarantees minimum output skew across the outputs of a given device.
Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The '2524 is a minimum skew clock driver with one input driving four outputs, specifically designed for signal generation and clock distribution applications.

## Features

■ Guaranteed and tested: 450 ps pin-to-pin skew ( $\mathrm{t}_{\mathrm{OSHL}}$ and $\mathrm{t}_{\mathrm{OHLH}}$ ) M package

- Implemented on National's FACTTM family process
- 1 input to 4 outputs low skew clock distribution
- Symmetric output current drive: $24 \mathrm{~mA} \mathrm{IOH}^{\prime} / \mathrm{l}_{\mathrm{OL}}$
- Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 8-pin DIP and SOIC packages
- Low dynamic power consumption above 20 MHz
- Guaranteed 2 kV ESD protection


## Ordering Code: See Section 5

## Logic Symbol



TL/F/11752-1
The output pins act as a single entity and will follow the state of the CLK when the clock distribution chip is selected.

## Pin Description

| Pin Names | Descripton |
| :--- | :--- |
| CLK | Clock Input |
| $\mathrm{O}_{1}-\mathrm{O}_{4}$ | Outputs |

## Truth Table

'2524


TL/F/11752-3

## Connection Diagrams

Pin Assignment for $M$ and $N$
'2524


TL/F/11752-2


| Inputs | Outputs |
| :---: | :---: |
| CLK | $\mathrm{O}_{1}-\mathrm{O}_{4}$ |
| L | L |
| H | H |

[^0]$\mathrm{H}=$ High Logic Level

Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
-0.5 to 7.0 V
DC Input Voltage Diode Current ( $\mathrm{I}_{\mathrm{K}}$ )

$$
\begin{aligned}
& V=-0.5 V \\
& V=V_{C C}+0.5 V
\end{aligned}
$$

DC Input Voltage ( $\mathrm{V}_{1}$ )
DC Output Diode (Current) (Io)

| $\begin{aligned} & V=-0.5 \mathrm{~V} \\ & V=V_{C C}+0.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) |  | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |  |
| DC Output Source or Sink Current (lo) |  |  | $\pm 50 \mathrm{~mA}$ |
| DC VCC or Ground Current per Output Pin (ICC or IGND) |  |  | $\pm 50 \mathrm{~mA}$ |
| Storage Temperature (TSTG) |  | -65 | $0+150^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\theta_{\mathrm{J}}$ ) | 0 | 225 | 500 LFM |
| M | 167 | 132 | $117^{\circ} \mathrm{C} / \mathrm{W}$ |
| N | 115 | 79 | $62^{\circ} \mathrm{C} / \mathrm{W}$ |

$V=V_{C C}+0.5 V$
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

$$
\begin{aligned}
& -20 \mathrm{~mA} \\
& +20 \mathrm{~mA}
\end{aligned}
$$

DC Output Voltage (V)
$\pm 50 \mathrm{~mA}$
$\pm 50 \mathrm{~mA}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\begin{array}{ll}225 & 500 \mathrm{LFM} \\ 132 & 117^{\circ} \mathrm{C} / \mathrm{W}\end{array}$
79

## Recommended Operating Conditions

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )

> 4.5 V to 5.5 V
> 0 V to $\mathrm{V}_{\mathrm{CC}}$ 0 to $V_{\mathrm{CC}}$
> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Input Voltage ( $V_{1}$ )
Output Voltage (V)
Operating Temperature $\left(T_{A}\right)$
Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ )
$V_{\text {IN }}$ from 0.8 V to 2.0 V
$\mathrm{V}_{\mathrm{CC}}$ @ $4.5 \mathrm{~V}, 5.5 \mathrm{~V}$
$125 \mathrm{mV} / \mathrm{ns}$
NOTE: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

| Symbol | Parameter | VCc <br> (V) | CGS74CT2524 |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 V \\ & \text { or } V_{C C}=-0.1 V \end{aligned}$ |
| VIL | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } V_{C C}=-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 4.49 \\ 5.49 \\ \hline \end{array}$ | $\begin{aligned} & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & V_{\text {IN }}=V_{\text {IL or }} V_{\text {IH }} \\ & \text { IOUT }=-50 \mu \mathrm{~A} \end{aligned}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 3.86 \\ 4.86 \\ \hline \end{array}$ | $\begin{array}{r} 3.76 \\ 4.76 \\ \hline \end{array}$ | V | $\begin{aligned} & V_{I N}=V_{I L} \text { or } V_{I H} \\ & I_{O H}=-24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Minimum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | $\begin{aligned} & V_{I N}=V_{I L} \text { or } V_{I H} \\ & I_{\text {OUT }}=50 \mu \mathrm{~A} \end{aligned}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 0.36 \\ 0.36 \\ \hline \end{array}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & V_{\mathrm{IN}}=V_{\mathrm{IL}} \text { or } V_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | mA | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| ${ }^{1} C_{\text {c }}$ | Maximum lcc/Input | 5.5 | 0.6 |  | 1.5 | mA | $V_{1}=V_{C C}-2.1 V$ |
| IOLD | Minimum Dynamic Output Current | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min |
| ICC | Minimum Quiescent Supply Current | 5.5 |  | 8.0 | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \\ & \text { or GND } \end{aligned}$ |

## AC Electrical Characteristics

Over recommended operating free air temperature range．All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．

| Symbol | Parameter | CT2524 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max |  |
| $t_{\text {PLH }}$ | Low－to－High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$（＇2524） | 3.5 |  | 9.0 | ns |
| ${ }_{\text {tPHL }}$ | High－to－Low Propagation Delay CK to O（＇2524） | 3.5 |  | 9.0 | ns |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range．All typical values are measured at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．

| Symbol | Parameter |  | CT2524 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ |  |  |  |  |
|  |  | Package | $V_{C C}$ <br> （V） | Min | Typ | Max |  |
| toshl | Maximum Skew Common Edge Output－to－Output Variation＊ | M | 5.0 |  |  | 450 | ps |
|  |  | N |  |  |  | 500 |  |
| ${ }^{\text {tosLH }}$ | Maximum Skew Common Edge Output－to－Output Variation＊ | M | 5.0 |  |  | 450 | ps |
|  |  | N |  |  |  | 500 |  |
| $t_{\text {PS }}$ | Maximum Skew <br> Pin（Signal）Transition Variation＊＊ | ALL | 5.0 |  |  | 1.0 | ns |
| $t_{\text {rise }}$ $t_{\text {fall }}$ | Rise Time／Fall Time （from 0.8 V to $2.0 \mathrm{~V} / 2.0 \mathrm{~V}$ to 0.8 V ） | ALL | 5.0 |  |  | 1.5 | ns |
| $F_{\text {max }}$ | Maximum Operating Frequency | ALL |  |  | 100 |  | MHz |

## Extended Electrical Characteristics：（66．67 MHz）

|  | $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$ |  |
| :--- | :---: | :---: |
| CGS74CT2524 | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ |  |
|  |  |  |
|  | Units |  |
| Time High | 4 |  |
| Time Low | 4 |  |



TL／F／11752－13
Time high is measured with outputs at above 2 V ．
Time low is measured with outputs at below 0.8 V ．
LOSHL and tOSLH parameters for M package are being guaranteed by design at 66.67 MHz until Oct．1993．Thereafter will be guaranteed by production test．
－Output－to－Output Skew is defined as the absolute value of the difference between the actual propagation delay from any outputs within the same packaged device．The specifications apply to any outputs switching in the same direction either HIGH or LOW（toshL）or LOW to HIGH（tosLh）or in opposite directions both HL and LH（tost）．
＊Pin transition skews is the absolute difference between High－to－Low and Low－to－High propagation delay measure at a given output pin．

Timing Diagrams

1 to 4 Min-Skew Clock Driver


TL/F/11752-4


TL/F/11752-5

## Test Circuit


$R_{L}$ is $500 \Omega$
$C_{L}$ is 50 pF for all prop delays and skew measurements.

Notes:

- Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.
- Load capacitance includes the test jig.


## Minimum Skew Parameters

## Parameter Measurement Information (Preliminary)

| Definition | Example | SIgnificance |
| :---: | :---: | :---: |
| $\mathbf{t}_{\text {OSHL }}$ tOSLH <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $\mathrm{t}_{\mathrm{OSHL}}=\left\|\mathrm{t}_{\mathrm{PH}} \mathrm{max}^{-t_{\mathrm{PH}}} \mathrm{t}_{\text {min }}\right\|$ <br> Output Skew for LOW-to-HIGH Transitions: $\mathrm{t}_{\mathrm{OSLH}}=\left\|\mathrm{t}_{\mathrm{PLH}_{\text {max }}}-\mathrm{t}_{\text {PLH }_{\text {min }}}\right\|$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/clock operations. |
| tPS <br> Pin Skew or Transition Skew: $t_{P S}=\left\|t_{P H L_{i}}-t_{\text {PLH }}{ }_{i}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. $\mathrm{T}_{\text {PS }}$ is the maximum difference for outputs $i=1$ to 8 within a device package. | FIGURE B | - tPS, Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |

## CGS74LCT2524

## 1 to 4 Minimum Skew (450 ps) 3V Clock Driver

## General Description

This minimum skew clock driver is a 3 V option of the current '2524 Minimum Skew Clock Driver and is designed for Clock Generation and Support (CGS) applications operating at low voltage, high frequencies. This device guarantees minimum output skew across the outputs of a given device.
Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The '2524 is a minimum skew clock driver with one input driving four outputs, specifically designed for signal generation and clock distribution applications.

## Features

- Ideal for low power/low noise high speed applications

■ Guaranteed and tested:

- 450 ps pin-to-pin skew (TOSHL and $\mathrm{T}_{\mathrm{OHLH}}$ ) M package
- Implemented on National's FACTTM family process
- 1 input to 4 outputs low skew clock distribution
- Symmetric output current drive
- $24 \mathrm{~mA} \mathrm{IOH}_{\mathrm{O}} / \mathrm{OL}$
- Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 8-pin DIP and SOIC packages
- Low dynamic power consumption above 20 MHz
- Guaranteed 2 kV ESD protection

Logic Symbol


TL/F/11956-1
The output pins act as a single entity and will follow the state of the CLK when the clock distribution chip is selected.

Pin Description

| Pin Names | Description |
| :--- | :--- |
| CLK | Clock Input |
| O1-O4 | Outputs |

Truth Table

> '2524

| Inputs <br> CLK | Outputs <br> O1-04 |
| :---: | :---: |
| L | L |
| H | H |

$L=$ Low Logic Level
$H=$ High Logic Level

## Connection Diagrams

Pin Assignment for M and N '2524

'2524


TL/F/11956-3
See NS Package Number M08A and N08E

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
-0.5 V to 7.0 V
DC Input Voltage Diode Current ( $\mathrm{I}_{\mathrm{K}}$ )

| $V=-0.5 \mathrm{~V}$ | -20 mA |
| :--- | :--- |
| $V=V_{C C}+0.5 \mathrm{~V}$ | +20 mA |

DC Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ )
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Output Diode Current (lo)
$V=-0.5 \mathrm{~V}$
$V=V_{C C}+0.5 V$
DC Output Voltage (Vo)
DC Output Source or Sink Current (o)
DC VCC or Ground Current
per Output Pin (ICC or IGND)
Storage Temperature ( $\mathrm{T}_{\mathrm{STG}}$ )
Junction Temperature ( $\boldsymbol{\theta}_{\mathrm{J}}$ )

| M Package | 0 LFM | $167^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | ---: | ---: |
|  | 225 LFM | $132^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 500 LFM | $117^{\circ} \mathrm{C} / \mathrm{W}$ |
| N Package | 0 LFM | $115^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 225 LFM | $79^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 500 LFM | $62^{\circ} \mathrm{C} / \mathrm{W}$ |

Note: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## Recommended Operating

 Conditions| Supply Voltage $\left(V_{C C}\right)$ | 3.0 V to 3.6 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{1}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\quad$ Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Minimum Input Edge Rate $\left(\Delta \mathrm{V} / \Delta_{t}\right)$ |  |
| $V_{\mathrm{VN}}$ from 0.8 V to 2.0 V |  |
| $V_{C C} @ 3.0 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

DC Electrical Characteristics Over recommended operating free air temperature range

| Symbol | Parameter | Conditions | $V_{c c}$ <br> (V) | CGS74CT2524 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | Typ | Guaranteed LImits |  |  |
| $\mathrm{V}_{1 H}$ | Minimum High Level Input Voltage | $V_{\text {OUT }}=0.1 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}=-0.1 \mathrm{~V}$ | 3.3 | 1.5 | 2.0 | 2.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $V_{\text {OUT }}=0.1 \mathrm{~V}$ or $\mathrm{V}_{C C}=-0.1 \mathrm{~V}$ | 3.3 | 1.5 | 0.8 | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}, \mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 3.3 | 2.99 | 2.9 | 2.9 | V |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3.3 |  | 2.56 | 2.46 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Minimum Low Level Output Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$, $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ | 3.3 | 0.002 | 0.1 | 0.1 | V |
|  |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH, }} \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | 3.3 |  | 0.36 | 0.44 | V |
| IN | Maximum Input Leakage Current | $V_{1}=V_{\text {CC }}, G N D$ | 3.6 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{ICC}_{T}$ | Maximum ICC/Input | $V_{1}=2.4 \mathrm{~V}$ | 3.6 |  |  | 1.0 | mA |
| IOLD | Minimum Dynamic Output Current | $\mathrm{V}_{\text {OLD }}=0.8 \mathrm{~V}$ (max) | 3.6 |  |  | 36 | mA |
| IOHD |  | $\mathrm{V}_{\text {OHD }}=2.0 \mathrm{~V}$ (min) | 3.6 |  |  | -25 | mA |
| ${ }^{\text {ICC }}$ | Minimum Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 3.6 |  | 2.5 | 25 | $\mu \mathrm{A}$ |


| Symbol | Parameter |  | CT252 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max |  |
| $t_{\text {PLH }}$ | Low-to-High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ | 3.5 |  | 15.0 | ns |
| $t_{\text {PHL }}$ | High-to-Low Propagation Delay CK to 0 | 3.5 |  | 15.0 | ns |

Extended AC Electrical Characteristics All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{aligned} & V_{c c} \\ & \text { (V) } \end{aligned}$ | CT2524 |  |  | UnIts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathbf{C C}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max |  |
| toshl | Maximum Skew Common Edge Output-to-Output Variation* M Package N Package | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  |  | $\begin{aligned} & 450 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{ps} \\ & \mathrm{ps} \\ & \hline \end{aligned}$ |
| tosih | Maximum Skew Common Edge Output-to-Output Variation* <br> M Package <br> N Package | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  |  | $\begin{aligned} & 450 \\ & 500 \end{aligned}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \\ & \hline \end{aligned}$ |
| $t_{\text {PS }}$ | Maximum Skew <br> Pin (Signal) Transition Variation** ALL | 3.3 |  |  | 1.0 | ns |
| $t_{\text {tise }}$ $t_{\text {fall }}$ | Rise Time/Fall Time (from 0.8 V to $2.0 \mathrm{~V} / 2.0 \mathrm{~V}$ to 0.8 V ) ALL | 3.3 |  |  | 1.5 | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Frequency ALL | 3.3 |  | 45 |  | MHz |

*Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (toSHD) or LOW-to-HIGH (tosLh).
**Pin transition skew is the absolute difference between HIGH-to-LOW and LOW-to-HIGH propagation delay, measured at a given output pin.

## Extended Electrical Characteristics (at $\mathrm{f}_{\max }$

| CGS74LCT2524 | $\mathbf{T}_{\mathbf{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | Units |
| :---: | :---: | :---: |
| Time High | 4 | ns |
| Time Low | 4 | ns |



TL/F/11956-4
Time high is measured with outputs at above 2 V .
Time low is measured with outputs at below 0.8 V .

Extended Electrical Characteristics (at $\mathrm{t}_{\text {max }}$ (Continued)



TL/F/11956-5

TL/F/11956-6

## Test Circuit



Note 1: Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.
Note 2: Load capacitance includes the test jig.

## CGS74B2525

## 1-to-8 Minimum Skew Clock Driver

## General Description

This minimum skew clock driver is designed for Clock Generation and Support (CGS) applications operating well above $20 \mathrm{MHz}(33 \mathrm{MHz}, 50 \mathrm{MHz})$. The device guarantees minimum output skew across the outputs of a given device and also from device-to-device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The 'B2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for signal generation and clock distribution applications.

## Features

- Clock Generation and Support (CGS) Device-Ideal for high frequency signal generation or clock distribution applications
- CGS74B version features National's Advanced Bipolar FAST® LSI process
- 1-to-8 low skew clock distribution
- Sub 1 ns pin-to-pin output skew
- Specifications for device-to-device variation of propagation delay
■ Specification for transition skew to meet duty cycle requirements
- Center pin $\mathrm{V}_{\mathrm{CC}}$ and GND configuration to minimize high speed switching noise
- Current sourcing 48 mA and current sinking of 64 mA
- Low dynamic power consumption above 20 MHz

■ Guaranteed 4 kV ESD protection

Ordering Code: See Section 5

## Logic Symbol



## Connection Diagram

Pln Assignment for DIP and SOIC


TL/F/10907-2

## Functional Description

On the multiplexed clock device, the SEL pin is used to determine which $\mathrm{CK}_{\mathrm{n}}$ input will have an active effect on the outputs of the circuit. When SEL $=1$, the $\mathrm{CK}_{1}$ input is selected and when SEL $=0$, the $\mathrm{CK}_{0}$ input is selected. The non-selected $\mathrm{CK}_{\mathrm{n}}$ input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the $\mathrm{CK}_{\mathrm{IN}}$ or $\mathrm{CK}_{1} / \mathrm{CK}_{0}$ pins when the ('B2525) clock distribution chip is selected.

| Pin Description |  |
| :--- | :--- |
| Pin Names | Description |
| $\mathrm{CK}_{1 \mathrm{~N}}$ | Clock Input ('B2525) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |

## Truth Table

'B2525

| Inputs | Outputs |
| :---: | :---: |
| $\mathrm{CK}_{\mathrm{IN}}$ | $\mathrm{O}_{\mathbf{1}}-\mathrm{O}_{7}$ |
| L | L |
| H | H |

'B2525


## Absolute Maximum Ratings (Note 1)

If Milltary/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage ( $V_{C C}$ )
Input Voltage ( $V_{1}$ )
Operating Free Air Temperature
Storage Temperature Range
Typical $\theta_{\text {JA }}$

| Plastic (N) Package | 104 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :--- | :--- |
| JEDEC SOIC (M) Package | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

JEDEC SOIC (M) Package $120 \quad{ }^{\circ} \mathrm{C} / \mathrm{W}$ safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrica! Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## Recommended Operating Conditions

| Supply Voltage $\left(V_{C C}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage-High $\left(V_{1 H}\right)$ | 2.0 V |
| Input Voltage-Low $\left(\mathrm{V}_{1 \mathrm{~L}}\right)$ | 0.8 V |
| High Level Output Current (loH) | -48 mA |
| Low Level Output Current $(\mathrm{loL})$ | +64 mA |
| Free Air Operating Temperature $\left(T_{A}\right)$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-48 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l} \mathrm{OL}=64 \mathrm{~mA}$ |  |  | 0.35 | 0.5 | V |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| $\mathrm{ILH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=0.4 \mathrm{~V}$ |  |  |  | -0.5 | mA |
| 10 | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -50 |  | -150 | mA |
| ICC | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs High |  | 8 | 15 | mA |
|  |  |  | Outputs Low |  | 32 | 42 | mA |
| $\mathrm{Cl}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 5 |  | pF |

## AC Electrical Characteristics

| Symbol | Parameter |  | GS74 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max |  |
| $t_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2525) | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \hline 4.8 \\ & 4.8 \end{aligned}$ | ns |

Extended AC Electrical Characteristics

| Symbol | Parameter | $V_{C C}{ }^{*}$ <br> (V) |  | GS74 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Frequency | 5.0 | 50 |  |  | MHz |
| toshl | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 0.15 | 1 | ns |
| tosth | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 0.15 | 1 | ns |
| tost | Maximum Skew Opposite Edge Output-to-Output Variation (Note 1) | 5.0 |  | 0.7 | 1.5 | ns |
| tpV | Maximum Skew <br> Part-to-Part Variation Skew <br> (Note 2) | 5.0 |  |  | 1.75 | ns |
| $t_{\text {PS }}$ | Maximum Skew <br> Pin (Signal) Transition Variation <br> (Note 1) | 5.0 |  | 0.6 | 1.5 | ns |
| $t_{\text {rise }}$, $t_{\text {fall }}$ | Maximum Rise/Fall Time (from 0.5/2.4V to 2.4/0.5V at $33 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 1.90 \\ & 1.15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHL) or LOW to HIGH (LOSLH) or in opposite directions both HL and LH (tost). Parameters tost and tps guaranteed by design.
Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specified for a given set of conditions (i.e., capacitive load, $\mathrm{V}_{\mathrm{Cc}}$, temperature, \# of outputs switching, etc.). Parameter guaranteed by design.
Note 3: 'B2525 is recommended for applications using only the rising edge of the clock while operating at, or below, 50 MHz .

## Minimum Skew Parameters

Parameter Measurement Information (Preliminary)

| Definition | Example | Significance |
| :---: | :---: | :---: |
| toshl, tosLh <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $t_{\text {OSHL }}=\mid t_{\text {PHL }}^{\text {max }} \text { }-t_{\text {PHL }}{ }_{\text {min }} \mid$ <br> Output Skew for LOW-to-HIGH Transitions: $t_{\text {OSLH }}=\left\|\mathrm{t}_{\text {PLH }}^{\text {max }}-\mathrm{t}_{\text {PLH }}^{\text {min }}\right\|$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/clock operations. |
| $t_{P S}$ <br> Pin Skew or Transition Skew: $\mathrm{t}_{\text {PS }}=\left\|\mathrm{t}_{\text {PH }}^{\mathrm{L}} \mathrm{i}-\mathrm{t}_{\mathrm{PL} \mathrm{H}_{i}}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. TPS is the maximum difference for outputs $i=1$ to 8 within a device package. | FIGURE $B$ | - tps, Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |
| ${ }^{\text {tost }}$ <br> Opposite Edge Skew: $\text { tost }=\left\|t_{p} \theta_{m}-t_{p} \theta_{\mathrm{n}}\right\|$ <br> where $\theta$ is any edge transition (HIGH-toLOW or LOW-to-HIGH) measured between any two outputs ( $m$ or $n$ ) within any given device. |  | - tost, Any Edge Skew <br> - Skew parameter to observe performance distribution of propagation delays across the outputs within any given device. |
| $t_{\mathrm{PV}}$ <br> Part Variation Skew: $t_{p v}=\left\|t p \theta_{u, v}-\operatorname{tp} \theta_{x, y}\right\|$ <br> where $\theta$ is any edge transition (HIGH-toLOW or LOW-to-HIGH propagation delay) measured from the outputs ( $\mathbf{v}$ or y ) of any two devices (u or x ). | FIGURE D | - tpv, Part Variation Skew <br> - Skew parameter to observe performance distribution of propagation delays between the outputs of any two devices. |

## CGS54C／74C2525 • CGS54CT／74CT2525 CGS54C／74C2526 •CGS54CT／74CT2526 1－to－8 Minimum Skew Clock Driver

The CGS＇C／CT2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for sig－ nal generation and clock distribution applications．The＇ 2525 is designed to distribute a single clock to eight separate receivers with low skew across all outputs during both the $t_{\text {PLH }}$ and $t_{\text {PHL }}$ transitions．The＇2526 is similar to the＇2525 but contains a multiplexed clock input to allow for systems with dual clock speeds or systems where a separate test clock has been implemented．

## Features

m These CGS devices implement National＇s FACTTM family
－Ideal for signal generation and clock distribution
－Guaranteed pin to pin and part to part skew
■ Multiplexed clock input（＇2526）
■ Guaranteed 2000 V minimum ESD protection
－Symmetric output current drive of 24 mA for $\mathrm{IOL}_{\mathrm{OL}} / \mathrm{l}_{\mathrm{OH}}$
－＇CT has TTL－compatible inputs
■ These products are identical to 74AC／ACT2525 and 2526

Ordering Code：See Section 5
Logic Symbols


## Connection Diagrams

Pin Assignment
for DIP，Flatpak and SOIC


TL／F／10684－4

Pin Assignment for LCC
＇2525
NC $V_{C C}$ NC GND NC
8可国国

＇2526
NC GNDNCV ${ }_{C C}$ SI 8 8 ［65 5

（14） 15161718 CK1 GNDNCV $\propto_{C}$ CKO

TL／F／10684－5
TL／F／10684－6

## Functional Description

On the multiplexed clock device, the SEL pin is used to determine which $\mathrm{CK}_{n}$ input will have an active effect on the outputs of the circuit. When SEL $=1$, the $\mathrm{CK}_{1}$ input is selected and when SEL $=0$, the $\mathrm{CK}_{0}$ input is selected. The non-selected $\mathrm{CK}_{n}$ input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the $\mathrm{CK}_{\mathrm{IN}}$ or $\mathrm{CK}_{1} / \mathrm{CK}_{0}$ pins when either the multiplexed ('2526) or the straight ('2525) clock distribution chip is selected.

Pin Description

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{CK}_{1 \mathrm{~N}}$ | Clock Input ('2525) |
| $\mathrm{CK}_{0}, \mathrm{CK}_{1}$ | Clock Inputs ('2526) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| SEL | Clock Select ('2526) |



TL/F/10684-7
Truth Tables

| '2525 |  |
| :---: | :---: |
| Inputs | Outputs |
| $\mathrm{CK}_{\mathrm{IN}}$ | $\mathrm{O}_{1}-\mathrm{O}_{7}$ |
| L | L |
| H | H |

'2526

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathrm{CK}_{\mathbf{0}}$ | $\mathrm{CK}_{\mathbf{1}}$ | SEL | $\mathbf{O}_{\mathbf{1}}-\mathbf{O}_{\mathbf{7}}$ |
| L | X | L | L |
| H | X | L | H |
| X | L | H | L |
| X | H | H | H |

L = Low Voltage Level
$H=$ High Voltage Level
X = Immaterial
'2526


TL/F/10684-8

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
DC Input Diode Current (IK)
$V_{1}=-0.5 \mathrm{~V}$
$V_{1}=V_{C C}+0.5 V$
DC Input Voltage ( $\mathrm{V}_{1}$ )
DC Output Diode Current (Iok)
$\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$
$V_{O}=V_{C C}+0.5 V$
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
DC Output Source or Sink Current (lo)
DC V ${ }_{\mathrm{CC}}$ or Ground Current per Output Pin (ICC or IGND)
Storage Temperature (TSTG)
Junction Temperature $\left(T_{J}\right)$


Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of CGS circuits outside databook specifications.

Recommended Operating Conditions
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )

| 'C | 2.0 V to 6.0 V |
| :--- | ---: |
| 'CT | 4.5 V to 5.5 V |
| Input Voltage $\left(\mathrm{V}_{\mathrm{I}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |
| CGS74C/CT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CGS54C/CT | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Minimum Input Edge Rate $(\Delta \mathrm{V} / \Delta \mathrm{t})$ |  |
| 'C Devices |  |
| $\mathrm{V}_{\text {IN }}$ from $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\mathrm{CC}} @ 3.3 \mathrm{~V}, 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ |  |
| Minimum Input Edge Rate $(\Delta \mathrm{V} / \Delta \mathrm{t})$ | $125 \mathrm{mV} / \mathrm{ns}$ |
| 'CT Devices |  |
| $V_{I N}$ from 0.8 V to 2.0 V |  |
| $\mathrm{~V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ |  |

## DC Electrical Characteristics for CGS54C/74C Family Devices

| Symbol | Parameter | $V_{c c}$ <br> (V) | CGS74C |  | CGS54C | CGS74C | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Minimum High Level Input Voltage | $\begin{array}{r} 3.0 \\ 4.5 \\ 5.5 \end{array}$ | $\begin{gathered} 1.5 \\ 2.25 \\ 2.75 \end{gathered}$ | $\begin{gathered} 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } V_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ 2.25 \\ 2.75 \end{gathered}$ | $\begin{gathered} 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | $\begin{gathered} 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } V_{C C}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.99 \\ & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V | lout $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 2.5 i \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 3.7 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} { }^{*} \mathrm{~V}_{\mathrm{IN}}= & \mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & -12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OH}} \quad & -24 \mathrm{~mA} \\ & -24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low Level Output Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.002 \\ & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V | $\mathrm{l}_{\text {OUT }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.40 \\ & 0.50 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & { }^{*} V_{I N}=V_{I L} \text { or } V_{I H} \\ & 12 \mathrm{~mA} \\ & \\ & \hline \end{aligned} \quad \begin{aligned} & 24 \mathrm{~mA} \\ & 24 \mathrm{~mA} \end{aligned}$ |

[^1]DC Electrical Characteristics for CGS54C/74C Family Devices (Continued)

| Symbol | Parameter | $V_{c c}$ <br> (V) | CGS74C |  | CGS54C | CGS74C | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |
| IN | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| loLD | $\dagger$ Minimum Dynamic Output Current | 5.5 |  |  | 50 | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 |  |  | -50 | -75 | mA | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min |
| ICC | Maximum Quiescent Supply Current | 5.5 |  | 8.0 | 80.0 | 80.0 | $\mu \mathrm{A}$ | $V_{\mathbb{I N}}=V_{C C}$ <br> or GND |

-All outputs loaded; thresholds on input associated with output under test.
$\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.
Note: $I_{\mathbb{N}}$ and $\mathrm{I}_{\mathrm{CC}}$ © 3.0 V are guaranteed to be less than or equal to the respective limit © $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. Icc for CGS54C © $25^{\circ} \mathrm{C}$ is identical to CGS74C © $25^{\circ} \mathrm{C}$.

## DC Electrical Characteristics for CGS54CT/74CT Family Devices

| Symbol | Parameter | VCc <br> (V) | CGS74CT |  | CGS54CT | CGS74CT | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } V_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } V_{C C}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 4.49 \\ 5.49 \\ \hline \end{array}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.70 \\ & 4.70 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \begin{array}{l} \mathrm{IOH} \end{array} \\ & \hline \end{aligned}$ |
| VOL | Maximum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | lout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \text { IOL } \end{aligned} \begin{aligned} & 24 \mathrm{~mA} \\ & \text { IOL } \end{aligned}$ |
| In | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{Cc}}, \mathrm{GND}$ |
| ICCT | Maximum ICC/Input | 5.5 | 0.6 |  | 1.6 | 1.5 | mA | $V_{1}=V_{C C}-2.1 \mathrm{~V}$ |
| IOLD | $\dagger$ Minimum Dynamic Output Current | 5.5 |  |  | 50 | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 |  |  | -50 | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ICC | Maximum Quiescent Supply Current | 5.5 |  | 8.0 | 160.0 | 80.0 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \\ & \text { or GND } \end{aligned}$ |

[^2]| AC Electrical Characteristics |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}{ }^{(\mathrm{V})} \end{gathered}$ | $\begin{gathered} \text { CGS74C } \\ \begin{array}{c} T_{A}=+25^{\circ} \mathrm{C} \\ C_{L}=50 \mathrm{pF} \end{array} \end{gathered}$ |  |  | $\begin{gathered} \text { CGS54C } \\ \hline \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { CGS74C } \\ \hline T_{A}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  | Units |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Typ | Max | Min | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPLH}}, \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2525) |  |  | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 11.0 \\ 7.8 \end{gathered}$ | 3.0 2.5 | $\begin{gathered} 11.0 \\ 8.2 \end{gathered}$ | $\begin{aligned} & 3.0 \\ & 2.9 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 12.5 \\ 8.1 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpLH, } \\ & t_{\text {PHHL }} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{CK}(\mathrm{n})$ to $\mathrm{O}_{\mathrm{n}}$ ('2526) |  | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 13.0 \\ 7.8 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.3 \end{aligned}$ |  | $\begin{gathered} 14.0 \\ 8.6 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \\ & \hline \end{aligned}$ | Propagation Delay SEL to $\mathrm{O}_{\mathrm{n}}$ ('2526) |  | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 3.0 \\ 4.0 \\ \hline \end{array}$ | $\begin{aligned} & 8.0 \\ & 6.5 \\ & \hline \end{aligned}$ | $\begin{gathered} 14.0 \\ 8.5 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.5 \end{aligned}$ |  | $\begin{gathered} 15.0 \\ 9.5 \\ \hline \end{gathered}$ | ns |
| toshl | Maximum Skew Common Edge Output-to-Output (Note 1) Variation |  | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.2 \end{aligned}$ | 1.0 0.7 |  | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ |  |  | 1.0 0.7 | ns |
| tosth | Maximum Skew <br> Common Edge <br> Output-to-Output (Note 1) <br> Variation |  | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.2 \end{aligned}$ | 1.0 0.7 |  | 1.5 1.0 |  |  | 1.0 0.7 | ns |
| tost | Maximum Skew Opposite Edge Output-to-Output (Note 1) Variation |  | 5.0 |  | 0.4 | 1.0 |  | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ |  |  | 1.0 | ns |
| tpv | Maximum Skew <br> Part-to-Part <br> Variation (Note 2) | 'C2525 <br> 'СТ2525 <br> 'C2526 | 5.0 |  |  | 3.5 |  | 4.0 |  |  |  | ns |
|  |  | 'CT2526 | 5.0 |  |  | 5.0 |  |  |  |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\text {rise }}, \\ & \mathrm{t}_{\text {fall }} \end{aligned}$ | Maximum <br> Rise/Fall Time <br> ( $20 \%$ to $80 \% \mathrm{~V}_{\mathrm{CC}}$ ) |  | 5.0 |  |  | 3.0 |  | 4.0 |  |  | 3.75 | ns |
| $\begin{aligned} & \mathrm{t}_{\text {rise }}, \\ & \mathrm{t}_{\text {fall }} \end{aligned}$ | Maximum <br> Rise/Fall Time <br> ( $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ and $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) |  |  |  | 0.9 |  |  |  |  | 1.1 |  | ns |

*Voltage Range 3.3 is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the CLK to Q propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHL) or LOW to HIGH (LOSLH) or in spposite directions both HL and LH (tOST).
Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specified for a given set of conditions (i.e., capacitive load, $\mathrm{V}_{\mathrm{Cc}}$, temperature, \# of outputs switching, etc.). Parameter guaranteed by design.

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | CGS74CT |  |  | CGS54CT |  | CGS74CT |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{pHL}} \\ & \hline \end{aligned}$ | Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2525) | 5.0 | 4.6 | 6.5 | 9.0 |  |  | 4.0 | 10.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{pHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{CK}(\mathrm{n})$ to $\mathrm{O}_{\mathrm{n}}$ ('2526) | 5.0 | 5.8 | 8.5 | 11.1 |  |  | 5.1 | 12.4 | ns |

AC Electrical Characteristics (Continued)

| Symbol | Parameter |  | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | $\begin{gathered} \text { CGS74CT } \\ T_{A}=+25^{\circ} \mathrm{C} \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \text { CGS54CT } \\ \hline \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \text { CGS74CT } \\ \hline \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Typ | Max | Min | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PH}} \\ & \hline \end{aligned}$ | Propagation Delay SEL to $\mathrm{O}_{\mathrm{n}}$ ('2526) |  |  | 5.0 |  | 8.5 | 12.4 |  |  | 4.4 |  | 14.1 | ns |
| toshL | Maximum Skew <br> Common Edge <br> Output-to-Output (Note 1) <br> Variation |  | 5.0 |  | 0.2 | 0.7 |  |  |  |  | 0.7 | ns |
| tosth | Maximum Skew Common Edge Output-to-Output (Note 1) Variation |  | 5.0 |  | 0.2 | 0.7 |  |  |  |  | 0.7 | ns |
| tost | Maximum Skew Opposite Edge Output-to-Output (Note 1) Variation |  | 5.0 |  | 0.4 | 1.0 |  |  |  |  | 1.0 | ns |
| tPV | Maximum Skew <br> Part-to-Part Variation (Note 2) | $\begin{aligned} & \text { AC2525 } \\ & \text { ACT2525 } \\ & \text { AC2526 } \end{aligned}$ | 5.0 |  |  | 3.5 |  |  |  |  |  | ns |
|  |  | ACT2526 | 5.0 |  |  | 5.0 |  |  |  |  |  | ns |
| $t_{\text {rise }}$, $t_{\text {fall }}$ | Maximum <br> Rise/Fall Time <br> ( $20 \%$ to $80 \% V_{C C}$ ) |  | 5.0 |  |  | 3.0 |  |  |  |  | 3.75 | ns |
| $t_{\text {rise }}$, $t_{\text {fall }}$ | Maximum <br> Rise/Fall Time <br> ( $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ and $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) |  |  |  | 0.9 |  |  |  |  | 1.1 |  | ns |

$*$ Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHL) or LOW to HIGH (tosLh) or in opposite directions both HL and LH (tost).
Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specilied for a given set of conditions (l.e., capacitive load, $V_{c c}$, temperature, * of outputs switching, etc.). Parameter guaranteed by deslgn.

## Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $C_{I N}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance ('2525) | $820 \mathrm{pF}-1.2 \times 10^{-18}(\mathrm{f})^{*}$ | pF | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance ('2526) | $820 \mathrm{pF}-1.2 \times 10^{-18}(\mathrm{f})^{*}$ | pF | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |

* $\mathrm{f}=$ frequency

Recommended Maximum Power Dlssipation (W)

| LFPM | $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ |  | $\mathbf{T}_{\mathbf{A}}=85^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PDIP | SOIC | PDIP | SOIC |
| 0 | 1.105 | 0.858 | 0.528 | 0.41 |
| 225 | 1.493 | 1.055 | 0.714 | 0.504 |
| 500 | 1.71 | 1.210 | 0.820 | 0.578 |

National
Semiconductor

## CGS74CT2527

1－to－8 Minimum Skew（450 ps）Clock Driver

## General Description

These minimum skew clock drivers are designed for Clock Generation and Support（CGS）applications operating at high frequencies．This device guarantees minimum output skew across the outputs of a given device．The＇2527 is a minimum skew clock driver with one input driving eight out－ puts，specifically designed for clock distribution applications．

Ordering Code：See Section 5

## Logic Symbol



## Functional Description

The output pins act as a single entity and will foliow the state of the CK ${ }_{\mathrm{IN}}$ when clock distribution chip is selected．

Pin Description

| PIn Names | Description |
| :--- | :--- |
| $\mathrm{CK}_{1 \mathrm{~N}}$ | Clock Input |
| $\mathrm{O}_{1}-\mathrm{O}_{8}$ | Outputs |



TL／F／10881－4

## Features

■ Guaranteed and tested： 450 ps Pin－to－pin skew（toshl and tohlh）
－High performance version of existing CGS74CT2525
－Implemented on National＇s FACTTM family process
■ 1 input to 8 outputs low skew clock distribution
－Symmetric output current drive： $24 \mathrm{~mA} \mathrm{IOH}_{\mathrm{OH}} / \mathrm{IOL}^{2}$
－Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
－ 28 pin PCC for optimum skew performance
■ Guaranteed 2 K volts ESD protection

## Connection Diagram

Pin AssIgnment for PCC
NC NC ${ }_{c C}$ GND GND NC NC


TL／F／10981－3

## Truth Table

| Inputs | Outputs |
| :---: | :---: |
| $\mathrm{CK}_{\text {IN }}$ | $\mathrm{O}_{1}-\mathrm{O}_{8}$ |
| L | L |
| H | H |

Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
DC Input Diode Current (IK)

$$
\begin{aligned}
& V_{i}=-0.5 \mathrm{~V} \\
& V_{i}=V_{C C}+0.5 \mathrm{~V}
\end{aligned}
$$

DC Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ )
DC Output Diode Current (IO)

$$
V_{0}=0.5 \mathrm{~V}
$$

DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
-0.5 V to +7.0 V
-20 mA
+20 mA
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$-20 \mathrm{~mA}$

$$
V_{0}=V_{C C}+0.5 V
$$

$+20 \mathrm{~mA}$

DC Output Source
or Sink Current (lo)
DC VCC or Ground Current per Output Pin (ICC or IGND)
Storage Temperature (TSTG)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature Coeff. ( $\theta_{\mathrm{J}}$ )
PCC (0 LFM Air Flow)
$71^{\circ} \mathrm{C} / \mathrm{W}$
PCC ( 225 LFM Air Flow)
$53^{\circ} \mathrm{C} / \mathrm{W}$
PCC ( 500 LFM Air Flow)

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of CGS circuits outside databook specifications.

## Recommended Operating Conditions

Supply Voltage (VCC) 'CT
Output Voltage (V)
Operating Temperature ( $T_{A}$ )
Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ )
$\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to 2.0 V
$\mathrm{V}_{\mathrm{CC}}$ @ $4.5 \mathrm{~V}, 5.5 \mathrm{~V}$
$125 \mathrm{mV} / \mathrm{ns}$

## DC Electrical Characteristics for CGS74CT Family Devices

| Symbol | Parameter | $V_{C c}$ <br> (V) |  |  | CGS74CT | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{1}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } V_{C C}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & V_{O U T}=0.1 \mathrm{~V} \\ & \text { or } V_{C C}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 4.49 \\ 5.49 \\ \hline \end{array}$ | $\begin{aligned} & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & V_{I N}=V_{I L} \text { or } V_{I H} \\ & I_{\text {OUT }}=-50 \mu \mathrm{~A} \end{aligned}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & { }^{*} \mathrm{~V}_{I N}=V_{I L} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}} \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Minimum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | $\begin{aligned} & V_{\text {IN }}=V_{I L} \text { or } V_{I H} \\ & I_{\text {OUT }}=50 \mu \mathrm{~A} \end{aligned}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0.44 \\ 0.44 \\ \hline \end{array}$ | V | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{l}_{\mathrm{OL}} \quad 24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | mA | $\mathrm{V}_{1}=\mathrm{V}_{C C}, \mathrm{GND}$ |
| ICCT | Maximum ICC/Input | 5.5 | 0.6 |  | 1.5 | mA | $V_{1}=V_{C C}-2.1 \mathrm{~V}$ |
| lold | $\dagger$ Minimum Dynamic Output Current | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V} \mathrm{Max}$ |
| lohd |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min |
| ICC | Minimum Quiescent Supply Current | 5.5 |  | 8.0 | 80.0 | $\mu \mathrm{A}$ | $V_{I N}=V_{C C}$ <br> or GND |

*All outputs loaded; thresholds on input associated with output under test.
$\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.

## AC Electrical Characteristics

over Recommended Operating Free Air Temperature Range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}{ }^{*}$ <br> (V) | CGS74CT2527 |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | 5.0 |  |  |  |  | 100 |  | MHz |
| tPLH | Low-to-High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | 3.6 |  | 9.5 | 3.0 |  | 10.5 | ns |
| tPHL | High-to-Low Propagation Deay CK to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | 3.6 |  | 9.5 | 3.0 |  | 10.5 | ns |
| toshl | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 150 | 450 |  | 150 | 450 | ps |
| tosth | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 150 | 450 |  |  | 450 | ps |
| $t_{\text {rise }}, \mathrm{t}_{\text {fall }}$ | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) |  |  |  | 1.5 |  |  | 1.5 | ns |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (LOSHJ) or LOW to HIGH (tOSLH) or in opposite directions both HL and LH (tost).

## Extended Electrical Characteristics: ( 66.67 MHz )

| CGS74CT2527 | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | Units |
| :--- | :---: | :---: |
| Time High* | 4 | ns |
| Time Low |  | 4 |
| ns |  |  |



TL/F/10981-11
Time high is measured with outputs at above 2 V .
Time low is measured with outputs at below 0.8 V .

## Extended Electrical Characteristics: ( $66.67 \mathbf{M H z}$ ) (Continued)




TL/F/10981-13

## Test Circuit


$R_{L}$ is $500 \Omega$
$\mathrm{C}_{\mathrm{L}}$ is 50 pF for all prop delays and skew measurements.

## Notes:

1. Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.
2. Load capacitance includes the test jig.

Parameter Measurement Information (Preliminary)

| Definition | Example | Significance |
| :---: | :---: | :---: |
| toshl $^{\text {O }}$ OSLH <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $t_{O S H L}=\mid t_{\text {PHL }} \text { max }-t_{\text {PHL }} \text { min } \mid$ <br> Output Skew for LOW-to-HIGH Transitions: $t_{\text {OSLH }}=\mid t_{\text {PLH }} \text { max }-t_{\text {PLH }}^{\text {min }} \mid$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/ clock operations. |
| $t_{P S}$ <br> Pin Skew or Transition Skew: $t_{P S}=\left\|t_{P H L_{i}}-t_{\text {PLH }}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. TPS is the maximum difference for outputs $i=1$ to 8 within a device package. | FIGURE B | - tps, Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |

## General Description

These minimum skew clock drivers are designed for Clock Generation \& Support (CGS) applications operating above 50 MHz . This device guarantees minimum output skew across the outputs of a given device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The '2528 is a minimum skew clock driver with one input driving ten outputs, specifically designed for signal generation and clock distribution applications.

## Features

- Clock Generation \& Support (CGS) devices ideal for high frequency signal generation or clock distribution applications
■ CGS64/74B version features National's Advanced Bipolar FAST* LSI process
- 1-to-10 low skew clock distribution
- 550 ps pin-to-pin output skew for the PCC package
- Specification for transition skew to meet duty cycle requirements
- 28-pin centered $V_{C C}$ and GND configuration or PLCC to minimize high speed switching noise
- Current sourcing 48 mA and current sinking of 64 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 K volts ESD protection
- Commercial and Industrial temperature availability


## Ordering Code: Soe Section 5

## Logic Symbol



## Connection Diagrams

Pin Assignment for DIP and SOIC


TL/F/10984-3


## Pin Description

| Pin Names | Description |
| :--- | :--- |
| CK | Clock Input ('2528) |
| $\mathrm{O}_{0}-\mathrm{O}_{9}$ | Outputs |

## Truth Tables

| Inputs | Outputs |
| :---: | :---: |
| CK | $\mathrm{O}_{0}-\mathrm{O}_{9}$ |
| L | L |
| H | H |

[^3]

| Absolute Maximum Ratings (Note) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. |  |  |  |  |
| Supply Voltage (VCC) |  |  |  | 7.0V |
| Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ ) |  |  |  | 7.0 V |
| Operating Temperature |  | 64 Grade 74 Grade |  | $\begin{aligned} & +85^{\circ} \mathrm{C} \\ & +70^{\circ} \mathrm{C} \end{aligned}$ |
| Storage Temperature Range |  |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Typical $\theta_{\text {JA }}$ | M | N | V |  |
| 0 LFM | 89 | 71 | 64 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 225 LFM | 71 | 57 | 52 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 500 LFM | 63 | 48 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Recommended Operating Conditions

| Supply Voltage (VCC) | 4.5 V to 5.5 V |
| :--- | ---: |
| High Level Input Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2 V |
| Low Level Input Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | 0.8 V |
| High Level Output Current $\left(\mathrm{l}_{\mathrm{OH}}\right)$ | -48 mA |
| Low Level Output Current (lou) | 64 mA |
| Free Air Operating Temperature $64\left(\mathrm{~T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Free Air Operating Temperature $74\left(\mathrm{~T}_{\mathrm{A}}\right)$ | $-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NOTE: The Absolute Maximum Ratings are those values |  |
| beyond which the safety of the device cannot be guaran- |  |
| teed. The device should not be operated at these limits. The |  |
| parametric values defined in the DC and AC Electrical Char- |  |
| acteristics tables are not guaranteed at the absolute maxi- |  |
| mum ratings. The Recommended Operating Conditions will |  |
| define the conditions for actual device operation. |  |

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IK }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=48 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  | 0.35 | 0.5 | V |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| $\mathrm{IIH}^{\text {H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  | -0.5 | -0.75 | mA |
| 10 | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -50 |  | -150 | mA |
| ICC | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs High |  | 24 | 35 | mA |
|  |  |  | Outputs Low |  | 45 | 65 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 5 |  | pF |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Frequency Maximum |  | 80 |  | MHz |
| ${ }_{\text {tPLH }}$ | Low-to-High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2528) M, N | 3.0 | 4.5 | 7.0 | ns |
|  | Low-to-High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2528) V | 2.5 | 4.5 | 6.5 |  |
| ${ }_{\text {tPHL }}$ | High-to-Low Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2528) M, N | 3.0 | 4.5 | 7.0 | ns |
|  | High-to-Low Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2528) V | 2.5 | 4.5 | 6.5 |  |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter |  | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Package |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {OSHL }}$ | Maximum Skew Common Edge Output-to-Output Variation | $\begin{aligned} & N \\ & M \\ & V \end{aligned}$ | 5.0 |  | 0.15 | $\begin{array}{r} 800 \\ 650 \\ 550 \\ \hline \end{array}$ | ps |
| tosth | Maximum Skew Common Edge Output-to-Output Variation | $\begin{aligned} & N \\ & M \\ & V \end{aligned}$ | 5.0 |  | 0.15 | $\begin{aligned} & 800 \\ & 650 \\ & 550 \end{aligned}$ | ps |
| $t_{\text {PS }}$ | Maximum Skew Pin (Signal) Transition Variation | $\begin{aligned} & N \\ & M \\ & V \end{aligned}$ | 5.0 |  | 0.6 | $\begin{aligned} & 750 \\ & 750 \\ & 850 \\ & \hline \end{aligned}$ | ps |
| $\mathrm{t}_{\text {rise }}$, | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) | CGS74 | 5.0 |  |  | 1.5 | ns |
| $\mathrm{t}_{\text {fall }}$ |  | CGS64 | 5.0 |  |  | 1.75 |  |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note: $\mathrm{TOSHL}^{\text {and }}$ tOSLH parameters are being tested and guaranteed at 1 MHz for $V$ package. In addition $V$ package is guaranteed by design at 66 MHz until Oct. 1993, when it will be fully production tested.

## Parameter Measurement Information (Preliminary)

| Definition | Example | Significance |
| :---: | :---: | :---: |
| toshl tosLh <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $t_{\mathrm{OSHL}}=\left\|\mathrm{t}_{\mathrm{PH}} \mathrm{max}-\mathrm{t}_{\mathrm{PH}} \mathrm{~min}_{\min }\right\|$ <br> Output Skew for LOW-to-HIGH Transitions: $t_{\text {OSLH }}=\mid t_{\text {PLH }}^{\max }\left(-t_{\text {PLH }} \text { min } \mid\right.$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/clock operations. |
| $t_{\text {PS }}$ <br> Pin Skew or Transition Skew: $t_{P S}=\left\|t_{P H L_{i}}-t_{\text {PLHi }}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. Tps is the maximum difference for outputs $\mathrm{i}=1$ 8 to within a device package. | FIGURE B | - tpS , Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |

National semiconductor

## CGS64/74B2529 <br> 550 ps 1 to 10 Minimum Skew Clock Driver

## General Description

This minimum skew clock driver is designed for Clock Generation and Support (CGS) applications operating from 33 MHz to 80 MHz . The devices guarantee minimum output skew across the outputs of a given device.
Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The '2529 is a minimum skew clock driver with two selectable inputs driving ten outputs
The SEL pin is used to determine which CKn will have an active effect on the outputs of the circuit. When SEL $=1$, the CK1 input is selected and when SEL $=0$, the CK0 input is selected. The non-selected CKn input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the CK inputs.

## Features

- Clock Generation and Support (CGS) devices
- Ideal for high frequency signal generation or clock distribution applications
- CGS74B version features National's Advanced Bipolar FAST® LSI process
- 1-to-10 low skew clock distribution
- 550 ps pin-to-pin output skew (V package)
- Specification for transition skew to meet duty cycle requirements
- 20-center pin VCC and GND configuration or PLCC to minimize high speed switching noise
- Current sourcing 48 mA and current sinking of 64 mA

■ Low dynamic power consumption above 20 MHz

- Guaranteed 4 kV ESD protection


## Logic Symbols



Pin Description

| Pin <br> Names | Description |
| :--- | :--- |
| CKO, CK1 | Clock Input ('2529) |
| O0-O9 | Outputs |
| SEL | Clock Select ('2529) |

'2529

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| CK0 | CK1 | SEL | O0-O9 |
| L | X | L | L |
| H | X | L | H |
| X | L | H | L |
| X | H | H | H |

[^4]Connection Diagrams
Pin Assignment PDIP and SOIC '2529


Pin Assignment for PCC 웅 $00 \mathrm{~V}_{\mathrm{Cc}} 0908$


| Absolute Maximum Ratings (Note) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallablity and specifications. |  |  |  |  |  |
| Supply Voltage (VCC) |  |  |  |  | 7.0V |
| Input Voltage ( $V_{1}$ ) |  |  |  |  | 7.0V |
| 64 Grade <br> 74 Grade | erature |  | $\begin{array}{r} -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{array}$ |  |  |
| Storage Temperature Range |  |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Typical $\boldsymbol{\theta}_{\text {JA }}$ | Airflow | M | N | $\checkmark$ |  |
|  | 0 LFM | 89 | 71 | 64 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 225 LFM | 71 | 57 | 52 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 500 LFM | 63 | 48 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Recommended Operating Conditions

| Supply Voltage (VCC) | 4.5 V to 5.5 V |
| :--- | ---: |
| High Level Input Voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) | 2 V |
| Low Level Input Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | 0.8 V |
| High Level Output Current (loH) | -48 mA |
| Low Level Output Current (loL) | 64 mA |
| Free Air Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |
| 64 Grade | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 74 Grade | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

Note: The Absolule Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

Over recommended operating free air temprature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IK }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=48 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  | 0.35 | 0.5 | V |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| $\mathrm{IIH}^{\text {H}}$ | High Level Input Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  | -0.5 | -0.75 | mA |
| 10 | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -50 |  | -150 | mA |
| Icc | Supply Current '2528 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs High |  | 24 | 35 | mA |
|  |  |  | Outputs Low |  | 45 | 65 | mA |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $V_{C C}=5.5 \mathrm{~V}$ |  |  | 5 |  | pF |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ R_{\mathrm{L}} & =500 \Omega \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Frequency Maximum |  |  | 80 |  | MHz |
| $t_{\text {PLH }}$ | Low-to-High Propagation Delay $\mathrm{CKO}^{2} 1$ to $\mathrm{O}_{\mathrm{n}}$ | M, N | 3.0 | 5.5 | 7.0 | ns |
|  | Low-to-High Propagation Delay CK0, 1 to $\mathrm{O}_{\mathrm{n}}$ | V | 2.5 | 5.5 | 6.0 |  |
| ${ }^{\text {t }}$ PHL | High-to-Low Propagation Delay CK0,1 to $\mathrm{O}_{\mathrm{n}}$ | M, N | 3.0 | 5.5 | 7.0 | ns |
|  | High-to-Low Propagation Delay CK0,1 to $\mathrm{O}_{\mathrm{n}}$ | V | 2.5 | 5.5 | 6.0 |  |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Package | $V_{C C}{ }^{*}$ <br> (V) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| toshi | Maximum Skew Common Edge Output-to-Output Variation | $\begin{aligned} & N \\ & M \\ & V \end{aligned}$ | 5.0 |  | 0.15 | $\begin{array}{r} 800 \\ 650 \\ 500 \\ \hline \end{array}$ | ps |
| tosth | Maximum Skew Common Edge Output-to-Output Variation | $\begin{aligned} & \mathrm{N} \\ & \mathrm{M} \\ & \mathrm{~V} \end{aligned}$ | 5.0 |  | 0.15 | $\begin{array}{r} 800 \\ 650 \\ 500 \\ \hline \end{array}$ | ps |
| $t_{\text {PS }}$ | Maximum Skew Pin (Signal) Transition Variation | $\begin{aligned} & \mathrm{N} \\ & \mathrm{M} \\ & \mathrm{~V} \end{aligned}$ | 5.0 |  | 0.6 | $\begin{aligned} & 750 \\ & 750 \\ & 850 \\ & \hline \end{aligned}$ | ps |
| tSet** | Setup Time High Select to CLKO or 1 Setup Time Low Select to CLKO or 1 | All | 5.0 | $\begin{aligned} & -2.0 \\ & -2.0 \\ & \hline \end{aligned}$ |  |  | ns |
| $\mathrm{t}_{\text {Hold }}{ }^{* *}$ | Hold Time High Select to CLKO or 1 Hold Time Low Select to CLK0 or 1 | All | 5.0 | $\begin{aligned} & 2.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  |  | ns |
| $\mathrm{t}_{\text {rise }}$, | Rise/Fall Time <br> (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) | CGS74 | 5.0 |  |  | 1.5 | ns |
| $t_{\text {fail }}$ |  | CGS64 | 5.0 |  |  | 1.75 |  |

Note: $\mathrm{T}_{\mathrm{OSHL}}$ and tOSLH parameters are being tested and guaranteed at 1 MHz for $V$ package. In addition, $V$ package is guaranteed by design at 66 MHz until Oct. 1993, when it will be fully production tested.
*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
**A negative setup time indicates that the correct logic levels may be initiated sometimes after the active transition of the timing pulse.

Timing Diagram for the CGS74/64B2529


TL/F/11923-1

## CGS74B303 Octal Divide-by-2 Skew Clock Driver

## General Description

These minimum skew clock drivers are designed for high frequency Clock Generation and Support (CGS) applications. These devices are ideal for duty cycle recovery applications with internal frequency divide-by-2 circuitry. The devices guarantee minimum output skew across the outputs of a given device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems.

## Functional Description

The CGS74B303 contains eight flip-flops designed to have low skew between outputs. The eight outputs (six in-phase with CLK and two out-of-phase) toggle on successive CLK pulses. $\overline{\text { PRE }}$ and $\overline{C L R}$ inputs are provided to set Q and $\overline{\mathrm{Q}}$ outputs high or low independent of CLK pin.

## Features

■ Clock Generation and Support (CGS) Devices ideal for high frequency signal generation or clock distribution applications
■ CGS74B version features National's Advanced Bipolar FASTTM LSI process

- 1 ns pin-to-pin output skew
- Specification for transition skew to meet duty cycle requirements
- Current sourcing 24 mA and current sinking of 48 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection

Ordering Code: See Section 5

Logic Diagram


## Connection Diagrams




Pin Description

| Pin Names | Description |
| :--- | :--- |
| CLK | Clock Input |
| $\mathrm{O}_{1}-\mathrm{O}_{8}$ | Outputs |
| $\overline{\mathrm{PRE}}$ | Preset |
| $\overline{\mathrm{CLR}}$ | Clear |

## Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLR }}$ | $\overline{\text { PRE }}$ | CLK | $\mathrm{O}_{\mathbf{1}}-\mathrm{O}_{\mathbf{5}}$ | $\overline{\mathrm{O}}_{\mathbf{7}}-\overline{\mathrm{O}}_{\mathbf{8}}$ |
| L | H | X | L | H |
| H | L | X | H | L |
| L | L | X | $\mathrm{L}^{*}$ | $\mathrm{~L}^{*}$ |
| H | H | $\uparrow$ | $\overline{\mathrm{Q}}$ | Q |
| H | H | L | Q | $\overline{\mathrm{Q}}$ |

*This state will not persist when CLR/PRE returns to high.

| Absolute Maximum Ratings (Note) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. |  |  |  |  |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  | 7.0V |
| Input Voltage ( $\mathrm{V}_{1}$ ) |  |  |  | 7.0 V |
| Operating Free | 74B303 |  | ${ }^{\circ} \mathrm{C}$ to | $+70^{\circ} \mathrm{C}$ |
| Air Temperature | 64B303 |  | ${ }^{\circ} \mathrm{C}$ to | $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |  | to | $150^{\circ} \mathrm{C}$ |
| Typical $\theta_{\text {JA }}$ |  |  | 03/3 | 4/305 |
| Airflow (LFM) | 0 | 225 | 500 |  |
| Plastic (N) Package | 95 | 70 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Jedec SOIC (M) Package | 118 | 96 | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| PCC (V) Package | 69 | 53 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Recommended Operating Conditions

| Supply Voltage (VCC) | 4.5 V to 5.5 V |
| :--- | ---: |
| High Level Input Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2 V |
| Low Level Input Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | 0.8 V |
| High Level Output Current (IOH) | -24 mA |
| Low Level Output Current (loL | 48 mA |
| Free Air Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 to $70^{\circ} \mathrm{C}$ |
| NOTE: The Absolute Maximum Ratings are those values |  |
| beyond which the safety of the device cannot be guaran- |  |
| teed. The device should not be operated at these limits. The |  |
| parametric values defined in the DC and AC Electrical Char- |  |
| acteristics tables are not guaranteed at the absolute maxi- |  |
| mum ratings. The Recommended Operating Conditions will |  |
| define the conditions for actual device operation. |  |

## DC Electrical Characteristics CGS74/64B303/304/305

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{lOL}=48 \mathrm{~mA}$ |  |  | 0.35 | 0.5 | V |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  |  |  | 0.1 | m A |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| I/L | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  | -0.1 | $-0.50$ | mA |
| 10 | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -50 |  | -150 | mA |
| ICC | Supply Current$303$ | $V_{C C}=5.5 \mathrm{~V}$ | Outputs High |  | 27 | 60 | mA |
|  |  |  | Outputs Low |  | 45 | 60 | mA |
| ICC | Supply Current 304 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs High |  | 20 | 30 | mA |
|  |  |  | Outputs Low |  | 42 | 55 | mA |
| ICC | Supply Current 305 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs High |  | 35 | 45 | mA |
|  |  |  | Outputs Low |  | 42 | 55 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $V_{C C}=5 \mathrm{~V}$ |  |  | 5 |  | pF |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter |  | CGS74B303 |  |  | CGS64B303 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathbf{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Input Frequency |  | 110 |  |  | 100 |  |  | MHz |
| $t_{\text {PLL }}$, | Propagation Delay $\mathrm{CK}(\mathrm{n})$ to $\mathrm{O}_{\mathrm{n}}$ | M, N | 4 |  | 8 | 4 |  | 8 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  | V | 4 |  | 8.5 | 4 |  | 9 | , |
| tpLH, <br> $t_{\text {PHL }}$ | Propagation Delay PRE/CLR |  | 3 |  | 12 | 3 |  | 12 | ns |
| tSU | Set Up Time before CLK |  | 5 |  |  | 5 |  |  | ns |
| $t_{W}$ | CLK HI <br> CLK LO <br> CLR/PRE |  | 4 4 4 |  |  | 4 4 4 |  |  | ns |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter |  | $V_{C C}{ }^{*}$ <br> (V) | CGS74B303 |  |  | CGS64B303 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ C_{L}=0 \mathrm{pF}-50 \mathrm{pF} \\ R_{\mathrm{L}}=500 \Omega \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| toshle | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  |  | 5.0 |  | 0.5 | 1.0 |  | 0.5 | 1.0 | ns |
| tosLHQ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  |  | 5.0 |  | 0.5 | 1.0 |  | 0.5 | 1.0 | ns |
| ${ }^{\text {toshL }} \mathbf{Q}$ | Maximum Skew Common Edge <br> Output-to-Output Variation (Note 1) | M, N | 5.0 |  | 0.3 | 0.6 |  | 0.3 | 0.6 | ns |
|  |  | V |  |  | 0.3 | 0.75 |  | 0.3 | 0.75 |  |
| tosth $\bar{Q}$ | Maximum Skew Common Edge <br> Output-to-Output Variation (Note 1) | M, N | 5.0 |  | 0.3 | 0.6 |  | 0.3 | 0.6 | ns |
|  |  | V |  |  | 0.3 | 0.75 |  | 0.3 | 0.75 |  |
| ${ }^{\text {tosLH/HL }} \mathbf{Q}, \overline{\mathrm{Q}}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  | 5.0 |  | 1.0 | 1.6 |  | 1.0 | 1.75 | ns |
| tPS Q | Maximum Skew Pin (Signal) Transition Variation (Note 1) |  | 5.0 |  |  | 1.0 |  |  | 1.2 | ns |
| $\mathrm{t}_{\text {rise }}$ $t_{\text {fall }}$ | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) $0 \mathrm{pF}-30 \mathrm{pF}$ Loads |  | 5.0 |  | 1.1 0.9 | 2.0 2.0 |  | 1.1 0.9 | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | ns |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW ( LOSHL ) or LOW to HIGH (tOSLH) or in opposite directions both HL and LH (tost). Parameters tost and tps guaranteed by design.
Note 2: This device is sensitive to noise due to the large transient currents which occur during multiple switching of the eight outptus. VVV by-pass capacitor(s), chip types, must be placed as closely as possible to the VCC pin.

Timing Diagrams


## Test Circuit


$R_{\mathrm{L}}$ is $500 \Omega$
$\mathrm{C}_{\mathrm{L}}$ is 50 pF for all prop delays and skew measurements. $C_{L}$ is 30 pF for $\mathrm{t}_{\text {rise }}$ and $\mathrm{t}_{\text {fall }}$ measurements.

Notes:

- Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification
- All input pulses are from 3.5 V to 0.3 V with rise and fall times of 2.0 ns .
- Load capacitance includes the test jig.


## CGS74B304 Octal Divide－by－2 Skew Clock Driver

## General Description

These minimum skew clock drivers are designed for high frequency Clock Generation \＆Support（CGS）applications． These devices are ideal for duty cycle recovery applications with internal frequency divide－by－2 circuitry．The devices guarantee minimum output skew across the outputs of a given device．Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems．

## Functional Description

The CGS74B304 contains eight flip－flops designed to have low skew between outputs．The eight outputs（eight in－ phase with CLK）toggle on successive CLK pulses．
$\overline{\text { PRE }}$ and CLR inputs are provided to set Q and Q outputs high or low independent of CLK pin．

## Features

－Clock Generation \＆Support（CGS）devices ideal for high frequency signal generation or clock distribution applications
－CGS74B version features National＇s Advanced Bipolar FASTTM LSI process
－ 900 ps pin－to－pin output skew
m Specification for transition skew to meet duty cycle re－ quirements
－Current sourcing 24 mA and current sinking of 48 mA
－Low dynamic power consumption above 20 MHz
－Guaranteed 4 kV ESD protection

## Ordering Code：See Section 5

## Connection Diagrams

Pin Assignment 28－Pin PCC for DIP and SOIC nc $\mathrm{O}_{3}$ nc Gndgndandic


四回回回图囷


TL／F／11750－2

## Pin Description

| Pin Names | Description |
| :--- | :--- |
| CLK | Clock Input |
| $\mathrm{O}_{1}-\mathrm{O}_{8}$ | Outputs |
| $\overline{\text { PRE }}$ | Preset |
| $\overline{\mathrm{CLA}}$ | Clear |

Logic Diagram CGS74B304


Truth Table
CGS74B304

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| CLR | PRE | CLK | $\mathrm{O}_{\mathbf{1}}-\mathrm{O}_{\mathbf{8}}$ |
| L | H | X | L |
| H | L | X | H |
| L | L | X | $\mathrm{L}^{*}$ |
| H | H | $\uparrow$ | $\mathrm{Q}_{0}$ |
| H | H | L | $\mathrm{Q}_{0}$ |

＊This state will not persist when CLR／PRE re－ turns to high．

| Absolute Maximum Ratings (Note) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. |  |  |  |  |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  | 7.0V |
| Input Voltage ( $\mathrm{V}_{1}$ ) |  |  |  | 7.0 V |
| Operating Free Air Temperature | $74 \mathrm{B3}$ 64 |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & +70^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |
| Storage Temperature Range |  |  | $5^{\circ} \mathrm{C}$ t | $150^{\circ} \mathrm{C}$ |
| Typical $\boldsymbol{\theta}_{\text {JA }}$ |  |  |  | 4/305 |
| Airflow (LFM) | 0 | 225 | 500 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic (N) Package | 95 | 70 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Jedec SOIC (M) Package | 118 | 96 | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| PCC (V) Package | 69 | 53 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Recommended Operating Conditions

Supply Voltage (VCC)
4.5 V to 5.5 V

High Level Input Voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) 2V
Low Level Input Voltage ( $\mathrm{V}_{\mathrm{IL}}$ ) 0.8 V
High Level Output Current (IOH) -24 mA
Low Level Output Current (loL) 48 mA
Free Air Operating Temperature $\left(T_{A}\right) \quad 0$ to $70^{\circ} \mathrm{C}$
NOTE: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics CGS74/64B303/304/305

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage | $V_{C C}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  | 0.35 | 0.5 | V |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  | -0.1 | -0.50 | mA |
| 10 | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -50 |  | -150 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current$303$ | $V_{C C}=5.5 \mathrm{~V}$ | Outputs High |  | 27 | 60 | mA |
|  |  |  | Outputs Low |  | 45 | 60 | mA |
| ICC | Supply Current$304$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs High |  | 20 | 30 | mA |
|  |  |  | Outputs Low |  | 42 | 55 | mA |
| ICC | Supply Current$305$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs High |  | 35 | 45 | mA |
|  |  |  | Outputs Low |  | 42 | 55 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{C C}=5 \mathrm{~V}$ |  |  | 5 |  | pF |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | CGS74B304 |  |  | CGS64B304 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ C_{L}=0 \mathrm{pF}-50 \mathrm{pF} \\ R_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Input Frequency | 110 |  |  | 100 |  |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay CK(n) to $\mathrm{O}_{\mathrm{n}}$ | 4 |  | 8.5 | 4 |  | 8.5 | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}}, \\ & \mathbf{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay PRE/CLR | 4 |  | 11 | 4 |  | 11 | ns |
| tsu | Set Up Time before CLK | 5 |  |  | 5 |  |  | ns |
| $t_{W}$ | CLK HI <br> CLK LO CLR/PRE | $\begin{aligned} & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |  | 4 4 4 |  |  | ns |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | CGS74B304 |  |  | CGS64B304 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ R_{\mathrm{L}}=500 \Omega \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| toshlo | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  |  | 5.0 |  | 0.5 | 0.9 |  | 0.5 | 0.9 | ns |
| tosLha | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  |  | 5.0 |  | 0.5 | 0.9 |  | 0.5 | 0.9 | ns |
| $t_{\text {PS }}$ | Maximum Skew. Pin (Signal) Transition Variation (Note 1) | PDIP | 5.0 |  |  | 1.1 |  |  | 1.1 | ns |
|  |  | SOIC | 5.0 |  |  | 1.1 |  |  | 1.1 |  |
|  |  | PCC | 5.0 |  |  | 1.3 |  |  | 1.3 |  |
| $t_{\text {rise }}$, $t_{\text {fall }}$ | Rise/Fall Time (from 0.8V/2.0V to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) $0 \mathrm{pF}-30 \mathrm{pF}$ Loads |  | 5.0 |  | 1.1 0.9 | 2.0 2.0 |  | 1.1 0.9 | 2.0 2.0 | ns |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHU or LOW to HIGH (tosth) or in opposite directions both HL and LH (tost). Parameters tost and tps guaranteed by design.
Note 2: This device is sensitive to noise due to the large transient currents which occur during multiple switching of the outputs. VCC bypass capacitor(s), chip types, must be placed as closely as possible to the $V_{C C}$ pin.

Timing Diagrams


TL/F/11750-5

## Test Circuit


$\mathrm{R}_{\mathrm{L}}$ is $500 \Omega$
$C_{L}$ is 50 pF for all prop delays and skew measurements.
$\mathrm{C}_{\mathrm{L}}$ is 30 pF for $\mathrm{t}_{\text {rise }}$ and $\mathrm{t}_{\text {fall }}$ measurements.

## Notes:

- Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.
- All input pulses are from 3.5 V to 0.3 V with rise and fall times of 2.0 ns .
- Load capacitance includes the test jig.


## Parameter Measurement Information (Preliminary)

| Definition | Example | Significance |
| :---: | :---: | :---: |
| $t_{\text {OSHL }} \mathrm{t}_{\mathrm{OSLH}}$ <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $t_{\mathrm{OSHL}}=\left\|\mathrm{t}_{\mathrm{PH} L_{\max }}-\mathrm{t}_{\mathrm{PH} L_{\min }}\right\|$ <br> Output Skew for LOW-to-HIGH Transitions: $t_{\text {OSLH }}=\mid t_{\text {PLH }} \text { max }-t_{\text {PLH }}^{\text {min }} \mid$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/ clock operations. |
| $t_{P S}$ <br> Pin Skew or Transition Skew: $t_{P S}=\left\|t_{\text {PH }} L_{i}-t_{\text {PLH }}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. $T_{P S}$ is the maximum difference for outputs $i=1$ to 8 within a device package. | FIGURE B | - tPS , Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |

## CGS74B305

## Octal Divide-by-2 Skew Clock Driver

## General Description

These minimum skew clock drivers are designed for high frequency Clock Generation \& Support (CGS) applications. These devices are ideal for duty cycle recovery applications with internal frequency divide-by-2 circuitry. The devices guarantee minimum output skew across the outputs of a given device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems.

## Functional Description

The CGS74B305 contains eight flip-flops designed to have low skew between outputs. The eight outputs (four in-phase with CLK and four out-of-phase) toggle on successive CLK pulses. $\overline{\operatorname{PRE}}$ and $\overline{\mathrm{CLR}}$ inputs are provided to set Q and Q outputs high or low independent of CLK pin.

## Features

- Clock Generation \& Support (CGS) devices ideal for high frequency signal generation or clock distribution applications
■ CGS74B version features National's Advanced Bipolar FASTTM LSI process
■ 750 ps pin-to-pin output skew
$\square$ Specification for transition skew to meet duty cycle requirements
- Current sourcing 24 mA and current sinking of 48 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection

Ordering Code: See Section 5

## Logic Diagram



Pin Description

| PIn Names | Description |
| :--- | :--- |
| CLK | Clock Input |
| $\mathrm{O}_{1}-\mathrm{O}_{8}$ | Outputs |
| PRE | Preset |
| CLR | Clear |

## Truth Table

CGS74B305

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CLK | $\mathbf{O}_{1}-\mathbf{O}_{4}$ | $\overline{\mathrm{O}}_{\mathbf{5}}-\overline{\mathrm{O}}_{8}$ |
| L | H | X | L | H |
| H | L | X | H | L |
| L | L | X | $\mathrm{L}^{*}$ | $\mathrm{~L}^{*}$ |
| H | H | $\uparrow$ | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ |
| H | H | L | $\mathrm{Q}_{0}$ | $\bar{Q}_{0}$ |

*This state will not persist when CLR/PRE returns to high.

Connection Diagrams
Pin Assignment for DIP and SOIC


Pin Assignment 28-Pin PCC


| Absolute Maximum Ratings (Note) |  |  |  |  | Recommended Operating |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications. |  |  |  |  | Conditions |  |
|  |  |  |  |  | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 V to 5.5 V |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  | 7.0 V | High Level Input Voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) | 2 V |
| Input Voltage ( $V_{1}$ ) |  |  |  | 7.0 V | Low Level Input Voltage ( $\mathrm{V}_{\text {IL }}$ ) | 0.8V |
| Operating Free | 74B3 |  |  | $+70^{\circ} \mathrm{C}$ | High Level Output Current (loh) | -24mA |
| Air Temperature | 64B3 |  | $-40^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ | Low Level Output Current (lol) | -48 mA |
| Storage Temperature Range |  |  | $65^{\circ} \mathrm{C}$ t | $150^{\circ} \mathrm{C}$ | Free Air Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Typical $\theta_{\text {JA }}$ |  |  |  | 4/305 | NOTE: The Absolute Maximum Ratis | hose values |
| Airflow (LFM) | 0 | 225 | 500 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | beyond which the safety of the devica | t be guaran- |
| Plastic (N) Package | 95 | 70 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | teed. The device should not be operat | se limits. The |
| Jedec SOIC (M) Package | 118 | 96 | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | parametric values defined in the DC | ectrical Char- |
| PCC (V) Package | 69 | 53 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | acteristics tables are not guaranteed mum ratings. The Recommended Op define the conditions for actual device | bsolute maxionditions will on. |

DC Electrical Characteristics cGS74/64B303/304/305
Over recommended operating free air temperature range. All typical values are measured at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l} \mathrm{OL}=48 \mathrm{~mA}$ |  |  | 0.35 | 0.5 | V |
| 1 | Input Current © Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=7 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| ${ }_{I H}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  | -0.1 | -0.50 | mA |
| 10 | Output Drive Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -50 |  | -150 | mA |
| ICC | Supply Current 303 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs High |  | 27 | 60 | mA |
|  |  |  | Outputs Low |  | 45 | 60 | mA |
| Icc | Supply Current 304 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs High |  | 20 | 30 | mA |
|  |  |  | Outputs Low |  | 42 | 55 | mA |
| Icc | Supply Current 305 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | Outputs High |  | 35 | 45 | mA |
|  |  |  | Outputs Low |  | 42 | 55 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $V_{C C}=5 \mathrm{~V}$ |  |  | 5 |  | pF |

AC Electrical Characteristics
Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | CGS74B305 |  |  | CGS64B305 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}} & =0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}} & =0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}-50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $f_{\text {MAX }}$ | Maximum Input Frequency | 130 |  |  | 120 |  |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CK(n) to $\mathrm{O}_{\mathrm{n}}$ | 4 |  | 8.5 | 4 |  | 8.5 | ns |
| $t_{\text {PLH }},$ $t_{\mathrm{PHL}}$ | Propagation Delay PRE/CLR | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 10.5 \\ & 10.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 11 \\ & 11 \\ & \hline \end{aligned}$ | ns |
| $\mathrm{t}_{\text {SU }}$ | Set Up Time before CLK | 5 |  |  | 5 |  |  | ns |
| tw | CLKHI <br> CLK LO <br> CLR/PRE | $\begin{aligned} & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |  | 4 4 4 |  |  | ns |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | $\begin{gathered} \text { CGS74B305 } \\ \hline T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ C_{L}=0 \mathrm{pF}-50 \mathrm{pF} \\ R_{L}=500 \Omega \end{gathered}$ |  |  | CGS64B305 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\begin{aligned} & 40^{\circ} \mathrm{C} \\ & 0 \mathrm{pF} \\ & =5 \end{aligned}$ | $-85^{\circ} \mathrm{C}$ $\mathrm{pF}$ |  |
|  |  |  | Min | Typ | Max | MIn | Typ | Max |  |
| toshL Q | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  |  | 5.0 |  | 0.4 | 0.75 |  | 0.4 | 0.75 | ns |
| $\mathrm{t}_{\text {OSLH }} \mathrm{Q}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  |  | 5.0 |  | 0.4 | 0.75 |  | 0.4 | 0.75 | ns |
| $\mathrm{t}_{\text {OSHL }} \overline{\mathrm{Q}}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  | 5.0 |  | 0.4 | 0.75 |  | 0.4 | 0.75 | ns |
| $\mathrm{t}_{\text {OSLH }} \overline{\mathrm{Q}}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  | 5.0 |  | 0.4 | 0.75 |  | 0.4 | 0.75 | ns |
| $\mathrm{t}_{\text {OSLH/HL }} \mathrm{Q}, \overline{\mathrm{Q}}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) |  | 5.0 |  | 0.9 | 1.45 |  | 0.9 | 1.45 | ns |
| $t_{\text {PS }}$ | Maximum Skew Pin (Signal) Transition Variation (Note 1) | PDIP | 5.0 |  |  | 1.45 |  |  | 1.45 | ns |
|  |  | SOIC | 5.0 |  |  | 1.45 |  |  | 1.45 |  |
|  |  | PCC | 5.0 |  |  | 1.35 |  |  | 1.35 |  |
| $\mathrm{t}_{\text {rise }}$ <br> $t_{\text {fall }}$ | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) $0 \mathrm{pF}-30 \mathrm{pF}$ Loads |  | 5.0 |  | 1.1 0.9 | 2.0 2.0 |  | 1.1 0.9 | 2.0 2.0 | ns |

${ }^{*}$ Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHJ) or LOW to HIGH (tosLH) or in opposite directions both HL and LH (tost). Parameters tost and tps guaranteed by design.
Note 2: This device is sensitive to noise due to the large transient currents which occur during multiple switching of the outputs. Vcc bypass capacitor(s), chip types, must be placed as closely as possible to the $V_{C C}$ pin.

## Timing Diagrams



## Test Circuit


$R_{L}$ is $500 \Omega$
$\mathrm{C}_{\mathrm{L}}$ is 50 pF for all prop delays and skew measurements.
$\mathrm{C}_{\mathrm{L}}$ is 30 pF for $\mathrm{t}_{\text {rise }}$ and $\mathrm{t}_{\text {fall }}$ measurements.

Notes:

- Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.
- All input pulses are from 3.5 V to 0.3 V with rise and fall times of 2.0 ns .
- Load capacitance includes the test jig.


## Minimum Skew Parameters

## Parameter Measurement Information (Preliminary)

| Definition | Example | Significance |
| :---: | :---: | :---: |
| toshL, $^{\text {O OSLH }}$ <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $t_{\mathrm{OSHL}}=\left\|t_{\mathrm{PHL}_{\text {max }}}-t_{\mathrm{tPH}_{\text {min }}}\right\|$ <br> Output Skew for LOW-to-HIGH Transitions: $t_{\text {OSLH }}=\left\|t_{\text {PLH }_{\text {max }}}-t_{\text {PLH }}^{\text {min }}\right\|$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/ clock operations. |
| $t_{\text {PS }}$ <br> PIn Skew or Transition Skew: $t_{P S}=\left\|t_{P H L_{4}}-t_{P L H_{i}}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. TPS is the maximum difference for outputs $i=1$ to 8 within a device package. | FIGURE B | - tps, Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |

## CGS100P2530

PECL－TTL 1 to 10 Minimum Skew Clock Driver CGS100P2531
PECL－TTL 2 to 10 Minimum Skew Clock Driver

## General Description

These minimum skew clock drivers are designed for Clock Generation \＆Support（CGS）applications，particularly for ECL to TTL clock tree distribution schemes．The＇2530 and ＇2531 are single supply devices with guaranteed minimum output skew across the outputs of a given device．Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems．The＇2530 is a minimum skew clock driver with one input driving ten outputs and the＇2531 is a selectable two input to 10 outputs，specifically designed for signal genera－ tion and clock distribution applications．

Features
－PECL－TTL version of National＇s CGS74B2528 TTL clock drivers
■ Clock Generation \＆Support（CGS）devices ideal for ECL and TTL clock trees with CGS 100311
－1－to－10 or 2－to－10 low skew clock distribution
－ 550 ps pin－to－pin output skew
－Specification for transition skew to meet duty cycle re－ quirements
－28－pin PCC to minimize high speed switching noise and for low dynamic power consumption
■ Current sourcing 48 mA and current sinking of 64 mA
－Low dynamic power consumption above 20 MHz
－Guaranteed 4 kV ESD protection

Logic Symbols


## Connection Diagrams

Pin Assignment for LCC $\mathrm{V}_{\mathrm{Cc}} \overline{C K}_{0}$ GND $\mathrm{V}_{\mathrm{Cc}}$ GND NC CK四回回回回回


TL／F／10983－3


TL／F／10983－4

## Functional Description

On the multiplexed clock device, the SEL pin is used to determine which CKn will have an active effect on the outputs of the circuit. When SEL $=1$, the CK1 input is selected and when SEL $=0$, the CKO input is selected. The non-selected CKn input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the CK, CK1/CK0 pins when either the multiplexed ('2531) or the straight ('2530) clock distribution chip is selected.

## Truth Tables

| '2530 |  |  |
| :---: | :---: | :---: |
| Inputs |  | Outputs |
| CK | CK | $\mathrm{O}_{0}-\mathrm{O}_{9}$ |
| L | H | L |
| H | L | H |
| L | L | U |
| H | H | U |
| L | $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{L}^{*}$ |
| H | $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{H}^{*}$ |
| $\mathrm{~V}_{\mathrm{BB}}$ | X | $\mathrm{V}_{\mathrm{BB}}$ |

$\mathrm{L}=$ Low Logic Level
$\mathrm{H}=$ High Logic Level
$\mathrm{X}=$ Don't Care
$\mathrm{U}=$ Undefined
$*=$ Single Ended Operation


TL/F/10983-5

Pin Description

| Pin Names | Description |
| :--- | :--- |
| CK | PECL Differential Clock Input ('2530) |
| CKO, CK1 | PECL Differential Clock Input ('2531) |
| $\mathrm{O}_{0}-\mathrm{O}_{9}$ | TTL Outputs |
| SEL | PECL Clock Select ('2531) |


| Inputs |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CKO | CK0 | CK1 | CK1 | SEL | $\mathrm{O}_{0}-\mathrm{O}_{9}$ |
| L | H | X | X | L | L |
| H | L | X | X | L | H |
| L | L | X | $X$ | L | U |
| H | H | X | X | L | U |
| L | $V_{B B}$ | X | X | L | L* |
| H | $V_{B B}$ | X | X | L | $\mathrm{H}^{*}$ |
| X | X | L | H | H | L |
| X | X | H | L | H | H |
| X | $x$ | L | L | H | U |
| X | X | H | H | H | U |
| X | X | L | $V_{B B}$ | H | L* |
| X | X | H | $V_{B B}$ | H | $\mathrm{H}^{*}$ |



TL/F/10983-6

| Absolute Maximum Ratings (Note) |  |
| :---: | :---: |
| If Military/Aerospace specifle please contact the Natlona Office/Distributors for avallabli | devices are required, Semiconductor Sales and specifications. |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature Plastic | $150^{\circ} \mathrm{C}$ |
| $V_{C c}$ Pin Potential to Ground Pin | -0.5 V to +7.0 V |
| TTL Input Voltage (Note 2) | -0.5 V to +7.0 V |
| TTL Input Current (Note 2) | -30 mA to +5.0 mA |
| $V_{\text {BB }}$ Output Current | -5.0 mA to +1.0 mA |
| ECL Input Potential to GND Pin | -0.5 V to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |
| Typical $\theta_{\text {JA }}$ | $\checkmark$ Package |
| 0 LFM Airflow | 69 |
| 225 LFM | 53 |
| 500 LFM | 45 |

Absolute Maximum Ratings (Note) Office/Distributors for availability and specifications.
Storage Temperature
Maximum Junction Temperature Plastic

CC Pin Potential to
TTL Input Voltage (Note 2)
TTL Input Current (Note 2)
BB Output Current
nput Potential
Typical $\theta_{J A}$
$\checkmark$ Package
225 LFM 53
500 LFM

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage |  | $\mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
|  |  |  | $\mathrm{l}_{\mathrm{OH}}=48 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  | 0.375 | 0.55 | V |
| $V_{B B}$ | Output Reference Voltage |  | $\mathrm{I}_{\mathrm{BB}}=-1 \mathrm{~mA}$ | $V_{C C}-1.38$ |  | $V_{C C}-1.26$ | V |
| $V_{\text {DIFF }}$ | Input Voltage Differential |  | Required for Full Output Swing | 150 |  |  | mV |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Voltage |  | High Level | $V_{C C}-1.6$ |  | $V_{C C}-0.4$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | Guarantee HIGH Signal for All Inputs | $V_{C C}-1.165$ |  | $V_{C C}-0.87$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | Guarantee HIGH Signal for All Inputs | $\mathrm{V}_{C C}-1.83$ |  | $V_{C C}-1.475$ | V |
| ILL | Low Level Input Current |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}(\mathrm{min})$ | 0.50 |  |  | $\mu \mathrm{A}$ |
| IIH | High Level Input Current |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}(\max )$ |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CbO }}$ | Input Leakage Current |  | $V_{\text {IN }}=0$ | -10 |  |  | $\mu \mathrm{A}$ |
| ${ }^{\text {CCH }}$ | Supply Current | '2530 | $V_{C C}=5.5 \mathrm{~V}$ |  |  | 30 | mA |
|  |  | '2531 |  |  |  | 33 |  |
| los | Output Current Drive |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -50 |  | -150 | mA |
| ICCL | Supply Current | '2530 | $V_{C C}=5.5 \mathrm{~V}$ |  |  | 72 |  |
|  |  | '2531 |  |  |  | 75 |  |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | CGS100P |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Frequency Maximum | 70 |  |  | MHz |
| ${ }_{\text {tPLH }}$ | Low-to-High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2530) | 3.4 | 5.0 | 7.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ | High-to-Low Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ ('2530) | 3.4 | 5.0 | 7.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CKn to $\mathrm{O}_{\mathrm{n}}$ ('2531) | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \\ & \hline \end{aligned}$ | ns |
| tplh $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay SEL to $\mathrm{O}_{\mathrm{n}}$ ('2531) | $\begin{array}{r} 5.0 \\ 5.0 \\ \hline \end{array}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 10.0 \\ 10.0 \\ \hline \end{array}$ | ns |

## Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | $V_{C c}$ <br> (V)* | CGS100P |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {OSHL }}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 150 | 550 | ps |
| $\mathrm{t}_{\text {OSLH }}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.5 |  | 150 | 550 | ps |
| $t_{\text {PS }}$ | Maximum Skew <br> Pin (Signal) Transition Variation (Note 1) | 5.0 |  | 0.6 | 1.1 | ns |
| $\mathrm{t}_{\text {rise }}$ <br> $t_{\text {fall }}$ | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) | 5.0 |  | 1.0 | 1.5 | ns |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHL) or LOW to HIGH (tosLh) or in opposite directions both HL and LH (tost). Parameters tost and tpS guaranteed by design. See Figures A and B of Parameter Measurement Information.

Minimum Skew Parameters
Parameter Measurement Information (Preliminary)

| Definition | Example | Significance |
| :---: | :---: | :---: |
| $\mathbf{t}_{\text {OSHL }}$, ${ }_{\text {OSLH }}$ <br> Common Edge Skew: <br> Output Skew for HIGH-to-LOW Transitions: $t_{O S H L}=\mid t_{\text {PH }} L_{\text {max }}-t_{\text {PH }} \text { min } \mid$ <br> Output Skew for LOW-to-HIGH Transitions: $t_{\text {OSLH }}=\left\|t_{P L H_{\max }}-t_{\text {PLH }_{\text {min }}}\right\|$ <br> Propagation delays are measured across the outputs of any given device. | FIGURE A | - tos, Output Skew or Common Edge Skew <br> - Skew parameter to observe propagation delay differences in applications requiring synchronous data/ clock operations. |
| $t_{P S}$ <br> Pin Skew or Transition Skew: $t_{P S}=\left\|t_{P H L_{i}}-t_{P L H_{i}}\right\|$ <br> Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. tPS is the maximum difference for outputs $i=1$ to 8 within a device package. | FIGURE B | - tpS , Pin Skew or Transition Skew <br> - Skew parameter to observe duty cycle degradation of any output signal (pin). |

## CGS2534V Commercial/CGS2534TV Industrial Quad Memory Array Clock Drivers

## General Description

These Clock Generation and Support clock drivers are specifically designed for driving memory arrays requiring large fanouts while operating at high speeds,
CGS2534 is a 4 to 16 inverting driver with TTL compatible I/Os. This device has minimum skew specifications of 500 ps pin-to-pin as well as a 1 ns specification for part-to-part propagation delay variation.

Logic Diagram


## Features

■ Guaranteed and tested:
500 ps pin-to-pin skew (toshl and $\mathrm{t}_{\mathrm{OHL}}$ )

- Implemented on National's ABT family process
- Symmetric output current drive: $-36 / 36 \mathrm{~mA} \mathrm{IOH}_{\mathrm{OLOL}}$
- Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 28-pin PLCC for optimum skew performance
- Symmetric package orientation
- Large fanout for memory driving applications
- Guaranteed 2 kV ESD protection


## Connection Diagram



## Truth Table

| Device | Input | Output |
| :---: | :---: | :---: |
| CGS2534 | $\operatorname{In}(0-3)$ | $\overline{\mathrm{ABCD}}$ Out (0-3) |


| Absolute Maximum Ratings (Note) |  |  |  |
| :---: | :---: | :---: | :---: |
| If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications. |  |  |  |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  | 7.0V |
| Input Voltage ( $V_{1}$ ) |  |  | 7.0V |
| Industrial Grade Commercial Grade |  |  | $\begin{aligned} & +85^{\circ} \mathrm{C} \\ & +70^{\circ} \mathrm{C} \end{aligned}$ |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Typical $\boldsymbol{\theta}_{\text {JA }}$ | Alrflow 0 LFM | $\underset{62}{V}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 225 LFM | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 500 LFM | 34 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 900 LFM | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Recommended Operating Conditions

| Supply Voltage (VCC) | 4.75 V to 5.25 V |
| :--- | ---: |
| High Level Input Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2 V |
| Low Level Input Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | 0.8 V |
| High Level Output Current (loH) | -36 mA |
| Low Level Output Current (loL) | 36 mA |
| Free Air Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |
| $\quad$ Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

Note: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | MIn | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Level Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Level Voltage |  | 2.0 |  |  | V |
| $V_{\text {IK }}$ | Input Clamp Voltage | $V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-36 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.0 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=36 \mathrm{~mA}$ |  | 0.35 | 0.44 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A}$ |  | 0.1 | 0.1 |  |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{iH}}=7 \mathrm{~V}$ |  |  | 7 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{HH}}=2.7 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $1 / 2$ | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
| los | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | -100 |  | 275 | mA |
| IOLD | Minimum Dynamic Output Current* | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{OLD}}=1.65 \mathrm{~V} \mathrm{Max}$ |  | 50 | 75 | mA |
| ICCT | Maximum Icc/Input | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  | 2.5 | mA |
| ICC | Supply Current '2534 (Quiescent) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 5 |  | pF |

*Maximum test duration 2.0 ms , one output loaded at a time.

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{aligned} & \mathbf{V C C}_{\mathrm{CF}}{ }^{*} \end{aligned}$ | CGS2534 |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Frequency Maximum | 5.0 |  |  |  |  | 100 |  | MHz |
| $t_{\text {PLH }}$ | Low-to-High Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ | 5.0 |  |  | 4.0 |  |  | 4.0 | ns |
| tpHL | High-to-Low Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ | 5.0 |  |  | 4.0 |  |  | 4.0 | ns |
| ${ }_{\text {toshl }}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  |  | 500 |  |  | 500 | ps |
| ${ }^{\text {toSLH }}$ | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 150 | 500 |  |  | 500 | ps |
| $t_{\text {RISE }}$ <br> $t_{\text {FALL }}$ | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) |  |  |  | 1.5 |  |  | 1.5 | ns |
| $t_{\text {HIGH }}$ <br> t LOW | Pulse Width Duration High Pulse Width Duration Low |  | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  |  | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  |  | ns |
| tpVLH | Part-to-Part Variation of Low-to-High Transitions | 5.0 |  |  | 750 |  |  | 750 | ps |
| tPVHL | Part-to-Part Variation of High-to-Low Transitions | 5.0 |  |  | 750 |  |  | 750 | ps |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (OSHU) or LOW to HIGH (LOSLH).
Time high is measured with outputs at 2.0 V or above.
Time low is measured with outputs at 0.8 V or below.


TL/F/11921-4
Timing information.


## CGS2535/36V

Commercial Quad Memory Array Clock Drivers CGS2535/36TV
Industrial Quad Memory Array Clock Drivers

## General Description

These Clock Generation and Support clock drivers are specifically designed for driving memory arrays requiring large fanouts while operating at high speeds.
CGS2535 is a non-inverting 4 to 16 driver with CMOS I/Os. The 2536 option employs the CMOS I/O structure with half of the drivers being inverting and the other half non-inverting while providing divide-by-two banks.
They offer pin-to-pin skew specification that guarantees output skew across a given device.

## Features

- Guaranteed and tested:
- 500 ps pin-to-pin skew (tOSHL and $t_{\mathrm{OHLH}}$ )
- Implemented on National's ABT family process
- Symmetric output current drive:
$-24 \mathrm{~mA} \mathrm{IOH}^{\prime} / \mathrm{OL}$
■ Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 28-pin PLCC for optimum skew performance
- $5.5 \mathrm{~V} / 3.3 \mathrm{~V}$ options available
- Symmetric package orientation
- Large fanout for memory driving applications
- Guaranteed 2 kV ESD protection


## Connection Diagram



See NS Package Number V28A

Truth Table

| Device | Input | Output |
| :---: | :--- | :--- |
| CGS2535 | $\ln (0-3)$ | ABCD Out (0-3) |
| CGS2536 | $\ln (0)$ | ABCD Out (0) |
|  | $\ln (1)$ | $\overline{\text { ABCD Out (1) }}$ |
|  | $\ln (2)$ | ABCD Out (2) $\div 2$ |
|  | $\ln (3)$ | $\overline{\mathrm{ABCD} \text { Out (3) } \div 2}$ |

## Logic Diagrams

CGS2535


TL/F/11954-2 CGS2536


Absolute Maximum Ratings
If Military/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
Input Voltage ( $V_{1}$ )
Storage Temperature Range Typical $\theta_{J A}$

| 7.0 V |  |
| ---: | ---: |
| -0.5 V to $\mathrm{VCC}+0.5 \mathrm{~V}$ |  |
| $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Airflow | V Pack |
| 0 LFM | $62^{\circ} \mathrm{C} / \mathrm{W}$ |
| 225 LFM | $43^{\circ} \mathrm{C} / \mathrm{W}$ |
| 500 LFM | $34^{\circ} \mathrm{C} / \mathrm{W}$ |
| 900 LFM | $27^{\circ} \mathrm{C} / \mathrm{W}$ |

## Recommended Operating Conditions

Supply Voltage
$V_{C C}$
High Level Output Current (IOH)
Low Level Output Current (loL)
Free Air Operating Temperature Industrial
Commercial
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Note: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | $V_{c c}$ (V) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level Voltage |  | 3.3 | 2.1 |  |  | V |
|  |  |  | 4.5 | 3.15 |  |  |  |
|  |  |  | 5.5 | 3.85 |  |  |  |
| $V_{\text {IL }}$ | Input Low Level Voltage |  | 3.3 |  |  | 0.9 | V |
|  |  |  | 4.5 |  |  | 1.35 |  |
|  |  |  | 5.5 |  |  | 1.65 |  |
| $V_{\text {IK }}$ | Input Clamp Voltage | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ | 4.5 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | 3.3 | 2.9 |  |  | V |
|  |  |  | 4.5 | 4.4 |  |  |  |
|  |  |  | 5.5 | 5.4 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3.3 | 2.46 |  |  | V |
|  |  |  | 4.5 | 3.76 |  |  |  |
|  |  |  | 5.5 | 4.76 |  |  |  |
| V ${ }_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{l}_{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 3.3 |  |  | 0.1 | V |
|  |  |  | 4.5 |  |  | 0.1 |  |
|  |  |  | 5.5 |  |  | 0.1 |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3.3 |  |  | 0.44 | V |
|  |  |  | 4.5 |  |  | 0.44 |  |
|  |  |  | 5.5 |  |  | 0.44 |  |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{1 \mathrm{H}}=7 \mathrm{~V}$ | 5.5 | -7 |  | 7 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | 3.6 | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{1 \mathrm{H}}=2.7 \mathrm{~V}$ | 5.5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{IfL}^{\text {L }}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | 5.5 | -5 |  |  | $\mu \mathrm{A}$ |
| IOLD | Minimum Dynamic Output Current* | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ (max) | 5.5 | 75 | 50 |  | mA |
|  |  | $\mathrm{V}_{\text {OLD }}=0.8 \mathrm{~V}$ (max) | 3.6 | 36 |  |  | mA |
| Іонд | Minimum Dynamic Output Current* | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}(\mathrm{~min})$ | 5.5 | -75 | -50 |  | mA |
|  |  | $\mathrm{V}_{\text {OHD }}=2.0 \mathrm{~V}$ (min) | 3.6 | -25 |  |  | mA |
| Icc | Supply Current '2535/36 |  | 3.6 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  |  | 5.5 |  |  | 80 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5.0 |  | 5 |  | pF |

[^5]
## AC Electrical Characteristics (Notes 1, 2 , and 3 )

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  | $\mathrm{V}_{\mathrm{Cc}}{ }^{*}$ <br> (V) | CGS2535/36 |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | $\begin{aligned} & T_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Frequency Maximum |  |  | $\begin{aligned} & 3.3 \\ & 5.5 \end{aligned}$ |  |  |  |  | 85 |  | MHz |
| ${ }_{\text {tpLH }}$ | Low to High <br> Propagation Delay CK to On | 2535 |  | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ |  |  | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | ns |
|  |  | 2536 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 5.5 \\ & 4.5 \end{aligned}$ |  |  | $\begin{aligned} & 5.5 \\ & 4.5 \end{aligned}$ |  |  |
| ${ }^{\text {tpHL }}$ | High to Low Propagation Delay CK to On | 2535 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ |  |  | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | ns |  |
|  |  | 2536 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 5.5 \\ & 4.5 \end{aligned}$ |  |  | $\begin{aligned} & 5.5 \\ & 4.5 \end{aligned}$ |  |  |
| ${ }^{\text {toShL }}$ | Maximum Skew <br> Common Edge Output-to-Output Variation (Note 1) | 2535 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ |  |  | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | ps |  |
|  |  | 2536 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{array}{r} 500 \\ 500 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 500 \\ & 500 \\ & \hline \end{aligned}$ |  |  |
| ${ }^{\text {toSLH }}$ | Maximum Skew <br> Common Edge Output-to-Output Variation (Note 1) | 2535 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{array}{r} 500 \\ 500 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | ps |  |
|  |  | 2536 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{array}{r} 500 \\ 500 \\ \hline \end{array}$ |  |  | $\begin{array}{r} 500 \\ 500 \\ \hline \end{array}$ |  |  |
| $\mathrm{t}_{\text {rise }}$, <br> $t_{\text {fall }}$ | Rise/Fall Time (from 0.8V/2.0V to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) | 2535 | $\begin{aligned} & 3.3 \\ & 5.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | ns |  |
|  |  | 2536 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ |  |  |
| $\mathrm{t}_{\text {High }}$ | Pulse Width Duration High | 2535/6 | $\begin{aligned} & 3.3 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  |  | ns |  |
| tow | Pulse Width Duration Low | 2535/6 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ |  |  |  |  |
| $\mathrm{t}_{\text {PVLH }}$ | Part-to-Part Variation of Low-to-High Transitions | 2535 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | ns |  |
| $\mathrm{t}_{\text {PVHL }}$ | Part-to-Part Variation of High-to-Low Transitions | 2535 | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | ns |  |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, 3.3$ is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (OSHL) or LOW to HIGH (toSLH).
Note 2: Time high is measured with outputs which are at 2.0 V or above. Time low is measured with outputs which are at 0.8 V or below.


TL/F/11954-4
Note 3: The input signal has a rise and fall time transition time of 2.5 ns with high and low values of 3.0 V and 0.0 V respectively.

## CGS2537V

Commercial Quad Memory Array Clock Drivers CGS2537TV

## Industrial Quad Memory Array Clock Drivers

## General Description

These Clock Generation and Support clock drivers are specifically designed for driving memory arrays requiring large fanouts while operating at high speeds.
CGS2537 is a 4 to 16 inverting driver with TTL compatible 1/Os. This device features the same characteristics of CGS2534 with an added series resistor on the output for ease of termination while reducing the undershoot.
This device has minimum skew specifications of 500 ps pin-to-pin as well as a 1 ns specification for part-to-part propagation delay variation.

## Features

■ Nominal $8 \Omega$ output series resistor

- Guaranteed and tested:
- 500 ps pin-to-pin skew ( $\mathrm{T}_{\mathrm{OSHL}}$ and $\mathrm{T}_{\mathrm{OHLH}}$ )
- Implemented on National's ABT family process
- Output current drive:
$--36 \mathrm{~mA} /+20 \mathrm{~mA} \mathrm{IOH}_{\mathrm{OH}} / \mathrm{OL}^{2}$
- Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 28-pin PLCC for optimum skew performance
- Symmetric package orientation
- Large fanout for memory driving applications

■ Guaranteed 2 kV ESD protection

## Connection Diagram



See NS Package Number V28A

## Truth Table

| Device | Input | Output |
| :---: | :---: | :---: |
| CGS2537 | $\ln (0-3)$ | $\overline{\text { ABCD Out }(0-3)}$ |

## Logic Diagram


Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

| Supply Voltage $\left(V_{C C}\right)$ | 7.0 V |
| :--- | ---: |
| Input Voltage $\left(V_{1}\right)$ | 7.0 V |
| Storage Temperature Range $\left(T_{\text {stg }}\right)$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Typical $\theta_{J A}$ Airflow | V Pack |
| 0 LFM | $62^{\circ} \mathrm{C} / \mathrm{W}$ |
| 225 LFM | $43^{\circ} \mathrm{C} / \mathrm{W}$ |
| 500 LFM | $34^{\circ} \mathrm{C} / \mathrm{W}$ |
| 900 LFM | $27^{\circ} \mathrm{C} / \mathrm{W}$ |

Recommended Operating Conditions
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
4.75 V to 5.25 V

High Level Input Voltage ( $\mathrm{V}_{1 H}$ )
Low Level Input Voltage ( $\mathrm{V}_{1 \mathrm{~L}}$ )
High Level Output Current ( $\mathrm{lOH}_{\text {) }}$
Low Level Output Current (loL)
Free Air Operating Temperature $\begin{array}{lr}\text { Industrial } & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \text { Commercial } & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\end{array}$
Note: The Absolute Maximum Rating are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Level Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-36 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.0 |  |  |  |
| VOL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOL}=50 \mu \mathrm{~A}$ |  | 0.1 | 0.1 |  |
| 1 | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=7 \mathrm{~V}$ |  |  | 7 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.4 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
| los | Output Drive Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | $-100$ |  | 275 | mA |
| IOLD | Minimum Dynamic Output Current* | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {OLD }}=1.65 \mathrm{~V}(\mathrm{max})$ |  | 50 | 75 | mA |
| ICCT | Maximum ICC/Input | $V_{C C}=5.25 \mathrm{~V}$ |  |  | 3 | mA |
| ICC | Supply Current '2537 (Quiescent) | $V_{C C}=5.25 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance | $V_{C C}=5 \mathrm{~V}$ |  | 5 |  | pF |

*Maximum test duration 2.0 ms, one output loaded at a time.

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | CGS2537 |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ C_{L}=50 \mathrm{pF}, R_{L}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} T_{A}=-40 \text { to }+85^{\circ} \mathrm{C} \\ C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Frequency Maximum | 5.0 |  |  |  |  | 100 |  | MHz |
| ${ }_{\text {tPLH }}$ | Low-to-High <br> Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ | 5.0 |  |  | 4.0 |  |  | 4.0 | ns |
| ${ }_{\text {tPHL }}$ | High-to-Low Propagation Delay CK to $\mathrm{O}_{\mathrm{n}}$ | 5.0 |  |  | 4.5 |  |  | 4.5 | ns |
| toshl | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  |  | 500 |  |  | 500 | ps |
| tosth | Maximum Skew Common Edge Output-to-Output Variation (Note 1) | 5.0 |  | 150 | 500 |  |  | 500 | ps |
| $t_{\text {rise }}$ $t_{\text {fall }}$ | Rise/Fall Time (from $0.8 \mathrm{~V} / 2.0 \mathrm{~V}$ to $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ ) |  |  |  | 1.5 |  |  | 1.5 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Pulse Width Duration High |  | 4 |  |  | 4 |  |  | ns |
| thow | Pulse Width Duration Low |  | 4 |  |  | 4 |  |  |  |
| $t_{\text {PVLH }}$ | Part-to-Part Variation of Low-to-High Transitions | 5.0 |  |  | 750 |  |  | 750 | ps |
| $t_{\text {PVHL }}$ | Part-to-Part Variation of High-to-Low Transitions | 5.0 |  |  | 750 |  |  | 750 | ps |

*Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (LOSHL) or LOW to HIGH (tOSLH).
Time high is measured with outputs are at 2.0 V or above.
Time low is measured with outputs are at 0.8 V or below.


TL/F/11956-4

## Memory Array Driving

In order to minimize the total load on the address bus, quite often memory arrays are being driven by buffers while having the inputs of the buffers tied together. Although this practice was feasible in the conventional memory designs, in today's high speed, large buswidth designs which require address fetching at higher speeds, this technique produces many undesired results such as cross-talk and over/undershoot.

CGS2534/35/36/37 Memory Array Drivers were designed specifically to address these application issues on high speed, large memory arrays systems.
These drivers are optimized to driver large loads, with sub 3 ns propagation delays. These drivers produce less noise while reducing the total capacitive loading on the address bus by having only four inputs tied together (see the diagram below, point A). This helps to minimize the overshoot and undershoot by having only four outputs being switched simultaneously.

Also this larger fan-out helps to save board space since for every one of these MAD drivers, two conventional buffers were typically being used.
Another feature associated with these clock drivers is a $250 \mathrm{ps}-500 \mathrm{ps}$ pin-to-pin skew specification. The minimum skew specification allows high speed memory system designers to optimize the performance of their memory subsystem by operating at higher frequencies without having concerns about output-to-output (bank-to-bank) synchronization problem which are associated with driving high capacitive loads (Point B).
The diagram below depicts a "2534/35/36/37" a memory subsystem operating at high speed with large memory capacity. The address bus is common to both the memory and the CPU and I/Os.
These MAD drivers can operate beyond 150 MHz , and are also available in $3 \mathrm{~V}-5 \mathrm{~V}$ TTL/CMOS versions with symmetric $24 \mathrm{~mA} \mathrm{IOH}_{\mathrm{OH}} / \mathrm{IOL}_{\mathrm{OL}}$ current drive.


100310
Low Skew 2:8 Differential Clock Driver

## General Description

The 100310 is a low skew 8 -bit differential clock driver which is designed to select between two separate differential clock inputs. The low output to output skew ( $<50 \mathrm{ps}$ ) is maintained for either clock input. A LOW on the select pin (SEL) selects CLKINA, CLKINA and a HIGH on the SEL pin selects the CLKINB, CLKINB inputs.
The 100310 is ideal for those applications that need the ability to freely select between two clocks, or to maintain the ability to switch to an alternate or backup clock should a problem arise with the primary clock source.
$A V_{B B}$ output is provided for single-ended operation.

## Features

- Low output to output skew
- Differential inputs and outputs
- Allows multiplexing between two clock inputs

E Voltage compensated operating range: -4.2 V to -5.7 V

## Ordering Code: See Section 5

## Logic Symbol



| Pin Names | Description |
| :--- | :--- |
| CLKIN $_{n}, \overline{\text { CLKIN }}_{n}$ | Differential Clock Inputs |
| SEL | Select |
| CLK $_{0-7}, \overline{C L K}_{0-8}$ | Differential Clock Outputs |
| $V_{B B}$ | V $_{\text {BB O Output }}$ |
| NC | No Connect |

Truth Table

| CLKINA | CLKINA | CLKINB | CLKINB | SEL | CLK $_{\mathbf{n}}$ | $\overline{\text { CLK }}_{\boldsymbol{n}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | X | X | L | H | L |
| L | H | X | X | L | L | H |
| X | X | H | L | H | H | L |
| X | X | L | H | H | L | H |

TL/F/10943-1

## Connection Diagram



Absolute Maximum Ratings
Above which the useful life may be impaired (Note 1)
If Military/Aerospace speclfied devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Storage Temperature (TSTG)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Junction Temperture ( $\mathrm{T}_{\mathrm{J}}$ )
Plastic
Pin Potential to Ground Pin ( $\mathrm{V}_{\mathrm{EE}}$ )
Input Voltage (DC)
Output Current (DC Output HIGH)
ESD (Note 2) under these conditions is not implied.
Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Recommended Operating Conditions

| Case Temperature $(T C)$ | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Commercial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial | -5.7 V to -4.2 V |

## Commercial Version

## DC Electrical Characteristics

$V_{E E}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | -1025 | -955 | -870 | mV | $\begin{aligned} & V_{I N}=V_{I H}(\operatorname{Max}) \\ & \text { or } V_{I L}(\operatorname{Min}) \end{aligned}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | -1830 | -1705 | -1620 | mV |  |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1035 |  |  | mV | $\begin{aligned} & V_{I N}=V_{I H} \\ & \text { or } V_{I L}(\text { Max }) \end{aligned}$ | Loading with $50 \Omega$ to -2.0 V |
| V OLC | Output LOW Voltage |  |  | -1610 | mV |  |  |
| $V_{B B}$ | Output Reference Voltage | -1380 | -1320 | -1260 | mV | $\mathrm{I}_{\mathrm{VBB}}=-250 \mu \mathrm{~A}$ |  |
| $V_{\text {DIFF }}$ | Input Voltage Differential | 150 |  |  | mV | Required for Full Output Swing |  |
| $V_{\text {CM }}$ | Common Mode Voltage | $\mathrm{V}_{\text {cc }}-2.0$ |  | $V_{C C}-0.5$ | V |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | -1165 |  | -870 | mV | Guaranteed HIGH Signal for All Inputs |  |
| $V_{\text {IL }}$ | Input Low Voltage | -1830 |  | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min) |  |
| $\mathrm{IH}_{\mathrm{H}}$ | Input HIGH Current |  |  | 240 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ (Max) |  |
| ICBO | Input Leakage Current | -10 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EE}}$ |  |
| IEE | Power Supply Current | -100 |  | -40 | mA | Inputs Open |  |

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Commercial Version (Continued)
AC Electrical Characteristics $\mathrm{v}_{\mathrm{EE}}=-4.2 \mathrm{v}$ to $-5.7 \mathrm{~V}, \mathrm{v}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Parameter | $T_{C}=0^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Max Toggle Frequency CLKIN A/B to $Q_{n}$ SEL to $Q_{n}$ | $\begin{aligned} & 750 \\ & 575 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 750 \\ & 575 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 750 \\ & 575 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |
| tpLH <br> tphL $^{\text {t }}$ | Propagation Delay, $\mathrm{CLKIN}_{n}$ to $\mathrm{CLK}_{\mathrm{n}}$ Differential Single-Ended | $\begin{aligned} & 0.80 \\ & 0.80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.90 \\ & 0.96 \end{aligned}$ | $\begin{array}{r} 1.00 \\ 1.20 \\ \hline \end{array}$ | $\begin{aligned} & 0.82 \\ & 0.82 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.92 \\ & 0.98 \end{aligned}$ | $\begin{aligned} & 1.02 \\ & 1.22 \end{aligned}$ | $\begin{aligned} & 0.89 \\ & 0.89 \end{aligned}$ | $\begin{aligned} & 1.01 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & 1.09 \\ & 1.29 \end{aligned}$ | ns | Figure 3 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay, SEL to Output | 0.75 | 0.99 | 1.20 | 0.80 | 1.02 | 1.25 | 0.85 | 1.10 | 1.35 | ns | Figure 2 |
| tps tosth toshl tost | LH-HL Skew <br> Gate-Gate Skew LH <br> Gate-Gate Skew HL <br> Gate-Gate LH-HL Skew |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 30 \\ & 50 \\ & 60 \end{aligned}$ |  | 10 <br> 20 <br> 20 <br> 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \end{aligned}$ |  | 10 <br> 20 <br> 20 <br> 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \end{aligned}$ | ps | (Notes 1, 4) <br> (Notes 2, 4) <br> (Notes 2, 4) <br> (Notes 3, 4) |
| ${ }^{\text {ts }}$ | Setup Time SEL to CLKIN $_{n}$ | 300 |  |  | 300 |  |  | 300 |  |  | ps |  |
| $t_{H}$ | Setup Time SEL to CLKIN $_{n}$ | 0 |  |  | 0 |  |  | 0 |  |  | ps |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{T} \mathrm{LH}} \\ & \mathrm{t}_{\mathrm{THL}} \\ & \hline \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 275 | 510 | 750 | 275 | 500 | 750 | 275 | 480 | 750 | ps | Figure 4 |

Note 1: tps describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's low to high and high to low propagation delays. With differential signal pairs, a low to high or high to low transition is defined as the transition of the true output or input pin.
Note 2: tOSLH describes in-phase gate-to-gate differential propagation skews with all differential outputs going low to high; toShL describes the same conditions except with the outputs going high to low.
Note 3: tost describes the maximum worst case difference in any of the tPS, tOSLH or tost delay paths combined.
Note 4: The skew specifications pertain to differential I/O paths.

## Industrial Version

DC Electrical Characteristics $\mathrm{v}_{\mathrm{EE}}=-4.2 \mathrm{v}$ to $-5.7 \mathrm{~V}, \mathrm{v}_{\mathrm{CC}}=\mathrm{v}_{\mathrm{CCA}}=\mathrm{GND}$ (Note 1)

| Symbol | Parameter | $\mathrm{T}_{\mathrm{c}}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | -1085 | -870 | -1025 | -870 | mV | $\left\{\begin{array}{l} V_{I N}=V_{I H}(\text { Max }) \\ \text { or } V_{I L} \text { (Min) } \end{array}\right.$ | Loading with $50 \Omega$ to -2.0 V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | -1830 | -1575 | -1830 | -1620 | mV |  |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1095 |  | -1035 |  | mV | $\begin{aligned} & V_{\text {IN }}=V_{\text {IH }} \\ & \text { or } V_{\mathrm{IL}}(\mathrm{Min}) \end{aligned}$ | Loading with $50 \Omega$ to -2.0 V |
| $\mathrm{V}_{\text {OLC }}$ | Output LOW Voltage |  | -1565 |  | -1610 | mV |  |  |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Reference Voltage | -1395 | -1255 | -1380 | -1260 | mV | $l_{\text {VBB }}=-250 \mu \mathrm{~A}$ |  |
| $V_{\text {DIFF }}$ | Input Voltage Differential | 150 |  | 150 |  | mV | Required for Full Output Swing |  |
| $V_{\text {CM }}$ | Common Mode Voltage | $\mathrm{V}_{C C}-2.0$ | $V_{C C}-0.5$ | $V_{C C}-2.0$ | $V_{C C}-0.5$ | V |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | -1170 | -870 | -1165 | -870 | mV | Guaranteed HIGH Signal for All Inputs |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -1830 | -1480 | -1830 | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}(\mathrm{Min})$ |  |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  | 240 |  | 240 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}($ Max $)$ |  |
| $\mathrm{I}_{\mathrm{CBO}}$ | Input Leakage Current | -10 |  | -10 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{EE}}$ |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | -100 | -40 | -100 | -40 | mA | Inputs Open |  |

[^6]
## Industrial Version (Continued)

AC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Max Toggle Frequency CLKIN A/B to $Q_{n}$ SEL to $Q_{n}$ | $\begin{aligned} & 750 \\ & 575 \end{aligned}$ |  |  | $\begin{aligned} & 750 \\ & 575 \end{aligned}$ |  |  | $\begin{aligned} & 750 \\ & 575 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |
| $t_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay, $\mathrm{CLKIN}_{n}$, to $\mathrm{CLK}_{n}$ Differential Single-Ended | $\begin{aligned} & 0.78 \\ & 0.78 \end{aligned}$ |  | $\begin{aligned} & 0.98 \\ & 1.18 \end{aligned}$ | $\begin{aligned} & 0.82 \\ & 0.82 \end{aligned}$ | $\begin{aligned} & 0.92 \\ & 0.98 \end{aligned}$ | $\begin{aligned} & 1.02 \\ & 1.22 \end{aligned}$ | $\begin{aligned} & 0.89 \\ & 0.89 \end{aligned}$ | $\begin{aligned} & 1.01 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & 1.09 \\ & 1.29 \end{aligned}$ | ns | Figure 3 |
| $t_{\text {PLH }}$ $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay SEL to Output | 0.70 | 0.99 | 1.20 | 0.80 | 1.02 | 1.25 | 0.85 | 1.10 | 1.35 | ns | Figure 2 |
| tps <br> tosl.h <br> toshl <br> tost | LH-HL Skew <br> Gate-Gate Skew LH <br> Gate-Gate Skew HL <br> Gate-Gate LH-HL Skew |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \end{aligned}$ |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \end{aligned}$ |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \end{aligned}$ | ps | (Notes 1, 4) <br> (Notes 2, 4) <br> (Notes 2, 4) <br> (Notes 3, 4) |
| ts | Setup Time SEL to CLKIN ${ }_{n}$ | 300 |  |  | 300 |  |  | 300 |  |  | ps |  |
| $\mathrm{t}_{\mathrm{H}}$ | Setup Time SEL to CLKIN $n$ | 0 |  |  | 0 |  |  | 0 |  |  | ps |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}} \\ & \mathrm{t}_{\mathrm{THL}} \\ & \hline \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 275 | 510 | 750 | 275 | 500 | 750 | 275 | 480 | 750 | ps | Figure 4 |

Note 1: tps describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's low to high and high to low propagation delays. With differential signal pairs, a low to high or high to low transition is defined as the transition of the true output or input pin.
Note 2: tOSLH describes in-phase gate-to-gate differential propagation skews with all differential outputs going low to high; toshl describes the same conditions except with the outputs going high to low.
Note 3: tost describes the maximum worst case difference in any of the tpS, tosLH or tost delay paths combined.
Note 4: The skew specifications pertain to differential I/O paths.

## Test Circuit



TL/F/10943-3
Note 1: Shown for testing CLKIN to CLK1 in the differential mode.
Note 2: L1, L2, L3 and L4 $=$ equal length $50 \Omega$ impedance lines.
Note 3: All unused inputs and outputs are loaded with $50 \Omega$ in parallel with $\leq 3 \mathrm{pF}$ to GND .
Note 4: Scope should have $50 \Omega$ input terminator internally.
FIGURE 1. AC Test Circult

## Switching Waveforms



FIGURE 2. Propagation Delay, SEL to Outputs


FIGURE 3. Propagation Delay, CLKIN/CLKIN to Outputs


TL/F/10943-6
FIGURE 4. Transition Times

## 100311

## Low Skew 1:9 Differential Clock Driver

## General Description

The 100311 contains nine low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input (CLKIN, CLKIN). If a single-ended input is desired, the $\mathrm{V}_{\mathrm{BB}}$ output pin may be used to drive the remaining input line. A HIGH on the enable pin ( $\overline{E N}$ ) will force a LOW on all of the CLK $n$ outputs and a HIGH on all of the $\overline{\mathrm{CLK}}_{n}$ output pins. The 100311 is ideal for distributing a signal throughout a system without worrying about the original signal becoming too corrupted by undesirable delays and skew. The 100311 is pin-for-pin compatible with the Motorola 100E111.

## Features

(1) Low output to output skew

- 2000V ESD protection
- 1:9 low skew clock driver
a Differential inputs and outputs

Ordering Code: See Section 5

## Logic Symbol

## 



TL/F/10648-1

## Connection Diagram



## Absolute Maximum Ratings <br> Above which the useful life may be impaired (Note 1) <br> If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. <br> Storage Temperature (TSTG) <br> $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> Maximum Junction Temperture ( $\mathrm{T}_{\mathrm{J}}$ ) <br> Ceramic <br> Plastic <br> Pin Potential to Ground Pin (VEE) <br> Input Voltage (DC) <br> Output Current (DC Output HIGH) <br> ESD (Note 2)

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.
Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

## Recommended Operating

 ConditionsCase Temperature ( $\mathrm{T}_{\mathrm{C}}$ )

| Commercial | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.7 V to -4.2 V |

## Commercial Version

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | -1025 | -955 | -870 | mV | $\begin{aligned} & V_{I N}=V_{I H}(\text { Max }) \\ & \text { or } V_{I L}(\text { Min }) \end{aligned}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | -1830 | -1705 | -1620 | mV |  |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1035 |  |  | mV | $\begin{aligned} & V_{I N}=V_{I H} \\ & \text { or } V_{I L} \text { (Max) } \end{aligned}$ | Loading with $50 \Omega$ to -2.0 V |
| VOLC | Output LOW Voltage |  |  | -1610 | mV |  |  |
| $\mathrm{V}_{B B}$ | Output Reference Voltage | -1380 | -1320 | -1260 | mV | $\mathrm{I}_{\mathrm{VBB}}=-300 \mu \mathrm{~A}$ |  |
| $\mathrm{V}_{\text {DIFF }}$ | Input Voltage Differential | 150 |  |  | mV | Required for Full Output Swing |  |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Voltage | $V_{C C}-2.0$ |  | $V_{C C}-0.5$ | V |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | -1165 |  | -870 | mV | Guaranteed HIGH Signal for All Inputs |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -1830 |  | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  |  | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL }}$ (Min) |  |
| IIH | Input HIGH Current CLKIN, CLKIN EN |  |  | $\begin{aligned} & 100 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\mathbb{I H}}($ Max $)$ |  |
| IcBo | Input Leakage Current | -10 |  | : | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EE}}$ |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | -115 |  | -57 | mA | Inputs Open |  |

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case'" conditions.

| Commercial Version (Continued) AC Electrical Characteristics <br> $V_{E E}=-4.2 V$ to $-5.7 \mathrm{~V}, V_{C C}=V_{C C A}=G N D$ |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| ${ }^{\text {max }}$ | Max Toggle Frequency CLKIN to $Q_{n}$ | 750 |  |  | 750 |  |  | 750 |  |  | MHz |  |
| ${ }^{\text {tpLH }}$ $t_{\text {PHL }}$ | Propagation Delay, $\mathrm{CLKIN}_{n}$ to $\mathrm{CLK}_{n}$ Differential Single-Ended | $\begin{aligned} & 0.75 \\ & 0.65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.84 \\ & 0.90 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 1.05 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.75 \\ & 0.67 \end{aligned}$ | $\begin{aligned} & 0.86 \\ & 0.93 \end{aligned}$ | 0.95 1.17 | $\begin{aligned} & 0.84 \\ & 0.74 \end{aligned}$ | $\begin{aligned} & 0.93 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & 1.04 \\ & 1.24 \end{aligned}$ | ns | Figure 3 |
| ${ }^{\text {tpLH }}$ <br> tpHL | Propagation Delay SEL to Output | 0.75 | 1.03 | 1.20 | 0.80 | 1.05 | 1.25 | 0.85 | 1.12 | 1.35 | ns | Figure 2 |
| tps <br> tosth <br> toshl <br> tost | LH-HL Skew <br> Gate-Gate Skew LH <br> Gate-Gate Skew HL <br> Gate-Gate LH-HL Skew |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ |  | 10 20 20 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ | ps | Notes 1, 4 <br> Notes 2, 4 <br> Notes 2, 4 <br> Notes 3, 4 |
| ts | Setup Time $E N_{n} \text { to } \text { CLKIN }_{n}$ | 250 |  |  | 250 |  |  | 300 |  |  | ps |  |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time $\mathrm{EN}_{\mathrm{n}}$ to $\mathrm{CLKIN}_{n}$ | 0 |  |  | 0 |  |  | 0 |  |  | ps |  |
| $\mathrm{t}_{\mathrm{R}}$ | Release Time $E N_{n}$ to CLKIN $_{n}$ | 300 |  |  | 300 |  |  | 300 |  |  | ps |  |
| $\begin{aligned} & t_{\text {TLL }} \\ & t_{T H L} \end{aligned}$ | Transition Time <br> $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 275 | 500 | 750 | 275 | 480 | 750 | 275 | 460 | 750 | ps | Figure 4 |

Note 1: tps describes opposite edge skews, l.e. the difference between the delay of a differential output signal pair's low to high and high to low propagation delays. With differential signal pairs, a low to high or high to low transition is defined as the transition of the true output or input pin.
Note 2: tosth describes in-phase gate-to-gate differential propagation skews with all differential outputs going low to high; toshl describes the same conditions except with the outputs going high to low.
Note 3: toSt describes the maximum worst case difference in any of the tpS, tosLh or tost delay paths combined.
Note 4: The skew specifications pertain to differential I/O paths.
Note 5: $f_{\text {max }}=$ the highest frequency at which output $V_{O L} / V_{O H}$ levels still meet $V_{I N}$ specifications. The F311 will function © 1 GHz.

## Industrial Version

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$ (Note 3)

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | -1085 | -870 | -1025 | -870 | mV | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}($ Max $)$ | Loading with |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | -1830 | -1575 | -1830 | $-1620$ | mV | or $\mathrm{V}_{\text {IL }}$ (Min) | $50 \Omega$ to -2.0 V |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1095 |  | -1035 |  | mV | $V_{\text {IN }}=V_{\text {IH }}$ | Loading with |
| $\mathrm{V}_{\text {OLC }}$ | Output LOW Voltage |  | -1565 |  | -1610 | mV | or $\mathrm{V}_{\text {IL }}$ (Min) | $50 \Omega$ to -2.0V |
| $V_{B B}$ | Output Reference Voltage | -1395 | -1255 | -1380 | -1260 | mV | $\mathrm{IVBB}=-300 \mu \mathrm{~A}$ |  |
| $V_{\text {DIFF }}$ | Input Voitage Differential | 150 |  | 150 |  | mV | Required for Full O | Output Swing |
| $V_{\text {CM }}$ | Common Mode Voltage | $V_{C C}-2.0$ | $V_{C C}-0.5$ | $V_{C C}-2.0$ | $V_{C C}-0.5$ | V |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | -1170 | -870 | -1165 | -870 | mV | Guaranteed HIGH All Inputs | Signal for |

## Industrial Version (Continued)

DC Electrical Characteristics (Continued)
$V_{E E}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$ (Note 3)

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -1830 | -1480 | -1830 | -1475 | mV | Guaranteed LOW Signal for All Inputs |
| ILL | Input LOW Current | 0.50 |  | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min) |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current CLKIN, CLKIN EN |  | $\begin{aligned} & 100 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ | $V_{I N}=V_{I H}($ Max $)$ |
| $\mathrm{I}_{\text {CBO }}$ | Input Leakage Current | -10 |  | -10 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EE}}$ |
| $\mathrm{IEE}^{\text {E }}$ | Power Supply Current | -115 | -57 | -115 | -57 | mA | Inputs Open |
| $V_{P P}$ | Minimum Input Swing | 150 |  | 150 |  | mV |  |
| $V_{\text {CMR }}$ | Common Mode Range | $V_{C C}-2.0$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ | $\mathrm{V}_{C C}-2.0$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ | V |  |

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## AC Electrical Characteristics

$V_{E E}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Parameter | TC $=-40^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Max Toggle Frequency CLKIN to $Q_{n}$ | 750 |  |  | 750 |  |  | 750 |  |  | MHz |  |
| $t_{\text {PLH }}$ <br> tpht | Propagation Delay, $\mathrm{CLKIN}_{n}$ to $\mathrm{CLK}_{n}$ Differential Single-Ended | $\begin{aligned} & 0.72 \\ & 0.62 \end{aligned}$ | $\begin{aligned} & 0.81 \\ & 0.89 \end{aligned}$ | $\begin{aligned} & 0.92 \\ & 1.02 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.67 \end{aligned}$ | $\begin{aligned} & 0.86 \\ & 0.93 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 1.17 \end{aligned}$ | $\begin{aligned} & 0.84 \\ & 0.74 \end{aligned}$ | $\begin{aligned} & 0.93 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & 1.04 \\ & 1.24 \end{aligned}$ | ns | Figure 3 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay SEL to Output | 0.70 | 0.97 | 1.20 | 0.80 | 1.05 | 1.25 | 0.85 | 1.12 | 1.35 | ns | Figure 2 |
| tps <br> tosth <br> toshl <br> tost | LH-HL Skew <br> Gate-Gate Skew LH <br> Gate-Gate Skew HL <br> Gate-Gate LH-HL Skew |  | $\begin{aligned} & 10 \\ & 20 \\ & 20 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ |  | 10 <br> 20 <br> 20 <br> 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ |  | 10 <br> 20 <br> 20 <br> 30 | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ | ps | Notes 1, 4 <br> Notes 2, 4 <br> Notes 2, 4 <br> Notes 3, 4 |
| ts | Setup Time $\mathrm{EN}_{\mathrm{n}}$ to $\mathrm{CLKIN}_{n}$ | 250 |  |  | 250 |  |  | 300 |  |  | ps |  |
| ${ }_{\text {t }}^{\text {H }}$ | Hold Time $\mathrm{EN}_{\mathrm{n}}$ to $\mathrm{CLKIN}_{n}$ | 0 |  |  | 0 |  |  | 0 |  |  | ps |  |
| $t_{R}$ | Release Time $E N_{n}$ to CLKIN $_{n}$ | 300 |  |  | 300 |  |  | 300 |  |  | ps |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{TL} L \mathrm{H}} \\ & \mathrm{t}_{\mathrm{THL}} \\ & \hline \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 275 | 500 | 750 | 275 | 480 | 750 | 275 | 460 | 750 | ps | Figure 4 |

Note 1: tps describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's low to high and high to low propagation delays. With differential signal pairs, a low to high or high to low transition is defined as the transition of the true output or input pin.
Note 2: tos ch describes in-phase gate differential propagation skews with all differential outputs going low to high; toshl describes the same conditions except with the outputs going high to low.
Note 3: tost describes the maximum worst case difference in any of the tps, tOSLH or tost delay paths combined.
Note 4: The skew specifications pertain to differential I/O paths.

Test Circuit


Note 2: L1, L2, L3 and L4 $=$ equal length $50 \Omega$ impedance lines.
Note 3: All unused inputs and outputs are loaded with $50 \Omega$ in parallel with $\leq$ 3 pF to GND.
Note 4: Scope should have $50 \Omega$ input terminator internally.
FIGURE 1. AC Test Circuit
Switching Waveforms


FIGURE 2. Propagation Delay, $\overline{E N}$ to Outputs


TL/F/10648-5
FIGURE 3. Propagation Delay, CLKIN/CLKIN to Outputs


FIGURE 4. Transition Times

## 100315

Low-Skew Quad Clock Driver

## General Description

The 100315 contains four low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input. This device also has the capability to select a secondary single-ended clock source for use in lower frequency system level testing. The 100315 is a 300 Series redesign of the 100115 clock driver.

## Features

- Low output to output skew ( $\leq 50 \mathrm{ps}$ )
- Differential inputs and outputs
- Small outline package (SOIC)
- Secondary clock available for system level testing

■ 2000V ESD protection

- Voltage compensated operating range: -4.2 V to -5.7 V
- Military and industrial grades available

Ordering Code: See Section 5

Logic Diagram


Connection Diagram


| Pin Names | Description |
| :--- | :--- |
| CLKIN, $\overline{\text { CLKIN }}$ | Differential Clock Inputs |
| CLK $_{1-4}, \overline{\text { CLK }}_{1-4}$ | Differential Clock Outputs |
| TCLK | Test Clock Input $\dagger$ |
| CLKSEL | Clock Input Select $\dagger$ |

$\dagger$ †CLK and CLKSEL are single-ended inputs, with internal $50 \mathrm{k} \Omega$ pulldown resistors.

Truth Table

| CLKSEL | CLKIN | CLKIN | TCLK | CLK $_{\text {N }}$ | CLK $_{\mathbf{N}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | H | X | L | H |
| L | H | L | X | H | L |
| H | X | X | L | L | H |
| H | X | X | H | H | L |

[^7]| Absolute Maximum Ratings <br> Above which the useful life may be impaired (Note 1) |  |
| :---: | :---: |
| If Military/Aerospace specifled please contact the National S Office/Distributors for availability | ces are required, iconductor Sales d specificatlons. |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $T^{\prime}$ |  |
| Plastic | $+150^{\circ} \mathrm{C}$ |
| Ceramic | $+175^{\circ} \mathrm{C}$ |
| Case Temperature under Bias ( $T_{C}$ ) | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $V_{E E}$ Pin Potential to Ground Pin | -7.0 V to +0.5 V |
| Input Voltage (DC) | $\mathrm{V}_{\mathrm{CC}}$ to +0.5 V |
| Output Current (DC Output HIGH) | -50 mA |
| Operating Range (Note 2) | -5.7V to -4.2V |
| ESD (Note 2) | 22000 V |

Absolute Maximum Ratings
Above which the useful life may be impaired (Note 1) please contact the National Semiconductor Sales Office/Distributors for availability and specificatlons.
Storage Temperature
$+150^{\circ} \mathrm{C}$
$+175^{\circ} \mathrm{C}$
Case Temperature under Bias ( $T_{C}$ )
-7.0 V to +0.5 V
Input Voltage (DC)
Output Current (DC Output HIGH)

ESD (Note 2)
22000 V
Note 1: Absolute maximum ratings are those values beyond which the de vice may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.
Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Recommended Operating Conditions

| Case Temperature (TC) |  |
| :--- | ---: |
| $\quad$ Commercial | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.7 V to -4.2 V |

## Commercial Version

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | -1025 | -955 | -870 | mV | $\begin{aligned} & V_{I N}=V_{I H(\text { Max })} \\ & \text { or } V_{I L}(\text { Min }) \end{aligned}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | -1830 | -1705 | -1620 |  |  |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1035 |  |  | mV | $\begin{aligned} & V_{I N}=V_{I H(M i n)} \\ & \text { or } V_{I L(M a x)} \end{aligned}$ | Loading with $50 \Omega$ to -2.0 V |
| $V_{\text {OLC }}$ | Output LOW Voltage |  |  | -1610 |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Single-Ended Input HIGH Voltage | -1165 |  | -870 | mV | Guaranteed HIGH Signal for All Inputs |  |
| $\mathrm{V}_{\text {IL }}$ | Single-Ended Input LOW Voltage | -1830 |  | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| IIL | Input LOW Current | 0.50 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILIMin) }}$ |  |
| $\mathrm{IIH}^{\text {H }}$ | Input High Current CLKIN, CLLKIN TCLK CLKSEL |  |  | $\begin{aligned} & 150 \\ & 250 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{Max})}$ |  |
| $\mathrm{V}_{\text {DIFF }}$ | Input Voltage Differential | 150 |  |  | mV | Required for Full Output Swing |  |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Voltage | $\mathrm{V}_{C C}-2 \mathrm{~V}$ |  | $\mathrm{V}_{C C}-0.5 \mathrm{~V}$ | V |  |  |
| ICBO | Input Leakage Current | -10 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {EE }}$ |  |
| IEE | Power Supply Current | -67 |  | -35 | mA |  |  |

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Commercial Version (Continued)
AC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 750 |  | 750 |  | 750 |  | MHz |  |
| $t_{\text {PLL }}$ $t_{\mathrm{PHL}}$ | Propagation Delay CLKIN, $\overline{\text { CLKIN }}^{\text {to }} \mathrm{CLK}_{(1-4)}, \mathrm{CLK}_{(1-4)}$ <br> Differential <br> Single-Ended | $\begin{array}{r} 0.59 \\ 0.59 \\ \hline \end{array}$ | $\begin{array}{r} 0.79 \\ 0.99 \\ \hline \end{array}$ | $\begin{aligned} & 0.62 \\ & 0.62 \end{aligned}$ | $\begin{aligned} & 0.82 \\ & 1.02 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.67 \\ & 0.67 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.87 \\ & 1.07 \end{aligned}$ | ns | Figures 1, 3 |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay, TCLK to $\mathrm{CLK}_{(1-4)}$, $\mathrm{CLK}_{(1-4)}$ | 0.50 | 1.20 | 0.50 | 1.20 | 0.50 | 1.20 | ns | Figures 1, 2 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay, CLKSEL $\text { to } \operatorname{CLK}_{(1-4)}, \overline{\operatorname{CLK}}_{(1-4)}$ | 0.80 | 1.60 | 0.80 | 1.60 | 0.80 | 1.60 | ns | Figures 1, 2 |
| $\begin{aligned} & t_{\mathrm{T} \text { LH }} \\ & \mathrm{t}_{\mathrm{THL}} \\ & \hline \end{aligned}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.30 | 0.80 | 0.30 | 0.80 | 0.30 | 0.80 | ns | Figures 1, 4 |
| $\begin{aligned} & \text { tost } \\ & \text { DIFF } \end{aligned}$ | Maximum Skew Opposite Edge Output-to-Output Variation Data to Output Path |  | 50 |  | 50 |  | 50 | ps | (Note 1) |

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSH), or LOW to HIGH (tosLh), or in opposite directions both HL and LH (tost). Parameters tost and tps guaranteed by design.

## Industrial Version

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units | Condiltions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | -1085 | -870 | -1025 | -870 | mV | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH(Max) }} \\ & \text { or } \mathrm{V}_{\mathrm{IL}(\text { Min })} \\ & \hline \end{aligned}$ | Loading with |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | -1830 | -1575 | -1830 | -1620 | mV | $\begin{aligned} & V_{I N}=V_{I H(M i n)} \\ & \text { or } V_{\text {IL(Max })} \end{aligned}$ | $\begin{aligned} & 50 \Omega \text { to } \\ & -2.0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1095 |  | -1035 |  | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH(Max })} \\ & \text { or } \mathrm{V}_{\mathrm{IL}(\mathrm{Min})} \end{aligned}$ | Loading with |
| VoLC | Output LOW Voltage |  | -1565 |  | -1610 | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{Min})} \\ & \text { or } \mathrm{V}_{\mathrm{IL}(\text { Max })} \end{aligned}$ | $\begin{aligned} & 50 \Omega \text { to } \\ & -2.0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Single-Ended Input HIGH Voltage | -1170 | -870 | -1165 | -870 | mV | Guaranteed HIGH Signal for All Inputs |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Single-Ended Input LOW Voltage | -1830 | -1480 | -1830 | -1475 | mV | Guaranteed LOW Signal for All Inputs |  |
| ILL | Input LOW Current | 0.50 |  | 0.50 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {LL(Min) }}$ |  |

## Industrial Version (Continued)

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$ (Continued)

| Symbol | Parameter | $\mathbf{T}_{\mathbf{C}}=-40^{\circ} \mathrm{C}$ |  | $\mathbf{T}_{\mathbf{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |

AC Electrical Characteristics $\mathrm{v}_{\mathrm{EE}}=-4.2 \mathrm{v}$ to $-5.7 \mathrm{~V}, \mathrm{v}_{\mathrm{CC}}=\mathrm{v}_{\mathrm{CCA}}=\mathrm{GND}$

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 750 |  | 750 |  | 750 |  | MHz |  |
| $\mathrm{t}_{\mathrm{PLH}}$ $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay CLKIN, $\overline{\mathrm{CLKIN}}$ to $\mathrm{CLK}_{(1-4)}, \overline{\operatorname{CLK}}_{(1-4)}$ Differential Single-Ended | $\begin{array}{r} 0.59 \\ 0.59 \\ \hline \end{array}$ | $\begin{array}{r} 0.99 \\ 0.99 \\ \hline \end{array}$ | $\begin{aligned} & 0.62 \\ & 0.62 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.82 \\ & 1.02 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.67 \\ & 0.67 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.87 \\ & 1.07 \\ & \hline \end{aligned}$ | ns | Figures 1, 3 |
| $\mathrm{t}_{\mathrm{PLH}}$ $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay, TCLK to $\operatorname{CLK}_{(1-4)}, \overline{\operatorname{CLK}_{(1-4)}}$ | 0.50 | 1.20 | 0.50 | 1.20 | 0.50 | 1.20 | ns | Figures 12 |
| $t_{\mathrm{TLH}}$ $\mathrm{t}_{\mathrm{THL}}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.30 | 0.80 | 0.30 | 0.80 | 0.30 | 0.80 | ns | 1,2 |
| $\begin{aligned} & \text { tost } \\ & \text { DIFF } \end{aligned}$ | Maximum Skew Opposite Edge Output-to-Output Variation to Output Path |  | 50 |  | 50 |  | 50 | ps | (Note 1) |

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same package device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHL), or LOW to HIGH (tOSLH), or in opposite directions both HL and LH (tost). Parameters tost and tps guaranteed by design.
Military Version-Preliminary
DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{v}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$ (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{T}_{\mathrm{c}}$ | Conditions |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | -1025 |  | -870 | mV | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & V_{I N}=V_{I H(M a x)} \\ & \text { or } V_{I L(M i n)} \end{aligned}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ | 1,2,3 |
|  |  | -1085 |  | -870 | mV | $-55^{\circ} \mathrm{C}$ |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | -1830 |  | -1620 | mV | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
|  |  | -1830 |  | -1555 | mV | $-55^{\circ} \mathrm{C}$ |  |  |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | -1035 |  |  | mV | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & V_{I N}=V_{I H(M i n)} \\ & \text { or } V_{I L}(\operatorname{Max}) \end{aligned}$ | Loading with$50 \Omega \text { to }-2.0 \mathrm{~V}$ | 1,2,3 |
|  |  | -1085 |  |  | mV | $-55^{\circ} \mathrm{C}$ |  |  |  |
| VOLC | Output LOW Voltage |  |  | -1610 | mV | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
|  |  |  |  | -1555 | mV | $-55^{\circ} \mathrm{C}$ |  |  |  |

Military Version-Preliminary (Continued)
DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$ (Note 3) (Continued)

| Symbol | Parameter | Min | Typ | Max | Units | Tc | Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DIFF }}$ | Input Voltage Differential | 150 |  |  | mV | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Required for Full Output Swing | 1, 2, 3 |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Voltage | $V_{C C}-2.0$ |  | $V_{C C}-0.5$ | V | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | 1, 2, 3 |
| $\mathrm{V}_{\mathrm{IH}}$ | Single-Ended Input High Voltage | -1165 |  | -870 | mV | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | Guaranteed HIGH Signal for All Inputs | 1, 2, 3, 4 |
| $\mathrm{V}_{\text {IL }}$ | Single-Ended Input Low Voltage | -1830 |  | -1475 | mV | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ | Guaranteed LOW Signal for All Inputs | 1, 2, 3, 4 |
| IIH | Input HIGH Current CLKIN, CLKIN |  |  | 120 | $\mu \mathrm{A}$ | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $V_{I N}=V_{I H(M a x)}$ | 1, 2, 3 |
|  | TCLK |  |  | 350 | $\mu \mathrm{A}$ |  |  |  |
|  | CLKSEL |  |  | 300 | $\mu \mathrm{A}$ |  |  |  |
| $\mathrm{I}_{\text {cbo }}$ | Input Leakage Current | -10 |  |  | $\mu \mathrm{A}$ | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EE}}$ | 1, 2, 3 |
| leE | Power Supply Current, Normal | -90 |  | -30 | mA | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ |  | 1, 2, 3 |

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^{\circ} \mathrm{C}$ ), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.
Note 2: Screen tested $100 \%$ on each device at $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+125^{\circ} \mathrm{C}$, Subgroups $1,2,3,7$, and 8 .
Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+125^{\circ} \mathrm{C}$, Subgroups A1, 2, 3, 7, and B .
Note 4: Guaranteed by applying specified input condition and testing $\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OL}}$.

$$
\text { AC Electrical Characteristics } \mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{v} \text { to }-5.7 \mathrm{v}, \mathrm{v}_{\mathrm{CC}}=\mathrm{v}_{\mathrm{CCA}}=\mathrm{GND}
$$

| Symbol | Parameter | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ |  | Units | Conditlons | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |  |
| $t_{\text {PLH }}$ <br> tphL | Propagation Delay CLKIN, CLKIN to $\operatorname{CLK}_{(1-4),}$ CLK $_{(1-4)}$ | 0.61 | 0.81 | 0.61 | 0.81 | 0.60 | 0.83 | ns | Figures 1 and 2 | 1,2,3 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay, TCLK to $\operatorname{CLK}_{(1-4)}$, CLK $_{(1-4)}$ | 0.50 | 1.20 | 0.50 | 1.20 | 0.50 | 1.20 | ns |  |  |
| ts G-G | Skew Gate to Gate (Note 5) |  | 100 |  | 100 |  | 100 | ps |  | 4 |
| ${ }^{\text {t }}$ tLH <br> $t_{\text {THL }}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | 0.35 | 0.80 | 0.30 | 0.75 | 0.25 | 0.75 | ns |  |  |

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^{\circ} \mathrm{C}$, then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.
Note 2: Screen tested $100 \%$ on each device at $+25^{\circ} \mathrm{C}$ temperature only, Subgroup A9.
Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at $+25^{\circ} \mathrm{C}$, Subgroup A9, and at $+125^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ temperatures, Subgroups A10 and A11.
Note 4: Not tested at $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ temperature (design characterization data).
Note 5: Maximum output skew for any one device.


Note 1: Shown for testing CLKIN to CLK1 in the differential mode.
Note 2: L1, L2, L3 and L4 = equal length $50 \Omega$ impedance lines.
Note 3: All unused inputs and outputs are loaded with $50 \Omega$ in parallel with $\leq 3 \mathrm{pF}$ to GND.
Note 4: Scope should have $50 \Omega$ input terminator internally.
FIGURE 1. AC Test Circuit


TL/F/10960-4
FIGURE 2. Propagation Delay, TCLK, CLKSEL to Outputs


TL/F/10960-5
FIGURE 3. Propagation Delay, CLKIN/CLKIN to Outputs


TL/F/10960-6
FIGURE 4. Transition Times
Note 1: The output to output skew, which is defined as the difference in the propagation delays between each of the four outputs on any one 100115 shall not exceed 75 ps.

## CGS700V

## Commercial Low Skew PLL 1 to 9 CMOS Clock Driver

## General Description

CGS700 is an off the shelf clock driver specifically designed around the PowerPcTM architecture. It provides low skew outputs which are produced at different frequencies from three fixed input references. The XTALIN input pin is designed to be driven from three distinct crystal oscillators running at $25 \mathrm{MHz}, 33 \mathrm{MHz}$ or 40 MHz .
The PLL, using a charge pump and an internal loop filter, multiplies this input frequency to create a maximum output frequency of four times the input.
The device includes a TRI-STATE control pin to disable the outputs while the PLL is still in lock. This function allows for testing the board without having to wait to acquire the lock once the testing is complete.
Also included, are two EXTSEL and EXTCLK pins to allow testing the chip via an external source. The EXTSEL pin, once set to high, causes the External-Clock_Mux to change its input from the output of the VCO and Counter to the external clock signal provided via EXTCLK input pin. CLK1SEL pin changes the output frequency of the CLK1_0, CLK1_6 outputs. During normal operation, when CLK1SEL. pin is high, these outputs are at the same frequency as the input crystal oscillator, while CLK2 and CLK4 outputs are at twice and four times the input frequency respectively.
Once CLK1SEL pin is set to a low logic level, the CLK1 outputs will be at twice the input frequency, the same as the CLK2 output, with CLK4 output still being at four times the input frequency.

In addition two other pins are added for increasing the test capability. SKWSEL and SKWTST pins allow testing of the counter's output and skew of the output drivers by bypassing the VCO. In this test mode CLK4 frequency is the same as SKWTST input frequency, while CLK2 is $1 / 2$ and CLK1 frequencies are $1 / 4$ respectively (refer to the truth table). In addition CLK1SEL functionality is also true under this test condition

## Features

- Guaranteed and tested:
- 500 ps pin-to-pin skew (tOSHL and tOSLH) on 1X outputs
- Output buffer of nine drivers for large fanout
- $25 \mathrm{MHz}-160 \mathrm{MHz}$ output frequency range
- Outputs operating at $4 \mathrm{X}, 2 \mathrm{X}, 1 \mathrm{X}$ of the reference frequency for multi-frequency bus applications
- Selectable output frequency
- TRI-STATE output control with the PLL is in the lock state
- Internal loop filter to reduce noise and jitter
- Separate analog and digital $\mathrm{V}_{\mathrm{CC}}$ and Ground pins
- Low frequency test mode by disabling the PLL
- Implemented on National's Core CMOS process
- Symmetric output current drive :
$-+30 \mathrm{~mA} /-30 \mathrm{~mA} \mathrm{IOL}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$
- 28-pin PLCC for optimum skew performance
- Guaranteed 2 kV ESD protection


## Connection Diagram



See NS Package Number V28A

Pin Description
PLCC Package

| Pin | Name | Description |
| :---: | :---: | :---: |
| 1 | VCC | Digital VCC |
| 2 | SKWSEL | Skew Test Selector Pin |
| 3 | CLK4 | 4X Clock Output |
| 4 | $V_{C C}$ | Digital VCC |
| 5 | XTALIN | Crystal Oscillator Input |
| 6 | GND | Digital Ground |
| 7 | CLK1_0 | 1X Clock Output |
| 8 | $V_{C C}$ | Digital VCC |
| 9 | CLK1_1 | 1X Clock Output |
| 10 | GND | Digital Ground |
| 11 | CLK1_2 | 1X Clock Output |
| 12 | TRI-STATE | Output TRI-STATE Control |
| 13 | SKWTST | Skew Testing Pin |
| 14 | CLK1__3 | 1X Clock Output |


| Pin | Name | Description |
| :---: | :---: | :---: |
| 15 | GND | Digital Ground |
| 16 | CLK1_.. 4 | 1X Clock Output |
| 17 | $V_{C C}$ | Digital $\mathrm{V}_{\mathrm{CC}}$ |
| 18 | EXTCLK | External Test Clock |
| 19 | GNDA | Analog Ground |
| 20 | $V_{C C A}$ | Analog $\mathrm{V}_{\text {CC }}$ |
| 21 | EXTSEL | External Clock Mux Selector |
| 22 | GND | Digital Ground |
| 23 | CLK1_5 | 1X Clock Output |
| 24 | $\mathrm{V}_{\text {cc }}$ | Digital $\mathrm{V}_{\text {CC }}$ |
| 25 | CLK1_6 | 1X Clock Output |
| 26 | CLK1SEL | CLK1 Multiplier Selector |
| 27 | GND | Digital Ground |
| 28 | CLK2 | 2X Clock Output |

## Block Diagram



TL/F/11955-2
Truth Table

| Input |  |  |  |  |  |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK1 <br> SEL | EXT <br> SEL | EXT <br> CLK | SKW <br> SEL | SKW <br> TST | TRI-STATE | CLK4 | CLK2 | CLK1 |  |  |
| H | L | X | L | X | H | $4 \times \mathrm{f}_{\text {IN }}$ | $2 \times \mathrm{f}_{\text {IN }}$ | $\mathrm{f}_{\text {IN }}$ |  |  |
| L | L | X | L | X | H | $4 \times \mathrm{f}_{\mathrm{IN}}$ | $2 \times \mathrm{f}_{\text {IN }}$ | $2 \times \mathrm{f}_{\text {IN }}$ |  |  |
| X | H | $\Omega$ | X | X | H | $\Omega$ | $\Omega$ | $\Omega$ |  |  |
| H | L | X | H | $\Omega$ | H | $1 \times \mathrm{f}_{\text {tst }}$ | $1 / 2 \times \mathrm{f}_{\text {tst }}$ | $1 / 4 \times \mathrm{f}_{\text {tst }}$ |  |  |
| L | L | X | H | $\Omega$ | H | $1 \times \mathrm{f}_{\text {tst }}$ | $1 / 2 \times \mathrm{f}_{\text {tst }}$ | $1 / 2 \times \mathrm{f}_{\text {tst }}$ |  |  |
| X | X | X | X | X | L | Z | Z | Z |  |  |

## Typical Application



## CGS700

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specifled devices are required,
please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
-0.5 V to +7.0 V
DC Input Voltage Diode Current ( $\mathrm{I}_{\mathrm{K}}$ )
$\mathrm{V}=-0.5 \mathrm{~V}$
$V=V_{C C}+0.5 V$
DC Input Voltage ( $\mathrm{V}_{1}$ )
DC Output Diode Current ( ${ }^{(0)}$
$V=-0.5 \mathrm{~V}$
$V=V_{C C}+0.5 V$
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
DC Output Source or Sink Current (lo)
DC VCC or Ground Current
per Output Pin (ICC or IGND)
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ )
Junction Temperature
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Power Dissipation (Static and Dynamic) (Note 2) 1400 mW
Note 1: The Absolute Maximum Ratings are those values beyond which the satety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

Note 2: Power dissipation is calculated using $49^{\circ} / \mathrm{W}$ as the thermal coefficient for the PCC package at 225 LFM airflow. The input frequency is assumed © 33 MHz with CLK4 at 132 MHz and CLK2 and CLK1's being at 66 MHz . In addition the ambient temperature is assumed $70^{\circ} \mathrm{C}$.

Recommended Operating Conditions

| Supply Voltage $\left(V_{C C}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(V_{l}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Input Crystal Frequency | 25 MHz to 40 MHz |
| Operating Temperature $\left(T_{A}\right)$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| External Clock Frequency (EXTCLK Pin) | 1 MHz to 10 MHz |
| Minimum Input Edge Rate $\left(\Delta V / \Delta_{t}\right)$ |  |
| Crystal Input $V_{\text {in }}$ from 0.8 V to 2.0 V | 5 ns |
| All Other Inputs | 50 ns |

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | VCc <br> (V) | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}} & =0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum Input High Level Voltage |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | V |
| $V_{\text {IL }}$ | Maximum Input Low Level Voltage |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum Output High Level Voltage | IOUT $=-50 \mu \mathrm{~A}$ | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{array}{r} 4.4 \\ 5.4 \\ \hline \end{array}$ |  | V |
|  |  | $\mathrm{IOH}=-30 \mathrm{~mA}$ | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{C C}-0.6 \\ & V_{C C}-0.6 \\ & \hline \end{aligned}$ |  |  |  |
| V OL | Maximum Output High Level Voltage | IOUT $=-50 \mu \mathrm{~A}$ | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | V |
|  |  | $\mathrm{IOL}=30 \mathrm{~mA}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ |  |
| IOH | High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ | 4.5 | 50 | 110 | 170 | mA |
| loL | Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 5.5 | 50 | 110 | 170 | mA |
| $\mathrm{I}_{\text {IN }}$ | Leakage Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ or 4.6 V | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  |  | 10 | pF |
| lcc | Quiescent Current (No Load) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC, }}$, GND | 5.5 |  | 15 | 100 | mA |
| ICCT | ICC per TTL Input | $V_{I N}=V_{C C}-2.1, G N D$ | 5.5 |  |  | 2.5 | mA |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  |  | $\begin{aligned} V_{C C} & =4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{A} & =0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ C_{L} & =\text { Circuit } 1 \\ R_{L} & =\text { Circult } 1 \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {rise }}$ | Output Rise (Note 1) | CLK4 <br> CLK2 <br> CLK1 | $\begin{aligned} & 0.8 \mathrm{~V} \text { to } 2.6 \mathrm{~V} \\ & 1.0 \mathrm{~V} \text { to } \mathrm{V}_{C C}-1.0 \mathrm{~V} \\ & 1.0 \mathrm{~V} \text { to } \mathrm{V}_{C C}-1.0 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | ns |
| $t_{\text {fall }}$ | Output Fall (Note 1) | CLK4 CLK2 CLK1 | $\begin{aligned} & 2.6 \mathrm{~V} \text { to } 0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-1.0 \mathrm{~V} \text { to } 1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-1.0 \mathrm{~V} \text { to } 1.0 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | ns |
| $t_{\text {skew }}$ | Maximum Edge-to-Edge Output Skew (Note 2) | $\begin{aligned} & + \text { to }+ \text { Edges } \\ & + \text { to }+ \text { Edges } \\ & + \text { to }+ \text { Edges } \end{aligned}$ | CLK1 Outputs CLK1 and CLK4 CLK2 and CLK4 |  |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ps |
| tlock | Time to Lock the Output to the Synch Input |  |  |  |  | 10.0 | ms |
| $\mathrm{t}_{\text {cycle }}$ | Output Duty Cycle (Note 3) |  | CLK1 Outputs CLK2 Output CLK4 Output | $\begin{aligned} & 40 \\ & 40 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 60 \\ & 70 \\ & \hline \end{aligned}$ | \% |
| Jitter | Output Jitter (Note 4) |  |  |  |  | 0.4 | ns |

Circuit 1. Test Circult


TL/F/11955-4
Note 1: $\mathrm{t}_{\text {rise }}$ and $\mathrm{t}_{\text {fall }}$ are measured at the piin of the device.
Note 2: Skew is measured at $50 \%$ of $\mathrm{V}_{\mathrm{CC}}$.
Note 3: Output duty cycle is measured at $V_{D D} / 2$.
Note 4: Jitter parameter is characterized and is guaranteed by design only. It measures the uncertainty of either the positive or the negative edge compared to its previous cycle. It is also measured at output levels of $\mathrm{V}_{\mathrm{CC}} / 2$. Refer to Figure 2 for further explanation.
Note 5: The GNDA pins of the 700 must be as free of noise as possible for minimum jitter. Separate analog ground plane is recommended for the PCB. Also the $V_{C C} A$ pin requires extra filtering to further reduce noise. Ferrite beads for filtering and bypass capacitors are suggested for $V_{C C} A$ pin.

$P(n)-P(n+1)= \pm 250 p s$ for either the rising or falling edge.
FIGURE 2. Jitter

## CGS701V Commercial/CGS701TV Industrial Low Skew PLL 1 to 8 CMOS Clock Driver

## General Description

CGS701 is an off the shelf clock driver specifically designed for today's high speed designs. It provides low skew outputs which are produced at different frequencies from three fixed input references. The XTALIN input pin is designed to be driven from a $15 \mathrm{MHz}-50 \mathrm{MHz}$ crystal oscillator.
The PLL, using a charge pump and an internal loop filter, multiplies this input frequency to create a maximum output frequency of four times the input.
The device includes a TRI-STATE ${ }^{\circledR}$ control pin to disable the outputs. This feature allows for low frequency functional testing and debugging.
Also included, is an EXTSEL pin to allow testing the chip via an external source. The EXTSEL pin, once set to high, causes the External-Clock_MUX to change its input from the output of the VCO and Counter to the external clock signal provided via SKWTST input pin.
(continued)

## Features

- Guaranteed and tested:

500 ps pin-to-pin skew (toshl and tOSLH) on 1X outputs. $\pm 500 \mathrm{ps}$ propagation delay

- Output buffer of eight drivers for large fanout
- $25 \mathrm{MHz}-160 \mathrm{MHz}$ output frequency range
- Outputs operating at $4 \mathrm{X}, 2 \mathrm{X}, 1 \mathrm{X}$ of the reference frequency for multifrequency bus applications
- Selectable output frequency
- Internal loop filter to reduce noise and jitter
- Separate analog and digital $V_{C C}$ and ground pins
- Low frequency test mode by disabling the PLL
- Implemented on National's Core CMOS process
- Symmetric output current drive: $+30 /-30 \mathrm{~mA} \mathrm{IOL}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$
- Industrial temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 28 -pin PCC for optimum skew performance

■ Guaranteed 2 kV ESD protection

## Connection Diagram



See NS Package Number V28A

## Pin Description

PLCC Package

| Pin | Name | Description |
| :--- | :--- | :--- |
| 1 | VCC | Digital VCC |
| 2 | FBK IN | Feedback Input Pin |
| 3 | CLK4 | 4X Clock Output |
| 4 | VCC | Digital VCC |
| 5 | XTALIN | Crystal Oscillator Input |
| 6 | GND | Digital Ground |
| 7 | FBK OUT | Feedback Output Pin |
| 8 | VCC | Digital VCC |
| 9 | CLK1_I | 1X Clock Output |
| 10 | GND | Digital Ground |
| 11 | CLK1_2 | 1XClock Output |
| 12 | TRI-STATE | Output TRI-STATE Control |
| 13 | SKWTST | Skew Testing Pin |
| 14 | CLK1_3 | 1X Clock Output |
| 15 | GND | Digital Ground |
| 16 | CLK1_4 | 1X Clock Output |
| 17 | VCC | Digital VCC |
| 18 | SKWSEL | Skew Test Selector Pin |
| 19 | GNDA | Analog Ground |
| 20 | VCCA | Analog VCC |
| 21 | EXTSEL | External Clock MUX Selector |
| 22 | GND | Digital Ground |
| 23 | CLK1_5 | 1X Clock Output |
| 24 | VCC | Digital VCC |
| 25 | CLK1_0 | 1X Clock Output |
| 26 | CLK1SEL | CLK1 Multiplier Selector |
| 27 | GND | Digital Ground |
| 28 | CLK2 | 2XClock Output |

## General Description (Continued)

CLK1SEL pin changes the output frequency of the CLK1__0 thru CLK1__5 outputs. During normal operation, when CLK1SEL pin is high, these outputs are at the same frequency as the input crystal oscillator, while CLK2 and CLK4 outputs are at twice and four times the input frequency respectively.
Once CLK1SEL pin is set to a low logic level, the CLK1 outputs will be at twice the input frequency, the same as the

CLK2 output, with CLK4 output still being at four times the input frequency.
In addition, another pin is added for increasing the test capability. SKWSEL pin allows testing of the counter's output and skew of the output drivers by bypassing the VCO. In this test mode CLK4 frequency is the same as SKWTST input frequency, while CLK2 is $1 / 2$ and CLK1 frequencies are 1/4 respectively (refer to the Truth Table). In addition CLK1SEL functionality is also true under this test condition.

## Block Diagram



## Truth Table

| Input |  |  |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CLK1 } \\ & \text { SEL } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { EXT } \\ & \text { SEL } \end{aligned}$ | $\begin{aligned} & \text { SKW } \\ & \text { SEL. } \end{aligned}$ | $\begin{aligned} & \text { SKW } \\ & \text { TST } \\ & \hline \end{aligned}$ | TRI-STATE | CLK4 | CLK2 | CLK1 |
| H | L | L | X | H | $4 \times \mathrm{fin}$ | $2 \times f$ in | $f$ in |
| L | L | $L$ | X | H | $4 \times \mathrm{f}$ in | 2 ffin | $2 \times \mathrm{fin}$ |
| X | H | X | $\Omega$ | H | $\Omega$ | $\Omega$ | ת |
| H | L | H | $\Omega$ | H | $1 \times \mathrm{ftst}$ | $1 / 2 \times f t s t$ | $1 / 4 \times \mathrm{ftst}$ |
| L | L | H | $\Omega$ | H | $1 \times \mathrm{ftst}$ | $1 / 2 \times f t s t$ | $1 / 2 \times f t s t$ |
| X | X | X | X | L | Z | Z | Z |

## Typical Application



1/0 bus


## Recommended Operating Conditions

| Supply Voltage (VCC) | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\mathrm{I}}\right)$ | 0 V to V CC |
| Output Voltage (VO) | 0 V to V CC |
| Input Crystal Frequency | $25 \mathrm{MHz}-40 \mathrm{MHz}$ |
| Operating Temperature |  |
| $\quad$ Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\quad$ Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| External Clock Frequency |  |
| $\quad$ (EXTCLK Pin) | $1 \mathrm{MHz-10} \mathrm{MHz}$ |
| Minimum Input Edge Rate $(\Delta \mathrm{V} / \Delta \mathrm{t})$ |  |
| $\quad$ Crystal Input $\mathrm{V}_{\text {IN }}$ from 0.8 V to 2.0 V | 5 ns |
| All Other Inputs | 50 ns |

Note 1: The Absolute MAximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.
Note 2: Power dissipation is calculated using $49^{\circ} \mathrm{C} / \mathrm{W}$ as the thermal coefficient for the PCC package at 225 LFM airflow. The input frequency is assumed at 33 MHz with CLK4 at 132 MHz and CLK2 and CLK1 being at 66 MHz . In addition, the ambient temperature is assumed $70^{\circ} \mathrm{C}$.

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Vcc | $\begin{gathered} V_{C C}=4.5 \mathrm{~V}-5.5 \mathrm{~V} \\ \mathrm{~T}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum Input High Level Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | Maximum Input Low Level Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum Output High Level Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=-50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-30 \mathrm{~mA} \end{aligned}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & V_{C C}-0.6 \\ & V_{C C}-0.6 \end{aligned}$ |  |  |  |  |
| VOL | Maximum Output High Level Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=-50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA} \end{aligned}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ |  |  |
| IOH | High Level Output Current | 4.5 | 50 | 110 | 170 | mA | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ |
| lOL | Low Level Output Current | 5.5 | 50 | 110 | 170 | mA | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Leakage Current | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | -50 |  | 50.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ or 4.6 V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | 10.0 | pF |  |
| ICC | Quiescent Current (No Load) | 5.5 |  | 0.02 | 0.2 | mA | $\begin{aligned} & V_{I N}=V_{C C}, G N D \\ & V_{I N}=V_{C C}-2.1, G N D \end{aligned}$ |
| ICCT | ICC per TTL Input | 5.5 |  |  | 2.5 |  |  |

Over recommended operating free air temperature range. All typical values are measured at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter |  |  |  | Conditions | $\begin{gathered} V_{C C}=4.5 \mathrm{~V}-5.5 \mathrm{~V} \\ \mathrm{~T}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=\text { Circult } 1 \\ R_{\mathrm{L}}=\text { Circuit } 1 \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {rise }}$ | Output Rise | CLK4 <br> CLK2 <br> CLK1 <br> All | $\begin{aligned} & 0.8 \mathrm{~V} \text { to } 2.6 \mathrm{~V} \\ & 1.0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-1 \\ & 1.0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-1 \\ & 0.8 \mathrm{t} \text { to } 2.0 \mathrm{~V} \end{aligned}$ |  |  | (Note 1) |  |  | $\begin{array}{r} 2.0 \\ 1.5 \\ \hline \end{array}$ | ns |
| $\mathrm{t}_{\text {fall }}$ | Output Fall | CLK4 <br> CLK2 <br> CLK1 <br> All | $\begin{aligned} & 2.6 \mathrm{~V} \text { to } 0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-1.0 \mathrm{~V} \text { to } 1 \\ & \mathrm{~V}_{\mathrm{CC}}-1.0 \mathrm{~V} \text { to } 1 \\ & 0.8 \mathrm{to} 2.0 \mathrm{~V} \end{aligned}$ |  | (Note 1) |  |  | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | ns |
| ${ }^{\text {t SKEW }}$ | Maximum Edge-toEdge Output Skew |  | $\begin{aligned} & + \text { to }+ \text { Edges } \\ & + \text { to }+ \text { Edges } \\ & + \text { to }+ \text { Edges } \end{aligned}$ | CLK1 Outputs CLK1 and CLK4 CLK2 and CLK4 | (Note 2) |  |  | $\begin{array}{r} 500 \\ 500 \\ 500 \\ \hline \end{array}$ | ps |
| tLOCK | Time to Lock the Output to the Synch Input |  |  |  |  |  |  | 10.0 | ms |
| ${ }^{\text {t CYCLE }}$ | Output Duty Cycle |  |  | CLK1 Outputs CLK2 Output CLK4 Output | (Note 3) | $\begin{aligned} & 40 \\ & 40 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 60 \\ & 70 \\ & \hline \end{aligned}$ | \% |
| Jitter | Output Jitter |  |  |  | (Note 4) |  |  | 0.4 | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | Propogation Delay from XTALIN to FBKOUT |  |  |  | (Notes 6, 2, 4, 5) | -0.5 |  | +0.5 | ns |

Note 1: $\mathrm{t}_{\text {rise }}$ and $\mathrm{t}_{\text {fall }}$ parameters are measured at the pin of the device.
Note 2: Skew is measured at $50 \%$ of $V_{\text {CC }}$.
Note 3: Output duty cycle is measured at $V_{D D} / 2$.
Note 4: Jitter parameter is characterized and is guaranteed by design only. It measures the uncertainty of either the positive or the negative edge compared to its previous cycle. It is also measured at output levels of $\mathrm{V}_{\mathrm{Cc}} / 2$. Refer to Figure 2 for further explanation.
Note 5: Measured from the ref. input to any output pin. The length of the feedback and XTALIN traces will impact this delay time.
Note 6: This parameter includes pin-to-pin skew, cycle to cycle jitter, part-to-part variation as well as propagation delay thru the device.
Note 7: The GNDA pins of the 701 must be as free of noise as possible for minimum jitter. Separate analog ground plane is recommended for the PCB. Also the $V_{C C A}$ pin requires extra filtering to further reduce noise. Ferrite beads for filtering and bypass capacitors are suggested for the $V_{C C A}$ pin.

## Circuit 1. Test CIrcuit



TL/F/11920-4


TL/F/11920-6
$P(n)-P(n+1)= \pm 250$ ps for either the rising or falling edqe.
FIGURE 2. Jitter

CGS64/74C800/801/802, CGS64/74CT800/801/802, CGS/74LCT800/801/802

## Low Skew PLL 1-to-8 CMOS Clock Driver

## General Description

These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating at high frequencies utilizing a phase lock loop. The phase lock loop allows for outputs to lock-on to either Synch_o or Synch_1 inputs, which could be operating at different frequencies. This product is ideal for applications requiring clock synchronization and distribution of either on or off board components.
The PLL uses a counter and a digital to analog convertor for its charge pump and the loop filter and does NOT require any external components for the loop filter. This along with separate analog and digital power rails, helps to minimize the overall sensitivity of the part to noise. The VCO is optimized to operate from 10 MHz up to twice the operating frequency of the 2 X output.
The eight outputs, 00-07, are provided for large fanout applications requiring different phase/frequency clocks. The output buffer of the 800 option includes 5 drivers ( $\mathrm{OO}_{-}$ O4) with 500 ps skew across either rising or falling edges running at the same frequency as the input. Also included on the 800 option are, O 5 which is 180 degrees out of phase output, 06 which is running at twice the input frequency, and O 7 an in-phase divide-by-two clock output.
The 801 option has all the output ( $00-07$ ) operating at the same frequency as the input (half the VCO frequency) with a skew of no more than 500 ps.
The 802 option's output buffer consists of two drivers running at twice the input frequency, two drivers at the same frequency, and two drivers at half the input frequency. The last two drivers are operating at $1 / 4$ and $3 / 2$ of the reference frequency (refer to the block diagram).
The Synch_0 and Synch_1 inputs are provided as two different sources for the input reference frequency and can be selected by the REF_SEL pin. These two inputs also can be used for any fault tolerant conditions by being at the same frequency.
The Feedback pin can be used for synchronizing the drivers to any selected output, or for synchronizing the drivers to any external signal.

Also provided is a reset circuitry to actively force the outputs to a low state. This is achieved by the RST pin (active low) which forces all the outputs to low.
Another available feature is low frequency testing, which can be accomplished by disabling and by-passing the phase lock loop using the PLL__ENA pin. This pin causes the Synch_o input to control the output counter.
A lock detect circuitry is also provided to determine the lock condition. This pin (LOCK) will remain low until the outputs and Synch inputs are synchronized with the feedback signal. This pin can be used for wait or any interrupt states when the loops steady state phase or frequency lock is lost.

## Features

- Guaranteed and tested:
- 500 ps pin-to-pin skew (TOSHL and TOSLH) on 1X. outputs
- Available in 3.3 V and 5 V options
- Output buffer of eight drivers for large fanout
- 10 MHz to 130 MHz output frequency
- NO LOOP FILTER COMPONENTS required for the PLL
- Motorola's PC88915 functional compatible ( 800 option)
- Outputs operating at $2 \mathrm{X}, 1 \mathrm{X}, 1 \mathrm{X}$ (bar), $\mathrm{X} / 2,3 \mathrm{X} / 2, \mathrm{X} / 4$ of the reference frequency for multi-frequency bus applications
- Two selectable glitch free reference clock available for test or fault tolerant conditions
- Open collector lock pin to enable cascading PLLs by wire-ORing them together
- Low frequency test mode by disabling the PLL
- Phase and frequency lock detect for power-up or interrupt and wait states
- Improved noise sensitivity and jitter performance
- Open drain lock indicator for ease of cascading
- Implemented on National's BCT 1.0 process
- Symmetric output current drive: $+24 /-24 \mathrm{~mA} \mathrm{IOH}_{\mathrm{OH}} / \mathrm{OL}_{\mathrm{OL}}$
- Industrial temperature of -40 C to +85 C
- 28-pin PCC for optimum skew performance
- Guaranteed 2 kV ESD protection


## Block Diagram



## Connection Diagram

Pin Assignment for PLCC


CGS800 Options Output Buffer

| Pin <br> Outputs | 800 | 801 | 802 |  |
| :---: | :---: | :---: | :---: | :---: |
| $(14) 00$ | 1 X | 1 X | 1 X |  |
| $(16)$ | 01 | 1 X | 1 X | 1 X |
| $(21)$ | 02 | 1 X | 1 X | 1 X |
| $(23)$ | 03 | 1 X | 1 X | 1 X |
| $(28)$ | 04 | 1 X | 1 X | $1 / 2 \mathrm{X}$ |
| $(2)$ | 05 | $1 \mathrm{X}(\mathrm{Bar})$ | 1 X | $1 / 2 \mathrm{X}$ |
| $(26)$ | 06 | 2 X | 1 X | $1 / 4 \mathrm{X}$ |
| $(25)$ | 07 | $1 / 2 \mathrm{X}$ | 1 X | $3 / 2 \mathrm{X}$ |

## Truth Table

| Input |  |  |  |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PLL } \\ & \text { ENA } \end{aligned}$ | $\begin{aligned} & \text { REF } \\ & \text { SEL } \end{aligned}$ | S_0 | S_1 | SET | RESET | 0 | LOCK |
| L | X | X | $X$ | L | L | L | L |
| L | X | X | $x$ | L | H | L | L |
| L | X | X | X | H | L | L | L |
| L | L | $\Omega$ | X | H | H | $\Omega$ | $\mathrm{H}^{*}$ |
| L | H | X | $\Omega$ | H | H | $\Omega$ | $\mathrm{H}^{*}$ |
| H | L | $\Omega$ | X | H | H | $\Omega$ | L |
| H | H | X | $\Omega$ | H | H | $\Omega$ | L |

*Phase, Frequency Locked State.

Pin Description PLCC Package

| Pin | Name | Desciption |
| :---: | :---: | :---: |
| 1 | GND | Digital Ground |
| 2 | Output 5 | Output |
| 3 | $V_{\text {CC }}$ | Digital $\mathrm{V}_{\text {CC }}$ |
| 4 | Reset | Reset Active Low (Asynchronous) |
| 5 | Feedback | PLL Feed Back Path |
| 6 | Input Select | Reference Input Clock Select |
| 7 | Input 0 | Clock 0 Input |
| 8 | Analog $\mathrm{V}_{\mathrm{CC}}$ | Analog $\mathrm{V}_{\mathrm{CC}}$ |
| 9 | N/C | No Connect |
| 10 | GND | Digital Ground |
| 11 | Input 1 | Clock 1 Input |
| 12 | Set | Set Active Low (Asynchronous) |
| 13 | Analog GND | Analog Ground |
| 14 | Output 0 | Output |
| 15 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ |
| 16 | Output 1 | Output |
| 17 | GND | Ground |
| 18 | PLL Enable | PLL Enable for Test |
| 19 | LOCK | Lock |
| 20 | GND | Ground |
| 21 | Output 2 | Output |
| 22 | $V_{C C}$ | $\mathrm{V}_{\text {cc }}$ |
| 23 | Output 3 | Output |
| 24 | GND | Ground |
| 25 | Output 7 | Output |
| 26 | Output 6 | Output |
| 27 | $V_{C C}$ | $V_{C C}$ |
| 28 | Output 4 | Output |

CGS64/74CT, C800/800/801/802 Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
-0.5 V to 7.0 V
DC Input Voltage Diode Current ( $\mathrm{I}_{\mathrm{K}}$ )
$V=-0.5 \mathrm{~V}$
$-20 \mathrm{~mA}$
$V=V_{C C}+0.5 V$
$+20 \mathrm{~mA}$
DC Input Voltage ( $V_{1}$ )
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Output Diode Current (IO)
$V=-0.5 \mathrm{~V}$
$V=V_{C c}+0.5 V$
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
DC Output Source or Sink Current (lo)
$\pm 50 \mathrm{~mA}$
DC V CC or Ground Current
per Output Pin (ICC or IGND)
Storage Temperature ( $\mathrm{T}_{\mathrm{STG}}$ )

Recommended Operating
Conditions
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
4.5 V to 5.5 V

Input Voltage ( $V_{1}$ ) OV to $\mathrm{V}_{\mathrm{CC}}$
Output Voltage (V)
Operating Temperature $\left(T_{A}\right)$

Ind.
Comm.
Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ )
$\mathrm{V}_{\text {IN }}$ from 0.8 V to 2.0 V
$V_{C C}$ @ $4.5 \mathrm{~V}, 5.5 \mathrm{~V}$
$125 \mathrm{mV} / \mathrm{ns}$
Note: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  |  | Conditions | $V_{\text {cc }}$ | $\begin{gathered} V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum Input High Level Voltage |  | C800/801/802 |  | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & V_{\text {OUT }}=V_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 2.1 \\ 3.85 \end{gathered}$ | $\begin{gathered} 1.5 \\ 2.75 \end{gathered}$ |  | V |
|  |  |  | CT800/801/802 | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Maximum Input Low Level Voltage |  | C800/801/802 | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 1.5 \\ 2.75 \\ \hline \end{gathered}$ | $\begin{gathered} 0.9 \\ 1.65 \\ \hline \end{gathered}$ | V |  |
|  |  |  | CT800/801/802 |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  |  |
| VOH | Minimum Output High Level Voltage |  | C800/801/802 | lout $=-50 \mu \mathrm{~A}$ | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 4.4 \\ 5.4 \\ \hline \end{array}$ | $\begin{array}{r} 4.4 \\ 5.4 \\ \hline \end{array}$ |  | V |  |
|  |  |  | CT800/801/802 |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ |  |  |  |
|  |  |  | C800/801/802 | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 4.7 \\ & \hline \end{aligned}$ | $\begin{array}{r} 3.76 \\ 4.76 \\ \hline \end{array}$ |  | V |  |
|  |  |  | CT800/801/802 |  | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 4.7 \\ & \hline \end{aligned}$ | $\begin{array}{r} 3.76 \\ 4.76 \\ \hline \end{array}$ |  |  |  |
| VOL | Maximum Output Low Level Voltage |  | C800/801/802 | lout $=-50 \mu \mathrm{~A}$ | $\begin{array}{r} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V |  |
|  |  |  | CT800/801/802 |  | $\begin{array}{r} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ |  |  |
|  |  |  | C800/801/802 | $\mathrm{IOL}_{\text {L }}=24 \mathrm{~mA}$ | $\begin{array}{r} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0.44 \\ 0.44 \\ \hline \end{array}$ | V |  |
|  |  |  | CT800/801/802 |  | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0.44 \\ 0.44 \\ \hline \end{array}$ |  |  |
| $\mathrm{I}_{\mathrm{N}}$ | Leakage Current |  | $\begin{aligned} & \text { CT800/801/802 } \\ & \text { C800/801/802 } \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ | 5.5 | -1.0 |  | +0.1 | $\mu \mathrm{A}$ |  |
| ICC | Maximum Supply Current | Analog | CT800/801/802 C800/801/802 | $V_{\text {IN }}=V_{C C}, G N D$ | 5.5 |  |  | $\begin{aligned} & 50.0 \\ & 50.0 \\ & \hline \end{aligned}$ | mA |  |
|  |  | Digital | CT800/801/802 C800/801/802 |  | 5.5 |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \\ & \hline \end{aligned}$ |  |  |

## CGS74LCT, 800/801/802

Absolute Maximum Ratings (Note)
If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
-0.5 V to +4.6 V
DC Input Voltage Diode Current (IK)
$V=-0.5 \mathrm{~V}$
$-20 \mathrm{~mA}$
$V=V_{C C}+0.5 V$
$+20 \mathrm{~mA}$

DC Input Voltage ( $V_{1}$ )
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$-50 \mathrm{~mA}$
$+50 \mathrm{~mA}$
$V=-0.5 \mathrm{~V}$
$V=V_{C C}+0.5 V$
DC Output Voltage (V)
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Output Source or Sink Current (lo)
DC VCC or Ground Current per Output Pin (ICC or IGND)
$\pm 50 \mathrm{~mA}$
$\pm 50 \mathrm{~mA}$
Storage Temperature (TSTG)

Recommended Operating Conditions
Supply Voltage (VCC) 3.0 V to 3.6 V

Input Voltage ( $V_{1}$ )
Output Voltage (VO)
Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ )
$\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to 2.0 V
$\mathrm{V}_{\mathrm{cc}}$ @ 3.0V, 3.6V
$125 \mathrm{mV} / \mathrm{ns}$
Note: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  |  | Conditions | $\mathbf{V}_{\mathbf{c c}}$ | $\begin{aligned} & V_{C C}=3.3 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum Input High Level Voltage |  | LCT800/801/802 |  | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & V_{\text {OUT }}=V_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ | 3.3 | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Input Low Level Voltage |  | LCT800/801/802 | $\begin{aligned} & V_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & V_{\text {OUT }}=V_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ | 3.3 |  |  | 0.8 | V |
| V OH | Minimum Output High Level Voltage |  | LCT800/801/802 | IOUT $=-50 \mu \mathrm{~A}$ | 3.3 | $\begin{aligned} & V_{C C} \\ & -0.2 \end{aligned}$ |  |  | V |
|  |  |  | LCT800/801/802 | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3.3 | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum Output Low Level Voltage |  | LCT800/801/802 | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 3.3 |  |  | 0.2 | V |
|  |  |  | LCT800/801/802 | $\mathrm{IOL}^{\text {a }}$ 24 mA | 3.3 |  |  | 0.5 | V |
| lin | Leakage Current |  | LCT800/801/802 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}, \mathrm{GND}$ | 3.6 | -1.0 |  | +0.1 | $\mu \mathrm{A}$ |
| ICC | Maximum Supply Current | Analog | LCT800/801/802 | $V_{\text {IN }}=V_{C C}, G N D$ | 3.6 |  |  | $\begin{array}{r} 50.0 \\ 50.0 \\ \hline \end{array}$ | mA |
|  |  | Digital | LCT800/801/802 |  | 3.6 |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  |

## CGS64/74CT, C800/801/802

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | Output Rise | 0.8 V to 2.0 V |  |  |  |  | ns |  |
|  |  | $0.2 \mathrm{~V}_{C C}$ to $0.8 \mathrm{~V}_{C}$ |  |  |  | 2.5 |  |  |
| $t_{1}$ | Output Fall | 0.8 V to 2.0 V |  |  |  | 1.5 | ns |  |
|  |  | $0.2 \mathrm{~V}_{C C}$ to $0.8 \mathrm{~V}_{C C}$ |  |  |  | 2.5 |  |  |
| tskew | Maximum <br> Edge-to-Edge <br> Output Skew | $\begin{aligned} & + \text { to }+ \text { edges } \\ & \text { - to }- \text { edges } \\ & + \text { to }- \text { edges } \\ & \hline \end{aligned}$ | CGS800 |  |  | $\begin{aligned} & 500 \\ & 500 \\ & 750 \\ & \hline \end{aligned}$ | ps | (Note 1) |
|  |  | Alf edges | CGS801 |  |  | 500 | ps | (Note 2) |
|  |  | $\begin{aligned} & + \text { to }+ \text { edges } \\ & \text { - to }- \text { edges } \\ & + \text { to }- \text { edges } \end{aligned}$ | CGS802 |  |  | $\begin{aligned} & 500 \\ & 500 \\ & 750 \\ & \hline \end{aligned}$ | ps | (Note 3) |
| tPULSE WIDTH | Output Pulse Width from Synch_0 or Synch_1 in Test Mode |  |  | $\begin{gathered} \text { Period/2 } \\ \pm 0.5 \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { Period/2 } \\ \pm 0.5 \\ \hline \end{gathered}$ | ns |  |
| tprop-delar $^{\text {d }}$ | Synch to Feedback Delay Master Set/Reset to Q Master Set to Lock Master Reset to Lock PLL Enable to Lock Synch Loss to Lock |  |  | 8 Cycles |  | $\begin{gathered} 0.5 \\ 8.0 \\ \text { TBD } \\ \text { TBD } \\ 5.0 \\ 16 \text { Cycles } \\ +10 \mathrm{~ns} \end{gathered}$ | ns | (Note 4) |
| tLock | Time to Lock the Output to the Synch Input |  |  |  |  | 10.0 | ms | (Note 5) |
| trecovery | Reset Recovery to Synch__0/1 |  |  | 9.0 |  |  | ns | (Note 6) |
| ${ }^{\text {t WIDTH }}$ | Set/Reset Input Pulse Width Synch_0/1 Minimum Pulse Width |  |  | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ |  |  | ns | (Note 7) |
| ${ }_{\text {teycle }}$ | Input Duty Cycle |  |  | 25\% |  | 75\% | ns | (Note 8) |
| $f_{\text {max }}$ | Output Operating Frequency |  |  | 10.0 |  | 130.0 | MHz | (Note 9) |
| Jitter | Output Jitter |  |  |  |  | 500 | ps | (Note 10) |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 5.0 |  | pF |  |
| $\mathrm{CPD}^{\text {P }}$ | Power Dissipation Capacitance |  |  |  | 50.0 |  | pF |  |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{C C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter |  |  | $\begin{gathered} V_{C C}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| $t_{r}$ | Output Rise | 0.8V to 2.0V |  |  |  |  | ns |  |
|  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  |  |  | 2.5 |  |  |
| ${ }_{\text {t }}$ | Output Fall | 0.8 V to 2.0 V |  |  |  | 1.5 | ns |  |
|  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  |  |  | 2.5 |  |  |
| ${ }^{\text {t }}$ SKEW | Maximum Edge-to-Edge Output Skew | $\begin{aligned} & + \text { to }+ \text { edges } \\ & - \text { to }- \text { edges } \\ & + \text { to }- \text { edges } \\ & \hline \end{aligned}$ | CGS800 |  |  | $\begin{gathered} 500-750 \\ 500-750 \\ 750 \\ \hline \end{gathered}$ | ps | (Note 1) |
|  |  | All edges | CGS801 |  |  | 500-750 | ps | (Note 2) |
|  |  | $\begin{aligned} & + \text { to }+ \text { edges } \\ & \text { - to }- \text { edges } \\ & + \text { to - edges } \end{aligned}$ | CGS802 |  |  | $\begin{gathered} 500-750 \\ 500-750 \\ 750 \\ \hline \end{gathered}$ | ps | (Note 3) |
| tPULSE WIDTH | Output Pulse Width from Synch_o or Synch_1 in Test Mode |  |  | $\begin{gathered} \text { Period/2 } \\ \pm 0.5 \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { Period/2 } \\ \pm 0.5 \\ \hline \end{gathered}$ | ns |  |
| ${ }^{\text {tPROP-DELAY }}$ | Synch to Feedback Delay Master Set/Reset to Q Master Set to Lock Master Reset to Lock PLL Enable to Lock Synch Loss to Lock |  |  | 8 Cycles |  | $\begin{gathered} 0.5 \\ 8.0 \\ \text { TBD } \\ 5.0 \\ 16 \text { Cycles } \\ +10 \mathrm{~ns} \end{gathered}$ | ns | (Note 4) |
| tock | Time to Lock the Output to the Synch Input |  |  |  |  | 10.0 | ms | (Note 5) |
| $\mathrm{t}_{\text {RECOVERY }}$ | Reset Recovery to Synch__0/1 |  |  | 9.0 |  |  | ns | (Note 6) |
| ${ }^{\text {t WIDTH }}$ | Set/Reset Input Pulse Width Synch_0/1 Minimum Pulse Width |  |  | $\begin{aligned} & 5.0 \\ & 3.0 \\ & \hline \end{aligned}$ |  |  | ns | (Note 7) |
| tCYCLE | Input Duty Cycle |  |  | 25\% |  | 75\% | ns | (Note 8) |
| $\mathrm{f}_{\text {max }}$ | Output Operating Frequency |  |  | 10.0 |  | 100.0 | MHz | (Note 9) |
| Jitter | Output Jitter |  |  | -250 |  | +250 | ps | (Note 10) |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 5.0 |  | pF |  |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance |  |  |  | 50.0 |  | pF |  |

## AC Electrical Characteristics (Continued)

Note 1: Skew is measured at $50 \%$ of output level. For the case of 800 rising edge to rising edge, reflects output to output skew between Q0-Q4 and the rising output of Q7.
For falling edges it reflects the skew from output to output between Q0-Q4.
Also rising to falling skew reflects the output skew between the positive edges of $2 \times Q, Q 0-Q 4$ and $\mathrm{Q} / 2$ with the negative edge of Q5. See Figure 1.
Note 2: For CGS801 skew is measured at the 50\% level of the rising or falling edge transitions across outputs from Q0-Q7. See Figure 2.
Note 3: Skew is measured at $50 \%$ of output level. For the case of 802 rising edge to rising edge, reflects output to output skew between Q0-Q6.
For falling edges it reflects the skew from output to output between Q0 and Q1 or Q2 and Q3 or Q4 and Q5.
Also rising to falling skew reflects the output skew between the positive edges of $2 \times Q, Q 0-\mathrm{Q} 4$ and $\mathrm{Q} / 2$ with the negative edge of Q5. See Figure 3.
Note 4: Output pulse width is measured at $\mathrm{V}_{\mathrm{CC}} / 2$. This parameter refers to a long term jitter versus period to period jitter and is guaranteed by design only. (Also refer to Note 10.)
Note 5: Synch to feedback delay measures the delay (hold) required for the feedback to either of the synch inputs.
Master set or Reset propagation delays measures from $50 \%$ of the input to $50 \%$ of the output levels the amount of time for the output to transition to low state from its locked state.
Master set or Reset to Lock is measured from $50 \%$ of the input to $50 \%$ of the output. It is the amount of time required for the chip to acknowledge its reset condition via the lock pin.
PLL enable to Lock propagation delay is also measured from $50 \%$ of the input to $50 \%$ of the output level and it reflects the amount of time again to the lock pin to acknowledge its loss of lock for test chip enabling.
Synch loss to lock is also measured from $50 \%$ to $50 \%$ of the input/output levels and is the amount of time required for the chip to detect a loss of input signal. It can be used for fault tolerant applications. See figure below.


TL/F/11817-6
Note 6: Reset recovery time is measured from the rising edge of the reset pin to falling edge of the synch pin.
Note 7: $\mathrm{I}_{\text {WIDTH }}$ is measured at maximum $\mathrm{V}_{\mathrm{CC}}$ and at 1.5 V input levels.
Note 8: Input duty cycle is twice the reciprocal of the $f_{\text {max }}$. This reflects the maximum duty cycle allowed as an input to these devices. The actual duty cycle is not relevant since the part internally operates on a negative transition and performs a divide-by-two function.
Note 9: $\mathrm{f}_{\text {max }}$ is the maximum output frequency allowed. It represents the 2 X outputs on the 800 and the 802 options, while $\mathrm{f}_{\max }$ is for the X output on the 801 .
Note 10: Jitter parameter is characterized and is guaranteed by design only. It measures the uncertainty of either the positive or the negative edge compared to its previous cycle. It is also measured at output levels of $\mathrm{V}_{\mathrm{CC}} / 2$. Refer to figure below for further explanation.


TL/F/11817-7
$P(n)-P(n+1)= \pm \mathbf{2 5 0} p s$ for Either The Rising Or Falling Edge

AC Electrical Characteristics (Continued)


FIGURE 1. CGS800


TL/F/11817-4
FIGURE 2. CGS801


FIGURE 3. CGS803

## CGS74/64C, CT, LCT80X

## Typical Applications

The following represents some of the applications for the CGS800 and it options. In these applications 800/801/802 are used to generate and distribute clock signals for components that need synchronization.
The 802 has a 3/2 output which can be used to generate 50 MHz signals given a source of 33 MHz .
The next example also depicts typical usage for these products. The cache module could be either fully synchronized or non-fully synchronized.
In the latter case the MBC runs at the same frequency as the CPU and so do the cache controller as well as the SRAMs. This can be achieved by providing a 1 to n clock driver/buffer to fanout the required input clock signals across the module. For the non-fully synchronized case, since the MBC and SRAMs as well as the controller are running at half the frequency of the CPU, the required buffer can be eliminated since the 800 and its options provide enough outputs to drive the required components.
Also another ideal application for these products are clock distribution across backplanes. Since these products include a digital PLL, the noise sensitivity is relatively less than their analog counterparts. This enables transmission of the required signal at half the frequency across the backplane. The outputs then can be synchronized together given a feedback reference signal.
The total skew for all the above applications must be calculated by adding the pin-to-pin skew of the 800 series to the part-to-part and the pin-to-pin of any required buffers.

$$
\mathrm{t}_{\text {SKEW }}(\mathrm{tot})=\mathrm{t}_{\mathrm{OSHL}} / \mathrm{HL}(\mathrm{PLL})+\left(\mathrm{t}_{\mathrm{pv}}+\mathrm{t}_{\mathrm{OSHL}} / \mathrm{HL}\right) \text { (Buffer) }
$$

Also to ensure jitter free operation of the PLL clock drivers, both ground and $V_{C C}$ chokes must be used along with a bypass capacitor between the analog ground plane and the board power plane. A capacitor of $0.1 \mu \mathrm{~F}$ is recommended for bypassing, while the inductor size depends on the frequency of the operation as well as the *induced noise frequency(ies) from both the power and the analog planes.



TL/F/11817-11

## CGS74C/CT/LCT800/801/802

## Applications Requiring Cascading Phase Lock Loops

Due to the accumulation of noise, it is not recommended to cascade phase lock loops. However cascading phase lock loops can be beneficial in large clock trees due to the elimination of part to part skew.
CGS800 series clock drivers are less sensitive to noise since they do not require any external components for the loop filter. Additionally the lock indicator being an open drain output, allows this pin to be wired-OR to enable the system to achieve lock state once all the PLLs have acquired a lock on the frequency.
In the diagram below one such application is depicted. The source frequency is the incoming signal. This signal which is
often generated from a crystal oscillator is the base frequency of the system. The PLL1, while generating a bank of outputs, bank 1, has also generated the source input signals for PLLs 3 and 4. While PLL3's outputs have generated the reference input frequency for the PLL2.
In the diagram below one such application is depicted. The source frequency is the incoming signal. This signal which is often generated from a crystal oscillator is the base frequency of the system. The PLL1, while generating a bank of outputs, bank 1, has also generated the source input signals for PLLs 3 and 4. While PLL3's outputs have generated the reference input frequency for the PLL2.


TL/F/11817-12

## CGS410

Programmable Video Pixel Clock Generator

## General Description

The CGS410 is a programmable clock generator which produces a variable frequency clock output for use in graphics, disk drives and clock synchronizing applications. The CGS410 produces output clocks in CMOS and differential formats. The user is able to program the differential output levels to best suit the levels of the interfacing device. A common configuration allows PCLK to emulate positive ECL logic levels, eliminating the need for TTL to ECL translation. The CGS410 is referenced off the XTLIN input which can be configured for either external crystal or external oscillator support. All internal frequency generation is referenced from the XTLIN input. The CGS410 can also be driven by EXTCLK as desired. EXTCLK may serve as the source from a fixed clock (for passthru mode), or as an external VCO input.
The CGS410 contains three internal user-selectable low pass filters (LPFs). A fourth option allows for the use of an external LPF configuration. Use of the internal filters greatly simplifies layout, reduces board real estate, and minimizes part count. A programmable polarity charge pump allows the user to optimize the optional external LPF circuitry.
The primary loop structure of the CGS410 consists of programmable N and R dividers. Both are contiguous; N can be any value between 2 and 16383, and R can be any value between 1 and 1023. Additional dividers of the internal VCO allow individual programmability for the PCLK, CMOS_PCLK, and LCLK outputs.

An additional advantage of the CGS410 is its ability to perform smooth, glitch-free clock output changes as the user selects passthru clock sources or changes the VCO frequency. A real-time synchronous load clock enable (LCLK_EN) control input allows for the enabling and disabling of the LCLK output. This is suitable for applications which require the removal of an active LCLK during the blanking portion of a screen refresh.
On power-up the XTLIN frequency is internally divided by two and routed to the PCLK outputs, providing a known power-up output frequency with a $50 \%$ duty cycle. The CGS410 is programmed by a serial stream of data. A serial bit read can verify the contents of the register.

## Features

- Fully programmable frequency generator
- Provides frequencies to 135 MHz
- Configurable high-speed complementary clock outputs
- CMOS output clocks
- Glitch-free transitions for clock changes
- Powers up in a known state
- Single supply ( +5 V ) operation

L Low current draw, ideal for battery applications

- Read/write control register
m Internal VCO and loop filters


## Connection Diagram



TL/F/11919-1
Important Note: This device is sensitive to noise on certain pins, especially FREQCTL, FILTER, AVDD, and AGND. Special care must be taken with board layout for optimum performance.

## Table of Contents

## LIST OF FIGURES

1.0 FUNCTIONAL DESCRIPTION

### 2.0 PIN DEFINITIONS

### 3.0 CIRCUIT OPERATION

3.1 Internal VCO Operation

### 3.1.1 VCO Tuning Characteristics

3.2 Crystal Oscillator Operation
3.3 Phase Comparator Operation
3.4 Programmable Divider Operation
3.5 Control Register Operation
3.5.1 System Loading Sequence
3.5.2 Structure of the Internal Serial Control Register
3.5.3 Power-up conditions
3.6 Loop Filter Characteristics
3.6.1 Loop Filter Calculations
3.7 Clock Deglitching Considerations
3.8 Configurable Differential Output Buffers
3.9 Termination Considerations
3.10 System Interface Considerations
3.11 Applications
3.12 Input/Output Structures
4.0 DEVICE SPECIFICATIONS
4.1 Absolute Maximum Ratings
4.2 Recommended Operating Conditions
4.3 DC Electrical Characteristics
4.4 AC Electrical Characteristics
4.5 Timing Issues

Connection Diagram
CGS410 Block Diagram
Figure 3-1 Linear Operating Range
Figure 3-2 Phase Comparator Charge/Pump
Figure 3-3 Control Register Read Operations
Figure 3-4 Control Register Write Operations
Figure 3-5 Control Register Architecture
Figure 3-6 Bode Plot of Loop Filter Response
Figure 3-7 External Low Pass Filter
Figure 3-8 Termination
Figure 3-9 Pull-up/Pull-down DC Termination
Figure 3-10 Typical Termination (Bit $1=0$ )
Figure 3-11 PCLK/PCLKB Load vs. Frequency
Figure 3-12 Serial Interface Example
Figure 3-13 Minimum Cost, <80 MHz CGS410 Implementation
Figure 3-14 Common Video Application
Figure 3-15 Primary Loop GENLOCK Configuration
Figure 3-16 Crystal Configuration
Figure 3-17 CGS410 Using an External Loop Filter and VCO
Figure 3-18 External XTLIN Drive Options
Figure 4-1 System Read Timing Specification
Figure 4-2 System Write Timing Specification
Figure 4-3 LCLK_EN Timing Specification
Figure 4-4 CMOS PCLK Output Skew Timing Specification
Figure 4-5 DIFF PCLK Output Skew Timing Specification

### 1.0 Functional Description

The CMOS clock outputs are generated by a phase lock loop (PLL). The internal voltage controlled oscillator (VCO) derives a reference frequency from the crystal input (XTLIN) and produces a synthesized output. A programmable 1 to 16 divider and a passthru mux are positioned between the VCO and clock outputs, allowing a wide range of output frequencies without having to band switch the VCO. A load clock (LCLK) is also available. A synchronous LCLK control simplifies system frame buffer design.

With the CGS410 programmed to run in internal LPF mode, no external low pass filter components are required. There are three internal filters. If an external loop filter is desired, or if precise LPF parameters are required, the CGS410 can be programmed to use the external filter pin. The external filter requires two capacitors and one resistor. No external devices such as inductors or varactors are necessary. Frequency configuration is programmed through the internal $N$, R, $P$, and $L$ dividers and the 3-to-1 MUX.

## CGS410 Block Diagram



TL/F/11919-2

### 2.0 Pin Definitions

| Symbol | Pln | I/O | Function |
| :--- | :---: | :---: | :--- |
| AGND | 13 | S | Analog Ground. This pin serves as the return for the analog circuitry. AGND should also serve as <br> the external filter return reference as sourced by FILTER. AGND should be well referenced to <br> DGND. |
| AVDD | 14 | S | Analog VDD. This pin sources the internal VCO, internal loop filter, and charge pump. Due to the <br> sensitive nature of this pin, special care should be taken to filter out noise for best performance. <br> AVDD should track DVDD to within $\pm 5 \%$. |
| BGND | 21 | S | Buffer Ground. Output buffer supply return. This serves as the return for the CMOS_PCLK and <br> LCLK outputs. Best output performance is obtained when the CMOS_PCLK and LCLK reception <br> devices are referenced to BGND. |
| BVDD | 20 | S | Buffer VDD. This positive power supply input sources LCLK, CMOS_PCLK and the differential <br> PCLK output pair. Care must be taken to properly bypass this input with BGND. |
| CMOS_PCLK | 22 | O | CMOS PCLK Output. This single-ended output is typically used to drive devices which require <br> CMOS input characteristics. |
| CSB | 25 | I | Clock for Serial Data Input and Output. This input is TTL compatible edge sensitive. In the serial <br> read or write operation, the falling edge latches the R_WB and EN states. The rising edge <br> completes the shift and transfer operation. |
| DATA | 26 | I/O | Data Input/Output. This is a bi-directional I/O pin used to transfer data in and out of the CGS410 <br> in a serial fashion. Data must be valid when each bit is clocked on the rising edge of the CSB input. <br> DATA is TTL. compatible for input mode; CMOS compatible for output mode. |
| DGND | 3 | S | Digital Ground. This pin serves as the return path for the internal CGS410 counter circuitry. This <br> input should be well referenced to BGND. |


| Symbol | Pin | I/O | Functlon |
| :---: | :---: | :---: | :--- |
| DIFF_VOH | 15 | O | $\begin{array}{l}\text { Differentlal High Voltage Load. This output is connected to a load network which is ten times the } \\ \text { value of the load network connected to the differential PCLK pins. }\end{array}$ |
| DIFF_VOL | 16 | O | $\begin{array}{l}\text { Differentlal Low Voltage Load. This output is connected to a load network which is ten times the } \\ \text { value of the load network connected to the differential PCLK pins. }\end{array}$ |
| DVDD | 4 | S | $\begin{array}{l}\text { Digltal VDD. This pin serves as the source for the internal CGS410 counter circuitry. This input } \\ \text { should be well referenced to BVDD and bypassed to DGND. }\end{array}$ |
| EN | 28 | I | $\begin{array}{l}\text { An Actlve-High, Level-Sensitlve TTL Compatible Input. This input is sampled on the falling edge } \\ \text { of CSB, EN high allows data to be transferred to the shadow register in the write mode or to the shift }\end{array}$ |
| register in the read mode. |  |  |  |$]$

### 3.0 Circuit Operation

The CGS410 programmable clock generator uses a crystal oscillator as a frequency reference to generate clock signals for video applications such as display systems or disk drive constant density recording. The reference may come from any source as long as input specifications are maintained. Both single-ended (CMOS) and differential clock outputs are generated. Both clock outputs are synchronized to simplify system timing. A unique combination of internal functions (such as the VCO, the crystal oscillator, a phase comparator, various programmable counters, and a readable 47-bit serial control register) allows for versatility and ease of design.

### 3.1 INTERNAL VCO OPERATION

No external VCO inductor or capacitor components are required for operation, simplifying PC board layout requirements. P counter programmability is contiguous from 1 to 16, although a $50 \%$ duty cycle will be created only if the $P$ modulus is an even number, or if the P modulus is 1 .

### 3.1.1 VCO Tuning Characterlstics

The CGS410 VCO requires an input voltage to set the proper operating frequency. The input voltage is the direct result of charge sourced or sinked off the LPF network. The function of the LPF is to convert the charge to voltage (see "Loop Filter Characteristics'). The VCO requires the input voltage to be set in the linear portion of the input range. The VCO output frequency is a function of the VCO gain (FVCO) and the range of the input voltage.
Normal, or linear VCO operation will place the input voltage range from AVDD/3 (the lowest frequency response) to approximately AVDD - 1.5 V (the highest frequency response). The linear operating range is illustrated in Figure $3-1$ with VCO output frequency (FVCO) expressed as a voltage filter input (VILTER).


TL/F/11919-3
FIGURE 3-1. Linear Operating Range
Applying an input voltage beyond the intended range will force the VCO to rail high or low. Input voltages which exceed AVDD, or go negative with respect to AGND, can damage the CGS410.

### 3.2 CRYSTAL OSCILLATOR OPERATION

The XTLIN and XTLOUT pins are used in conjunction with an external crystal, two capacitors, and two resistors to form an external oscillator tank circuit. The crystal should be a fundamental parallel mode type. XTLOUT serves as the driving source to the crystal. Consideration should be given to avoiding crystal overdrive situations. XTLOUT should
show an output waveform well within the XVDD and XGND boundary conditions. The elements forming the crystal tank should be low-leakage devices. Capacitor values (per crystal leg) will typically fall within the range of $10 \mathrm{pF}-40 \mathrm{pF}$.
The crystal oscillator divide-by-2 output may be directed to appear at the clock outputs depending on the state of the 3 to 1 MUX. On power up, both differential and CMOS__PCLK outputs will reflect half the oscillator frequency input. The XTLIN pin can be driven from a variety of sources, including ECL, TTL, or CMOS logic. Attach a coupling capacitor into the XTLIN pin when using a TTL or small-signal source (such as ECL). Please see application diagrams for details. The CGS410 may be used to genlock to an external clock source.

### 3.3 PHASE COMPARATOR OPERATION

The phase comparator compares the difference in clock edges between the internal N and R counter outputs. The difference results as either a charge source (pump-up), or charge sink (pump-down). The amount of charge is directly proportional to the phase difference (see Figure 3-2). The phase comparator controls the VCO by comparing the phase of a derived signal from a known accurate reference source such as a crystal or an external reference signal. In genlocking situations, the reference source may be a constant stream of pulses such as an external HSYNC.


The VCO-derived signal is divided by N , and applied to one phase comparator input. The R divider output serves as the other phase comparator reference input. The comparator functions as a three-state machine: providing a pump-up state when $R$ leads $N$, and a pump-down state when $N$ leads R. This situation exists only when there is a difference between the two input edges. The VCO frequency is then increased or decreased in the closed loop system. At all other times, the phase comparator is in a tri-state condition.
The direction and amount of charge on the FILTER pin is proportional to the difference in the phase comparator input edges. The charge flow is made up of correction pulses. The resulting correction pulses are converted to a voltage as dictated by the LPF network. Selection of LPF components characterizes the resulting voltage and phase response.

### 3.0 Circuit Operation (Continued)

The CGS410 allows the user to select the quantity of charge pump current and its direction. Specifying the direction of charge flow is useful in situations where an external filter and/or VCO is incorporated. See the applications section for an example. In situations where external networks lack the charge sensitivity, the amount of charge can be increased at the user's discretion.

### 3.4 PROGRAMMABLE DIVIDER OPERATION

The CGS410 has four internal dividers ( $R, N, P$, and $L$ ) which are programmed serially via the internal control register.
The $R$ (reference) divider provides a reference frequency from either a crystal or an externally generated clock source. The divisor range is contiguous and varies from 1 to 1023. The modulus selected is the direct binary equivalent loaded in the serial control register at bit locations 24-33.
The internal $\mathbf{N}$ divider provides a means of locking the VCO with a constant tuning resolution that is independent of the pixel system. Its contiguous modulus range is 2 to 16383.
The $\mathbf{P}$ (postscaling) divider provides a means of generating an output over a wide frequency range from a VCO which has a flxed frequency range. The modulus selections of the $P$ divider range from 1-16 inclusive. The modulus of this divider is programmed with serial control register bits 16-19. The PCLK outputs are square when the P modulus is $1,2,4,6,8,10,12,14$, or 16 . If the $P$ modulus is $3,5,7,9$, 11, 13, or 15, the PCLK outputs are low one less count than it is high. For example, dividing by modulus 5 would result in three counts high and two counts low.
The L (load) divider provides a means of generating a load clock by dividing the PCLK by a modulus ranging from 1-16 inclusive. The modulus of the load divider is programmed with serial control register bits 20-23. The L clock output is derived from the output of the internal MUX, so whichever output is selected by the mux will be divided by $L$. The $L$ clock can be asynchronously disabled/enabled by a serial bit. The LCLK outputs are square when the $L$ modulus is 1 , $2,4,6,8,10,12,14$, or 16 . If the $L$ modulus is $3,5,7,9,11$, 13 , or 15 , the LCLK is high one less count than it is low. For example, dividing by modulus 5 would result in three counts low and two counts high.

### 3.5 CONTROL REGISTER OPERATION

The CGS410 serial control register consists of 47 bits, each of which control various internal functions as described later in the section "Structure of the Internal Serial Control Register". All bit locations are RAM based, and are volatile during power cycling operations. The CGS410 contains an internal shadow register which directly reflects that of the serial shift register. The contents of the shadow register program the CGS410 parameters. The shadow register allows the user to write a stream of data to the serial shift register, then, for the last bit do a write followed by a transfer operation. The transferring operation allows all parameters to be loaded into the respective target registers in a single clock cycle. This ensures that changes in clocking parameters take place in a uniform manner.

Read operations are performed in the opposite sequence from that of write. Here, data is transferred from the shadow register to the serial shift register on the first bit, and serially shifted out thereafter.
Performing transfer operations is up to the discretion of the system programmer. In many instances the system may only require partial diagnostic information from the internal registers, and hence avoid a full serial transfer. This is easily accomplished by transferring the data, then shifting only that portion required for the task. The sequence can easily be repeated without adverse affects on the shadow register. Bear in mind that the first data bit written will be the first bit read-out.

### 3.5.1 System Loading Sequence

All system access to the CGS410 takes place relative to the rising or falling edge of CSB. EN and R_WB must be stable and in the desired state prior to the falling edge of CSB, while data must be present, or sampled by the system CPU during the rising edge of CSB.
Serial write operations consist of setting both ENable and R_WB low for the first N-1 bits. Transfer of serial data to the latch register occurs when writing the $\mathrm{N}^{\text {th }}$ (last) bit. On the last bit-write bus cycle, set EN high. The CGS410 will shift in the last bit then perform a transfer to the shadow register. Once the transfer takes place the PLL will immediately begin to lock to the new values.
Serial read operations consist of setting ENable low and R_WB high for all bits. However, if the programmer wishes to refresh the data in the serial shift register, a transfer operation is performed when reading the first bit. On the first bit read bus cycle, set EN high. The CGS410 will transfer all data in the shadow resister to the shift register then shift out the first valid data bit. Note that the contents of the shadow register are unchanged by the read transfer with no effect on the CGS410 internal parameters or output clocks.
The rest of the serial read operation consists of shifting data bits 2-47. Each bit becomes valid at the DATA pin after CSB goes low and then shifts on the positive edge of CSB.

### 3.5.2 Structure of the Internal Serial Control RegIster

The following describes the bit structure of the Control Register. Where applicable, all programmable registers values are loaded with the LSB first.

## Serlal BIt 1

Differential Level control. This bit sets an internal bias level to provide differential "large" (bit 1 high) or "small" (bit 0 low) signal swing. On power-up this bit is low (small signal swing).

### 3.0 Circuit Operation (Continuod)

 SHADOW REGISTER AND READ BIT 1

FIGURE 3-3. Control Register Read Operations


TL/F/11918-6
FIGURE 3-4. Control Register Write Operations


FIGURE 3-5. Control Register Architecture

### 3.0 Circuit Operation (Continued)

## Serial Bit 2

Reference Select. A logic low configures XTLIN and XTLOUT for crystal mode. A logic high configures for EXTREF. On power-up this bit is low (crystal mode).
Serial Bits 3, 4
Loop Filter Select. LSB is loaded first. Bit values are mapped by the following:

| Bit 4 | Bit 3 |  |
| :---: | :---: | :--- |
| 0 | 0 | External Mode |
| 0 | 1 | 500 kHz Reference |
| 1 | 0 | 1.5 MHz Reference |
| 1 | 1 | 5 MHz Reference |

External mode selected on power-up.

## Serial BIt 5

Load Clock (LCLK) Disable. A logic low enables LCLK. A logic high freezes the LCLK output low and disables the L counter. Note that this is different from the effects of the $L$ clock enable pin, which is a synchronous disable and which only disables the output (leaving the counter operational). LCL.K is enabled on power-up.

## Serial Bit 6

PCLK Disable. A logic low enables CMOS_PCLK output. A logic high freezes CMOS_PCLK low. CMOS_PCLK is enabled on power-up.

## Serlal Bit 7

Differential (DIFF) Out Disable. A logic low enables Differential Output. A logic high causes both differential outputs to be driven below 400 mV . DIFF out is enabled on power-up.

## Serial Bit 8

Charge Pump Output (CPO) Select. A logic low forces a $25 \mu \mathrm{~A}$ current pump. A logic high forces a $75 \mu \mathrm{~A}$ current pump. There is a $25 \mu \mathrm{~A}$ current pump on power-up.

## Serial Bit 9

Charge Pump Output (CPO) Polarity. A logic low forces a "normal" output response, i.e., the charge pump sinks current when the feedback signal ( N counter output) leads the reference signal (R counter output). A logic high forces an inverted response. CPO polarity is in normal mode on power-up.

## Serial Blt 10

Charge Pump (CPO) Disable. A logic low enables charge pump activity. A logic high Tri-States CPO activity. CPO is enabled on power-up.

## Serlal Bit 11

Voltage Controlled Oscillator (VCO) Disable. A logic low enables VCO operation. A logic high disables VCO activity. VCO is enabled on power-up.

## Serial Blt 12

External VCO Enable (XVCO_EN). A logic high enables the external VCO path. This bit is disabled on power-up.

## Serial Blt 13

Voltage Control Oscillator (VCO) Reset. A logic high resets the VCO. This means that the charge pump output is
clamped to AGND to guarantee that the loop filter is discharged. VCO reset is high (enabled) on power-up. A logic low places the VCO in normal operating mode. In order for the PLL to lock, this bit must be returned low after power-up.

## Serial Blts 14, 15

Internal clock MUX_SEL. LSB (bit 14) is loaded first. This MUX selects which clock signal is passed to the clock outputs. Bit values are mapped by the following:

| Bit 15 | Bit 14 |  |
| :---: | :---: | :--- |
| 0 | 0 | XTAL/2 Mode |
| 0 | 1 | P Counter Mode (Internal PLL) |
| 1 | 0 | External Clock Mode (Passthru) |
| 1 | 1 | XVCO Mode |

XVCO mode ( 1,1 ) is used in conjunction with bit 12, XVCO_EN to allow an external VCO to drive the N and P counters via the EXTCLK input pin. The XTAL/2 mode is selected on power-up.

## Serial Bits 16-19

$P$ counter modulus select. LSB bit 16 is loaded first. The $P$ modulus range is $1-16$ continuous. Serial bits 16-19 are loaded with the desired modulus value - 1 (i.e., $0-15$ ). $P$ counter divides by modulus 4 on power-up.

## Serial Blts 20-23

L counter modulus select. LSB bit 20 is loaded first. The L modulus range is $1-16$ continuous. Serial bits $20-23$ are loaded with the desired modulus value - 1 (i.e., $0-15$ ). L counter divides by modulus 4 on power-up.

## Serial Blts 24-33

R counter modulus. LSB (bit 24) is loaded first. The R counter divides continuously by the binary value loaded. Modulus range is 1-1023 inclusive. $R$ is initialized at 20 on power-up. Loading $R=0$ is undefined.

## Serial Blts 34-47

N counter modulus. LSB (bit 34) is loaded first. The N counter divides by the binary value loaded. Modulus range is 2-16383 inclusive. N is initialized at 120 on power-up. Loading $N=0$ or $N=1$ is undefined.

### 3.5.3 Power-Up Conditions

At power-up the control register bits are set to provide initial operating conditions as follows:

1. All clock outputs are active.
2. The differential PCLK and CMOS_PCLK outputs function at a rate of XTAL/2. The LCLK functions at a rate of XTAL/8.
3. The status of the internal register reflects the following: $N=120$
$R=20$
$P=4$ (bits $16-19=3$ )
$\mathrm{L}=4$ (bits 20-23=3)
4. All other programmable bits are low, except VCO__RPST which is set high.

### 3.0 Circuit Operation (Continued)

Note that with VCO_PST high, the charge pump output voltage is clamped to AGND. This condition will prevent the PLL from locking. Proper VCO lock operation will require the user to reset this bit.

### 3.6 LOOP FILTER CHARACTERISTICS

The function of the low pass filter (LPF) is to transform the CPO charge output into a DC voltage seen on the VCO input. A variety of LPF configurations exist. This particular architecture is suited towards a C/RC type of configuration. Figure 3-7 shows such an architecture. The desired Bode plot of gain and phase is shown in Figure 3-6 with $20 \mathrm{~dB} /$ decade slope at $\omega_{0}$ for stability at unity gain.
Capacitor $\mathrm{C}_{2}$ governs the PLL's ability to reject instantaneous bit jitter. This represents the high frequency pole. $\mathrm{R}_{1}$ and $C_{1}$ determine the low frequency zero. When $R_{1}, C_{1}$ and $\mathrm{C}_{2}$ values are properly calculated, $\omega_{0}$ will fall in the $-20 \mathrm{~dB} /$ decade flattened response and will help track out the $1 / \mathrm{f}$ noise inherent in the VCO. An added benefit is that the LPF phase response is symmetrical at this frequency. Increasing or decreasing $\mathrm{C}_{2}$ will move the high frequency pole up or down, likewise with the $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ combination. Converging and expanding the pole pairs will result in a underdamped or overdamped filter. Resistive component $R_{1}$ directiy affects this response.
Loop filter components can vary somewhat to conform to the given application requirements. Underdamping the loop response causes decreased loop stability (ultimately resulting in loop oscillation), but will decrease lock time, an advantage in applications where lock time is critical. On the other hand, overdamping the filter response leads to decreased phase noise while increasing the loop lock time.
Generally, setting $C_{2}$ at $1 / 10^{\text {th }}$ to $1 / 50^{\text {th }}$ the value of $C_{1}$ will provide reasonable loop response.
Selecting the appropriate loop filter depends on the frequency at the phase comparator. The most effective filtering ranges for the three internal filters are:

Loop Filter 1: $0.3 \mathrm{MHz}-1.0 \mathrm{MHz}(80<\mathrm{N}<500)$
Loop Filter 2: $1.0 \mathrm{MHz}-3.0 \mathrm{MHz}(30<\mathrm{N}<80)$
Loop Fllter 3: 3.0 MHz-6.0 MHz ( $15<\mathrm{N}<30$ )

Best performance (lowest phase noise) is obtained by programming $\mathrm{F}_{\text {REF }}$ to fall somewhere in the middle of any of these frequency ranges.

### 3.6.1 Loop Filter Calculations

Several constraints need to be known in order to determine the external loop filter components for external loop filter operation: the loop divide ratio ( N ), the phase comparator gain ( $K_{p}$ ), the VCO gain ( $K_{0}$ ) the loop bandwidth ( $\omega_{0}$ ), and the phase margin ( F ).
The constants for the CGS410 are as follows:
$K_{0}=500 E 6 \mathrm{rad} / \mathrm{v}$
$\mathrm{K}_{\mathrm{p}}=4 \mu \mathrm{~A} / \mathrm{rad}$ when CPO SEL (bit 8$)=0$
$12 \mu \mathrm{~A} / \mathrm{rad}$ when CPO SEL (bit 8 ) $=1$
The variable parameters for the CGS410 are as follows:

$$
\begin{aligned}
& N=N \text { counter modulus } \\
& R=R \text { counter modulus } \\
& \text { fXTAL }=\text { frequency at } X T L I N \text { pin (in } \mathrm{Hz})
\end{aligned}
$$

N is equal to the VCO frequency divided by the frequency input at $\mathrm{F}_{\text {REF }}$. The loop bandwidth ( $\omega_{0}$ ) is recommended to be about $1 / 30^{\text {th }}$ of the F REF $^{\text {frequency (times } 2 \pi}$ radians). Most users will find the following set of equations give good loop filter values for frequency synthesis applications:

$$
\begin{aligned}
& R_{1}=\left(0.23 \cdot N \bullet f_{X T A D} /\left(K_{p} \bullet K_{0} \bullet R\right)\right. \\
& C_{1}=\left(68.4 \bullet K_{p} \bullet K_{0} \bullet R^{2}\right) /\left(N \bullet f_{X T A L}{ }^{2}\right) \\
& C_{2}=C_{1} / 20
\end{aligned}
$$

The following equations can be used for different cutoff frequencies and phase margins.
For $F=57$ degrees phase margin:

$$
\begin{aligned}
& \mathrm{R}_{1}=\left(1.1 \bullet N \cdot \omega_{0}\right) /\left(\mathrm{K}_{\mathrm{p}} \bullet \mathrm{~K}_{0}\right) \\
& \mathrm{C}_{1}=\left(3 \bullet \mathrm{~K}_{\mathrm{p}} \bullet \mathrm{~K}_{0}\right) /\left(\mathrm{N} \bullet \omega_{0} 2\right) \\
& \mathrm{C}_{2}=\left(0.15 \bullet \mathrm{~K}_{\mathrm{p}} \bullet \mathrm{~K}_{0}\right) /\left(N \bullet \omega_{0} 2\right)\left(1 / 20^{\text {th }} \mathrm{C}_{1} \text { value }\right)
\end{aligned}
$$

For a phase margin other than 57 degrees:

$$
\begin{aligned}
& R_{1}=(\operatorname{Cosec} F+1) \bullet\left(N \bullet \omega_{0}\right) /\left(2 \bullet K_{p} \bullet K_{0}\right) \\
& C_{1}=(\operatorname{Tan} F) \bullet\left(2 \bullet K_{p} \bullet K_{0}\right) /\left(N \bullet \omega_{0}{ }^{2}\right) \\
& C_{2}=(\operatorname{Sec} F-\operatorname{Tan} F) \cdot\left(K_{p} \bullet K_{0}\right) /\left(N \cdot \omega_{0}{ }^{2}\right)
\end{aligned}
$$



FIGURE 3-6. Bode Plot of Loop Filter Response

### 3.0 Circuit Operation (Continued)

The values $\mathrm{R}_{1}, \mathrm{C}_{1}$ and $\mathrm{C}_{2}$ refer to the following filter configuration:


TL/F/11919-9
FIGURE 3-7. External Low Pass Filter
The above equations refer to the low pass filter loop response associated with a single phase comparator reference frequency. In many situations the CGS410 will be required to generate many output frequencies. Best performance is obtained by matching the filter to the required frequency. This may require different LPF component values for each configuration. In most instances, selection of any of the CGS410's three internal filters will satisfy the LPF requirements. A fourth option allows the use of an external configuration.
When generating a wide range of output frequencies, a phase margin of approximately 60 degrees should be maintained for a theoretically stable system. In practice, wide variation is possible. Note that the equations expressed above are functions of only $\mathrm{N}, \omega_{0}, \mathrm{~K}_{\mathrm{p}}$ and $\mathrm{K}_{0}$. PCLK output frequency is NOT included. Since the CGS410 allows the use of an external loop filter as well as three internal filters, there should always exist a configuration of counter values that will produce a quality clock output without the need to externally switch loop filter values.

### 3.7 CLOCK DEGLITCHING CONSIDERATIONS

The CGS410's automatic deglitching function ensures that the clock output pulse width will be no shorter than the briefest clock high or low time currently programmed. Deglitching the clock outputs allows the system to maintain proper state throughout the clock change cycle.
When the user loads the shadow register with a code that changes the state of serial bits 14 through 19 (the P counter modulus or the internal clock MUX select), the deglitching process is automatically initiated. The PCLK outputs are temporarily frozen and then are restarted several PCLK periods later synchronous to the new output frequency.

### 3.8 CONFIGURABLE DIFFERENTIAL OUTPUT BUFFERS

For proper operation, a $10: 1$ resistive relationship will exist between the DIFF_VOH/VOL pin loads and the PCLK differential loads. Adhering to this relationship will provide the correct voltage drive at the PCLK differential outputs.

### 3.9 TERMINATION CONSIDERATIONS

Each differential PCLK output serves as a current source to a resistive termination network. The termination network matches the characteristic impedance as seen by the PCLK system trace. Proper network component selection also bi-
ases the differential output stage to maintain the proper $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ values. The most common network uses a resistive pull-up/pull-down combination (see Figure 3-9). The combination of the resistive devices provides a DC Thevenin equivalent with a specified voltage output and load resistance.


FIGURE 3-8. Termimation
Figure 3-8 illustrates the electrical model for driving the differential PCLK outputs down a transmission line. It terminates in a Thevenin equivalent consisting of a resistance ( $\mathrm{R}_{\mathrm{L}}$ ) and a source voltage ( $\mathrm{V}_{\mathrm{J}}$ ). Modulating the output driver gate modulates the output PMOS source current (10). The combination of source current and load resistance results in an output voltage. For properly terminated systems, the characteristic impedance of the signal line $\left(Z_{V}\right)$ should closely approximate the effective $R_{L}$. When using a Thevenin equivalent circuit (see Figure 3-8), the effective $R_{L}$ is described as the open circuit voltage divided by the short circuit current:

$$
R_{L}=V_{O C} / I_{S C}=\left(R_{1} \cdot R_{2}\right) /\left(R_{1}+R_{2}\right)
$$

In addition to maintaining the proper resistance, the resistors must be selected to provide the proper $V_{L}$ for the circuit. The resistors should be selected such that $\mathrm{V}_{\mathrm{OL}}$ can be reached. $\mathrm{V}_{\mathrm{OL}}$ is the most important parameter. The following rule will apply:
$\mathrm{VL}<\mathrm{V}_{\mathrm{OL}}$, where typically $\mathrm{V}_{\mathrm{L}}=$ is $150 \mathrm{mV}-\mathbf{5 0 0} \mathrm{mV}$ below the $\mathrm{V}_{\mathrm{OL}}$.
$V_{L}$ is calculated as the open circuit voltage:

$$
V_{L}=V_{O C}=B V D D \cdot R_{2} /\left(R_{1}+R_{2}\right)
$$

In all the equations, the output PMOS source current (IO) should never exceed 21 mA .


TL/F/11919-11
FIGURE 3-9. Pull-Up/Pull-Down DC Termination
Figure 3-10 illustrates a typical termination that will assume the $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ requirements are met without overdriving the CGS410 outputs. The value of $\mathrm{V}_{\mathrm{OL}}$ must meet the requirements of the destination device. For positive ECL logic,

### 3.0 Circuit Operation (Continued)

the resistive termination is normally set to provide a voltage of 3 V . This is readily accomplished with $\mathrm{R}_{1}=220$ and $R_{2}=330$. With the control register differential level (bit 1) equal to 0 , the output $\mathrm{V}_{\mathrm{OL}}=$ BVDD ${ }^{*} 0.642 \mathrm{~V}$ or 3.21 V at BVDD $=5 \mathrm{~V}$. The $\mathrm{V}_{\mathrm{OH}}$ is typically BVDD 0.824 V or 4.12 V at $\mathrm{BVDD}=5 \mathrm{~V}$. In this example,

$$
\begin{aligned}
I_{O(M A X)} & =\left(V_{O H}-V_{V}\right) / R_{L} \\
& =(4.12-3) / 132 \\
& =9.5 \mathrm{~mA}
\end{aligned}
$$

Generation of $\mathrm{V}_{\mathrm{OH}}$ requires the maximum $\mathrm{I}_{\mathrm{O}}$. Since the CGS410 can provide up to 21 mA of output source for $\mathrm{V}_{\mathrm{OH}}$, this is well within driving specifications.


FIGURE 3-10. Typical Termination (Bit $1=0$ )
Other factors which influence the differential output response include the characteristic impedance of the line $\left(\mathrm{Z}_{\mathrm{L}}\right)$ and capacitive loads. The characteristic impedance of the "stripline" connecting the CGS410 output to the destination device input should match the Thevenin equivalent of the line termination to assure maximum power transfer, glitchfree clock outputs and reduced EMI.
Capacitive loading will affect the rise and fall times of the output waveform. The current required is: i C V/T.
Figure $3-11$ indicates typical loading parameters used for driving differential output capacitive loads for frequencies from 25 MHz to 200 MHz with a 1 V differential voltage swing. In addition, the resulting graph bases the voltage slew rate (v/t) for $1 / 10$ of the operating frequency period. The graph illustrates the fact that as the output frequency and capacitance increase, the amount of source current must also increase to maintain reasonable slew rates.


TL/F/11919-13

## FIGURE 3-11. PCLK/PCLKB Load vs. Frequency

CMOS_PCLK drive requirements vary greatly from those of the PCLK differential counterparts because the output buffer size and the output impedance are higher. Best performance is usually obtained by placing a series resistor on the output and then driving to the receiving device. Selection of the resistor is best obtained on an empirical basis. Normally, resistor sizes starting in the $10 \Omega-80 \Omega$ range provide a good start. Figure $3-10$ shows a typical termination scheme for 60-70 board impedance.

### 3.10 SYSTEM INTERFACE CONSIDERATIONS

The CGS410 data bus can be managed by a wide variety of controllers. If a serial data source is not available from the controller, external serializing circuitry, or slight bus modification may be required.
Figure 3-12 illustrates a generic hardware system implementation where the CGS410 control signals are qualified through a memory map. In this example, the CGS410 is mapped into two address locations. This particular mapping scheme allows:

1) typical read/write operations to execute through one mapped port,
2) transfer operations to execute through the second mapped port (see Figure 3-12).
Depending on the system configuration, CGS410 control signals such as R_WB may be connected directiy to a qualified CPU strobe R/W~. In this example, the system bus data line zero D[0] serves as the DATA port of the CGS410. The control signal EN may be derived from address decode select logic, and can maintain any state during non-CGS410 accesses.
The control signal CSB requires the greatest attention because it is the CGS410's clocking agent. Care must be taken to ensure that no activity takes place on this input during non-CGS410 accesses. Note that when this input is strobed, all control and data present at the CGS410 must conform to the respective rising and falling edges of this signal as specified in the timing diagrams in this data sheet. CSB may be generated from a variety of system sources. A qualified CPU WAIT may serve as one source. Other timing requirements may need a timing generator (such as a twostate machine) to generate CSB.

## 3．0 Circuit Operation（Continued）



TL／F／11919－14
FIGURE 3－12．Serial Interface Example


TL／F／11919－15
FIGURE 3－13．Minimum Cost，＜80 MHz CGS410 Implementation

## 3．11 APPLICATIONS

Many applications exist which can use the synthesized clock capability of the CGS410．Because of the CMOS na－ ture of the device，it can maintain high frequency clock rates while consuming little current．This allows use of the CGS410 in battery powered systems．
Application requirements for the CGS410 are largely dictat－ ed by the user．Figure 3－13 illustrates a low cost implemen－ tation．Pulling the PCLK outputs to BVDD will turn the out－ puts off．In this configuration，DIFF＿VOH and DIFF＿＿VOL are also tied to BVDD．CMOS＿PCLK serves as the fre－
quency output source．Note also that all LCLK，EXTCLK， FILTER and crystal functions can be modified to address the needs of the application．
Figure $3-14$ shows the common clock drive requirements for a video－based system．The CGS410 provides all clocking sources．LCLK provides a synchronized low－frequency sub－ multiple of PCLK for driving the RAMDAC load data require－ ments．In addition，LCLK can easily be used to drive the respective frame buffer array which clocks the display data． The Load Clock Enable（LCLK＿EN）can be used to disable load clock pulses during screen blanking intervals．

### 3.0 Circuit Operation (Continued)



TL/F/11919-16
FIGURE 3-14. Common Video Application
Genlock applications allow one system to synchronize its clocking system to an external source of clocking pulses. In most instances, the external source is asynchronous to the receiving system. In this example (Figure 3-15), the XTLIN is driven from an external HSYNC source. Care must be taken to ensure that the respective $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels of HSYNC always fall within the XTLIN required input levels. Additional modification of HSYNC may be necessary to ensure that no over or under shoot conditions occur. The HSYNC frequency input is then passed to the internal $R$ (or reference) divider. R is normally set to a divide by one in these applications. The PLL is referenced to and locks on the incoming HSYNC. This configuration requires that an HSYNC signal is always present to ensure that the loop will remain locked. XTLIN is negative edge triggered.


TL/F/11919-17
FIGURE 3-15. Primary Loop GENLOCK Configuration
Figure 3-16 shows the Pierce Oscillator configuration when using an external crystal. The feedback resistor placed between XTLIN and XTLOUT biases the input. The additional resistor in the diagram serves to limit the amount of power dissipated by the crystal. This value is based upon crystal drive specifications. In most circumstances this resistor is not required. The two capacitors off the crystal leg serve to form the crystal tank. These components, combined with the electrical function of the crystal, form the additional 180 degree phase shift required for oscillation.


TL/F/11919-18
FIGURE 3-16. Crystal Configuration

Component values depend on the crystal manufacturer specifications. $\mathrm{C}_{\mathrm{XI}}$ and $\mathrm{C}_{\mathrm{XO}}$ will typically range from 10 pF to 30 pF . Resistor $\mathrm{RXL}_{\mathrm{XL}}$ limits the amount of current flow into the external crystal tank RXL is usually between $100 \Omega$ and $600 \Omega$. In many instances this component may be eliminated. The feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) biases the internal inverter so proper oscillation can take place. Recommended values are from 10k to 100k.
In systems where the lowest possible phase noise is required, a high-Q, external VCO may be implemented. An example is illustrated in Figure 3-17. Here the CGS410 provides the phase comparison, the first stage charge pump output, and the user programmable divider circuitry. In these types of configurations, EXTCLK can be driven with a small sinusoidal input. EXTCLK is capacitively coupled, while the VCO is DC terminated. An external OP-AMP such as National Semiconductor's LM324 provides the additional VCO voltage input range required. In this example, the OPAMP is biased by the resistor divider. In most instances, the voltage present on the OP-AMP "+" input is half the OP. AMP source voltage. The OP-AMP feedback consists of a C/RC network which provides the voltage input characteristics of the VCO.


FIGURE 3-17. CGS410 Using an External
Loop Filter and VCO
The designer may drive the CGS410 XTLIN in a variety of configurations. In most instances XTLIN is capacitively coupled to remove any DC effects from the source. Typical capacitor values will vary depending on the frequency and desired waveform at the XTLIN input. In most instances this value ranges from several hundred pF up to approximately 0.01 f (See Figure 3-18).


TL/F/11919-20
FIGURE 3-18. External XTLIN Drive Options

### 3.0 Circuit Operation (Continued)

3.12 INPUT/OUTPUT STRUCTURES

XTLIN/XTLOUT
(REF_SEL = 1)


XTLIN/XTLOUT
(REF_SEL $=0$ )



TL/F/11919-25


TL/F/11919-27


### 4.0 Device Specifications

4.1 ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

If Military/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VD)
-0.5 V to +6.3 V
DC Input Voltage (VIN)
DC Output Voltage (VOUT)
Clamp Diode Current (IIK, IOK)
DC Output Current, per pin (IDD)
DC V ${ }_{D D}$ or GND Current, per Pin (IDD) +70 mA
Storage Temperature Range (TSTG) $\quad-165^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation (PD) 500 mW
Lead Temperature (TL) (Soldering, 10 sec .) $260^{\circ} \mathrm{C}$
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified, all voltages are referenced to ground.

### 4.2 RECOMMENDED OPERATING CONDITIONS

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VDD) | 4.75 | 5.25 | V |
| DC Input or Output Voltage ( $V_{\text {IN }}, V_{\text {OUT }}$ ) | 0 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| VCO Frequency (fvco) | 65 | 135 | MHz |
| Crystal Frequency (fxTU) (Note 3) |  | 35 | MHz |
| Differential PCLK Frequency (fPCLK) |  | 135 | MHz |
| CMOS PCLK Frequency (fCMOS) |  | 65 | MHz |
| LCLK Frequency (flCLK) |  | 65 | MHz |

Note 3: Crystal should be parallel mode, fundamental type.
This specification also applies to externally driven references.
4.3 DC ELECTRICAL CHARACTERISTICS $V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified


### 4.0 Device Specifications (Continued)

4.3 DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified (Continued)

| Symbol | Parameter | Pin Name | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISINK | Charge Pump Sink Current | FILTER | CPO__SEL $=0$ (4) | 15 | 25 | 35 | $\mu \mathrm{A}$ |
|  |  |  | CPO_SEL = 1 ${ }^{(4)}$ | 50 | 75 | 120 | $\mu \mathrm{A}$ |
| IDD | Maximum Supply Current | DVDD, BVDD, XVDD, and AVDD | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}(5)$ |  | 45 |  | mA |

Note 1: 50 Load to BVDD - 2 V
Note 2: 50 Load to BVDD - 3V
Note 3: BVDD $=5.0 \mathrm{~V}$
Note 4: AVDD $=5.0 \mathrm{~V}$
Note 5: PCLK and PCLKB terminated with 50 to BVDD - 2 V DIFF_VOH and DIFF_VOL terminated with 500 to BVDD - 2 V DIFF Level (Bit 0 ) $=0$
4.4 AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | R_WB Setup to CSB Falling Edge |  | 0 |  |  | ns |
| $\mathrm{t}_{2}$ | R__WB Hold from CSB Falling Edge |  | 10 |  |  | ns |
| $\mathrm{t}_{3}$ | CSB low time (while writing data) |  | TBD | 10 |  | ns |
| $\mathrm{t}_{4}$ | CSB high time (while writing data) |  | TBD | 10 |  | ns |
| $\mathrm{t}_{5}$ | CSB asserted to Read Data Bus Driven (Note 1) |  | 8 |  |  | ns |
| $\mathrm{t}_{6}$ | CSB Asserted to Valid Read Data (Note 1) |  |  |  | 40 | ns |
| $\mathrm{t}_{7}$ | CSB Negated to Read Data TRI-STATE |  |  |  | 15 | ns |
| $\mathrm{t}_{8}$ | Write Data Setup to CSB Rising Edge |  | 15 |  |  | ns |
| $\mathrm{tg}_{9}$ | Write Data hold from CSB rising edge |  | 0 |  |  | ns |
| $\mathrm{t}_{10}$ | EN Setup to CSB Falling Edge |  | 0 |  |  | ns |
| $t_{11}$ | EN Hold from CSB Falling Edge |  | 10 |  |  | ns |
| $\mathrm{t}_{12}$ | LCLK_EN Setup to LCLK Rising Edge |  |  | 6 |  | ns |
| $\mathrm{t}_{13}$ | LCLK_EN Hold from LCLK Rising Edge |  |  | -4 |  | ns |
| $\mathrm{t}_{14}$ | Skew from CMOS PLCK Rising Edge to LCLK Rising Edge |  |  | 4 |  | ns |
| $\mathrm{t}_{15}$ | Skew from CMOS PLCK Rising Edge to LCLK Falling Edge |  |  | 5 |  | ns |
| $t_{16}$ | Skew from DIFF PCLK Rising Edge to LCLK Rising Edge |  |  | 3 |  | ns |
| $\mathrm{t}_{17}$ | Skew from DIFF PCLK rising edge to LCLK falling edge |  |  | 4 |  | ns |

Note 1: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on DATA pin.
4.5 TIMING ISSUES


TL/F/11910-29
Note: In the system read cycle EN, R__WB and CSB are measured at 1.3 V threshold voltage. DATA is a CMOS compatible output.
FIGURE 4-1. System Read TIming Specification

### 4.0 Device Specifications



TL./F/11919-30
Note: In the system write cycle EN, R_WB and CSB are measured at 1.3 V threshold voltage. DATA is a TTL compatible input. FIGURE 4-2. System Write Timing Specification


FIGURE 4-3. LCLK_EN TIming Specification


TL/F/11919-32
FIGURE 4-4. CMOS PCLK Output Skew TIming Specification


TL/F/11918-33
FIGURE 4-5. DIFF PCLK Output Skew TIming Specification

## LM1881 Video Sync Separator

## General Description

The LM1881 Video sync separator extracts timing information including composite and vertical sync, burst/back porch timing, and odd/even field information from standard negative going sync NTSC, PAL*, and SECAM video signals with amplitude from 0.5 V to 2 V p-p. The integrated circuit is also capable of providing sync separation for non-standard, faster horizontal rate video signals. The vertical output is produced on the rising edge of the first serration in the vertical sync period. A default vertical output is produced after a time delay if the rising edge mentioned above does not occur within the externally set delay period, such as might be the case for a non-standard video signal.

## Features

- AC coupled composite input signal
- $>10 \mathrm{k} \Omega$ input resistance

■ <10 mA power supply drain current

- Composite sync and vertical outputs
- Odd/even field output

■ Burst gate/back porch output

- Horizontal scan rates to 150 kHz

■ Edge triggered vertical output

- Default triggered vertical output for non-standard video signal (video games-home computers)


## Connection Diagram



Absolute Maximum Ratings
If Military/Aerospace specifled devices are required,
please contact the Natlonal Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage
13.2 V

Input Voltage
$3 \mathrm{Vpp}\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\right)$ $6 \mathrm{Vpp}\left(\mathrm{V}_{\mathrm{cc}} \geq 8 \mathrm{~V}\right)$
Output Sink Currents; Pins 1, 3, 5
Output Sink Current; Pin 7
Package Dissipation (Note 1)
Operating Temperature Range

| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| ESD Susceptibility (Note 2) | 2 kV |
| Soldering Information |  |
| Dual-In-Line Package (10 sec.) |  |
| Small Outline Package <br> $\quad$ Vapor Phase ( 60 sec.) | $260^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 sec.) | $215^{\circ} \mathrm{C}$ |
| See AN-450 "Surface Mounting Methods and their Effect on |  |
| Product Reliability" for other methods of soldering surface |  |
| mount devices. |  |

## Electrical Characteristics

$V_{C C}=5 \mathrm{~V}$; Rset $=680 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; Unless otherwise specified

| Parameter | Conditions |  | Typ | Tested Limit (Note 3) | Design Limit (Note 4) | Units <br> (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | Outputs at Logic 1 | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=12 V \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ |  | mAmax <br> mAmax |
| DC Input Voltage | Pin 2 |  | 1.5 | $\begin{aligned} & 1.3 \\ & 1.8 \end{aligned}$ |  | Vmin <br> Vmax |
| Input Threshold Voltage | Note 5 |  | 70 | $\begin{aligned} & 55 \\ & 85 \end{aligned}$ |  | mVmin mVmax |
| Input Discharge Current | Pin 2; $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}$ |  | 11 | $\begin{gathered} 6 \\ 16 \end{gathered}$ |  | $\mu$ Amin $\mu$ Amax |
| Input Clamp Charge Current | Pin 2; $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}$ |  | 0.8 | 0.2 |  | mAmin |
| RSET Pin Reference Voltage | Pin 6; Note 6 |  | 1.22 | $\begin{aligned} & 1.10 \\ & 1.35 \end{aligned}$ |  | Vmin <br> Vmax |
| Composite Sync. \& Vertical Outputs | $\text { IOUT }=40 \mu \mathrm{~A} ;$ <br> Logic 1 $\mathrm{I} \text { OUT }=1.6 \mathrm{~mA}$ <br> Logic 1 | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=12 \mathrm{~V} \end{aligned}$ | 4.5 | $\begin{gathered} 4.0 \\ 11.0 \\ \hline \end{gathered}$ |  | Vmin <br> Vmin |
|  |  | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=12 V \end{aligned}$ | 3.6 | $\begin{gathered} 2.4 \\ 10.0 \\ \hline \end{gathered}$ |  | Vmin Vmin |
| Burst Gate \& Odd/Even Outputs | $\text { IOUT }=40 \mu \mathrm{~A} \text {; }$ <br> Logic 1 | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=12 V \end{aligned}$ | 4.5 | $\begin{gathered} 4.0 \\ 11.0 \\ \hline \end{gathered}$ |  | Vmin <br> Vmin |
| Composite Sync. Output | I $\mathrm{OUT}=-1.6 \mathrm{~mA}$; Logic 0 ; Pin 1 |  | 0.2 | 0.8 |  | Vmax |
| Vertical Sync. Output | IOUT $=-1.6 \mathrm{~mA}$; Logic $0 ; \operatorname{Pin} 3$ |  | 0.2 | 0.8 |  | Vmax |
| Burst Gate Output | IOUT $=-1.6 \mathrm{~mA} ;$ Logic $0 ; \operatorname{Pin} 5$ |  | 0.2 | 0.8 |  | Vmax |
| Odd/Even Output | IOUT $=-1.6 \mathrm{~mA}$; Logic $0 ; \operatorname{Pin} 7$ |  | 0.2 | 0.8 |  | Vmax |
| Vertical Sync Width |  |  | 230 | $\begin{array}{r} 190 \\ 300 \\ \hline \end{array}$ |  | $\mu$ smin $\mu$ smax |
| Burst Gate Width | $2.7 \mathrm{k} \Omega$ from Pin 5 to $\mathrm{V}_{\mathrm{CC}}$ |  | 4 | $\begin{aligned} & 2.5 \\ & 4.7 \\ & \hline \end{aligned}$ |  | $\mu$ smin $\mu$ smax |
| Vertical Default Time | Note 7 |  | 65 | $\begin{aligned} & 32 \\ & 90 \\ & \hline \end{aligned}$ |  | $\mu$ smin $\mu$ smax |

Note 1: For operation in ambient temperatures above $25^{\circ} \mathrm{C}$, the device must be derated based on a $150^{\circ} \mathrm{C}$ maximum junction temperature and a package thermal resistance of $110^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient.
Note 2: ESD susceptibility test uses the "human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor".
Note 3: Typicals are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Tested Limits are guaranteed to National's AOQL. (Average Outgoing Quality Level).
Note 5: Relative difference between the input clamp voltage and the minimum input voltage which produces a horizontal output pulse.
Note 6: Careful attention should be made to prevent parasitic capacitance coupling from any output pin (Pins 1, 3,5, and 7) to the RSET pin (Pin 6).
Note 7: Delay time between the start of vertical sync (at input) and the vertical output pulse.

## Typical Performance Characteristics





Burst/Black Level Gate Time vs Rset


Supply Current vs Supply Voltage


TL/H/9150-2

## Application Notes

The LM1881 is designed to strip the synchronization signals from composite video sources that are in, or similar to, the N.T.S.C. format. Input signals with positive polarity video (increasing signal voltage signifies increasing scene brightness) from $0.5 \mathrm{~V}(p-p)$ to $2 \mathrm{~V}(p-p)$ can be accommodated. The LM1881 operates from a single supply voltage between 5 V DC and 12V DC. The only required external components beside power supply and set current decoupling are the input coupling capacitor and a single resistor that sets internal current levels, allowing the LM1881 to be adjusted for source signals with line scan frequencies differing from 15.734 kHz . Four major sync signals are available from the I/C: composite sync including both horizontal and vertical scan timing information; a vertical sync pulse; a burst gate or back porch clamp pulse; and an odd/even output. The odd/even output level identifies which video field of an interlaced video source is present at the input. The outputs from the LM1881 can be used to gen-lock video camera/VTR signals with graphics sources, provide identification of video fields for memory storage, recover suppressed or contaminated sync signals, and provide timing references for the extraction of coded or uncoded data on specific video scan lines.
To better understand the LM1881 timing information and the type of signals that are used, refer to Figure 2(a-e) which shows a portion of the composite video signal from the end of one field through the beginning of the next field.

## COMPOSITE SYNC OUTPUT

The composite sync output, Figure 2(b), is simply a reproduction of the signal waveform below the composite video black level, with the video completely removed. This is obtained by clamping the video signal sync tips to 1.5 V DC at Pin 2 and using a comparator threshold set just above this voltage to strip the sync signal, which is then buffered out to Pin 1. The threshold separation from the clamped sync tip is nominally 70 mV which means that for the minimum input level of 0.5 V ( $p-\mathrm{p}$ ), the clipping level is close to the halfway point on the sync pulse amplitude (shown by the dashed line on Figure 2(a)). This threshold separation is independent of the signal amplitude, therefore, for a 2 V ( $p-\mathrm{p}$ ) input the clipping level occurs at $11 \%$ of the sync pulse amplitude. The charging current for the input coupling capacitor is 0.8 mA , whereas the discharge current is only $11 \mu \mathrm{~A}$, typically. This allows relatively small capacitor values to be used- $0.1 \mu \mathrm{~F}$ is generally recommended.
Normally the signal source for the LM1881 is assumed to be clean and relatively noise-free, but some sources may have excessive video peaking, causing high frequency video and chroma components to extend below the black level reference. Some video discs keep the chroma burst pulse present throughout the vertical blanking period so that the burst actually appears on the sync tips for three line periods instead of at black level. A clean composite sync signal can be generated from these sources by filtering the input signal. When the source impedance is low, typically $75 \Omega$, a $620 \Omega$ resistor in series with the source and a 510 pF capacitor to ground will form a low pass filter with a corner frequency of 500 kHz . This bandwidth is more than sufficient to pass the sync pulse portion of the waveform; however, any subcarrier content in the signal will be attenuated by almost 18 dB , effectively taking it below the comparator threshold. Filtering will also help if the source is contaminated with thermal noise. The output waveforms will become delayed
from between 40 ns to as much as 200 ns due to this filter. This much delay will not usually be significant but it does contribute to the sync delay produced by any additional signal processing. Since the original video may also undergo processing, the need for time delay correction will depend on the total system, not just the sync stripper.

## VERTICAL SYNC OUTPUT

A vertical sync output is derived by internally integrating the composite sync waveform (Figure 3). To understand the generation of the vertical sync pulse, refer to the lower left hand section Figure 3. Note that there are two comparators in the section. One comparator has an internally generated voltage reference called $\mathrm{V}_{1}$ going to one of its inputs. The other comparator has an internally generated voltage referance called $\mathrm{V}_{2}$ going to one of its inputs. Both comparators have a common input at their noninverting input coming from the internal integrator. The internal integrator is used for integrating the composite sync signal. This signal comes from the input side of the composite sync buffer and are positive going sync pulses. The capacitor to the integrator is internal to the LM1881. The capacitor charge current is set by the value of the external resistor $\mathrm{R}_{\text {set }}$. The output of the integrator is going to be at a low voltage during the normal horizontal lines because the integrator has a very short time to charge the capacitor, which is during the horizontal sync period. The equalization pulses will keep the output voltage of the integrator at about the same level, below the $\mathrm{V}_{1}$. During the vertical sync period the narrow going positive pulses shown in Figure 2 is called the serration pulse. The wide negative portion of the vertical sync period is called the vertical sync pulse. At the start of the vertical sync period, before the first Serration pulse occurs, the integrator now charges the capacitor to a much higher voltage. At the first serration pulse the integrator output should be between $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. This would give a high level at the output of the comparator with $\mathrm{V}_{1}$ as one of its inputs. This high is clocked into the "D" flip-flop by the falling edge of the serration pulse (remember the sync signal is inverted in this section of the LM1881). The " $Q$ " output of the " $D$ " flip-flop goes through the OR gate, and sets the R/S flipflop. The output of the R/S flip-flop enables the internal oscillator and also clocks the ODD/EVEN "D" flip-flop. The ODD/EVEN field pulse operation is covered in the next section. The output of the oscillator goes to a divide by 8 circuit, thus resetting the R/S flip-flop after 8 cycles of the oscillator. The frequency of the oscillator is established by the internal capacitor going to the oscillator and the external $R_{\text {set }}$. The " $\bar{Q}$ " output of the R/S flip-flop goes to pin 3 and is the actual vertical sync output of the LM1881. By clocking the " $D$ " flip-flop at the start of the first serration pulse means that the vertical sync output pulse starts at this point in time and lasts for eight cycles of the internal oscillator as shown in Figure 2.
How $\mathbf{R}_{\text {set }}$ affects the integrator and the internal oscillator is shown under the Typical Performance Characteristics. The first graph is " $\mathrm{R}_{\text {set }}$ Value Selection vs Vertical Serration Pulse Separation". For this graph to be valid, the vertical sync pulse should last for at least $85 \%$ of the horizontal half line ( $47 \%$ of a full horizontal line). A vertical sync pulse from any standard should meet this requirement; both NTSC and PAL do meet this requirement (the serration pulse is the remainder of the period, $10 \%$ to $15 \%$ of the horizontal

## Application Notes (Continued)



TL/H/9150-3
FIGURE 2. (a) Composite Video; (b) Composite Sync; (c) Vertical Output Pulse;
(d) Odd/Even Field Index; (e) Burst Gate/Back Porch Clamp


## Application Notes (Continued)

half line). Remember this pulse is a positive pulse at the integrator but negative in Figure 2. This graph shows how long it takes the integrator to charge its internal capacitor above $\mathrm{V}_{1}$.
WITH $\mathrm{R}_{\text {set }}$ too large the charging current of the integrator will be too small to charge the capacitor above $\mathrm{V}_{1}$, thus there will be no vertical synch output pulse. As mentioned above, $R_{\text {set }}$ also sets the frequency of the internal oscillator. If the oscillator runs too fast its eight cycles will be shorter than the vertical sync portion of the composite sync. Under this condition another vertical sync pulse can be generated on one of the later serration pulses after the divide by 8 circuit resets the R/S flip-flop. The first graph also shows the minimum $\mathbf{R}_{\text {set }}$ necessary to prevent a double vertical pulse, assuming that the serration pulses last for only three full horizontal line periods (six serration pulses for NTSC). The actual pulse width of the vertical sync pulse is shown in the "Vertical Pulse Width vs $\mathrm{R}_{\text {set" }}$ graph. Using NTSC as an example, lets see how these two graphs relate to each other. The Horizontal line is $64 \mu \mathrm{~s}$ long, or $32 \mu \mathrm{~s}$ for a horizontal half line. Now round this off to $30 \mu \mathrm{~s}$. In the " $\mathrm{R}_{\text {set }}$ Value Selection vs Vertical Serration Pulse Separation" graph the minimum resistor value for $30 \mu \mathrm{~s}$ serration pulse separation is about $550 \mathrm{k} \Omega$. Going to the "Vertical Pulse Width vs $\mathrm{R}_{\text {set" }}$ graph one can see that $550 \mathrm{k} \Omega$ gives a vertical pulse width of about $180 \mu \mathrm{~s}$, the total time for the vertical sync period of NTSC (3 horizontal lines). A $550 \mathrm{k} \Omega$ will set the internal oscillator to a frequency such that eight cycles gives a time of $180 \mu \mathrm{~s}$, just long enough to prevent a double vertical sync pulse at the vertical sync output of the LM1881.
The LM1881 also generates a default vertical sync pulse when the vertical sync period is unusually long and has no serration pulses. With a very long vertical sync time the integrator has time to charge its internal capacitor above the voltage level $\mathrm{V}_{2}$. Since there is no falling edge at the end of a serration pulse to clock the "D" flip-flop, the only high signal going to the OR gate is from the default comparator when output of the integrator reaches $\mathrm{V}_{2}$. At this time the R/S flip-flop is toggled by the default comparator, starting the vertical sync pulse at pin 3 of the LM1881. If the default vertical sync period ends before the end of the input vertical sync period, then the falling edge of the vertical sync (positive pulse at the "D" flip-flop) will clock the high output from the comparator with $V_{1}$ as a reference input. This will retrigger the oscillator, generating a second vertical sync output pulse. The "Vertical Default Sync Delay Time vs Ret" graph shows the relationship between the $\mathrm{R}_{\text {set }}$ value and the delay time from the start of the vertical sync period before the default vertical sync pulse is generated. Using the NTSC example again the smallest resistor for $\mathrm{R}_{\text {set }}$ is 500 $k \Omega$. The vertical default time delay is about $50 \mu \mathrm{~s}$, much longer than the $30 \mu \mathrm{~s}$ serration pulse spacing.
A common question is how can one calculate the required $R_{\text {set }}$ with a video timing standard that has no serration pulses during the vertical blanking. If the default vertical sync is to be used this is a very easy task. Use the "Vertical Default

Sync Delay Time vs $\mathrm{R}_{\text {set" }}$ graph to select the necessary $\mathrm{R}_{\text {set }}$ to give the desired delay time for the vertical sync output signal. If a second pulse is undesirable, then check the "Vertical Pulse Width vs $\mathrm{R}_{\text {set }}$ " graph to make sure the vertical output pulse will extend beyond the end of the input vertical sync period. In most systems the end of the vertical sync period may be very accurate. In this case the preferred design may be to start the vertical sync pulse at the end of the vertical sync period, similar to starting the vertical sync pulse after the first serration pulse. A VGA standard is to be used as an example to show how this is done. In this standard a horizontal line is $32 \mu$ s long. The vertical sync period is two horizontal lines long, or $64 \mu \mathrm{~s}$. The vertical default sync delay time must be longer than the vertical sync period of $64 \mu \mathrm{~s}$. In this case $\mathrm{R}_{\text {set }}$ must be larger than $680 \mathrm{k} \Omega$. $R_{\text {set }}$ must still be small enough for the output of the integrator to reach $\mathrm{V}_{1}$ before the end of the vertical period of the input pulse. The first graph can be used to confirm that $\mathrm{R}_{\text {set }}$ is small enough for the integrator. Instead of using the vertical serration pulse separation, use the actual pulse width of the vertical sync period, or $64 \mu \mathrm{~s}$ in this example. This graph is linear, meaning that a value as large as $2.7 \mathrm{M} \Omega$ can be used for $R_{\text {set }}$ (twice the value as the maximum at $30 \mu \mathrm{~s}$ ). Due to leakage currents it is advisable to keep the value of $\mathrm{R}_{\text {set }}$ under $2.0 \mathrm{M} \Omega$. In this example a value of $1.0 \mathrm{M} \Omega$ is selected, well above the minimum of $680 \mathrm{k} \Omega$. With this value for $\mathrm{R}_{\text {set }}$ the pulse width of the vertical sync output pulse of the LM1881 is about $340 \mu \mathrm{~s}$.

## ODD/EVEN FIELD PULSE

An unusual feature of LM1881 is an output level from Pin 7 that identifies the video field present at the input to the LM1881. This can be useful in frame memory storage applications or in extracting test signals that occur only in alternate fields. For a composite video signal that is interlaced, one of the two fields that make up each video frame or picture must have a half horizontal scan line period at the end of the vertical scan-i.e., at the bottom of the picture. This is called the "odd field" or "field 1". The "even field" or "field 2" has a complete horizontal scan line at the end of the field. An odd field starts on the leading edge of the first equalizing pulse, whereas the even field starts on the leading edge of the second equalizing pulse of the vertical retrace interval. Figure 2(a) shows the end of the even field and the start of the odd field.
To detect the odd/even fields the LM1881 again integrates the composite sync waveform (Figure 3). A capacitor is charged during the period between sync pulses and discharged when the sync pulse is present. The period between normal horizontal sync pulses is enough to allow the capacitor voltage to reach a threshold level of a comparator that clears a flipflop which is also being clocked by the sync waveform. When the vertical interval is reached, the shorter integration time between equalizing pulses prevents this

## Application Notes (Continued)

threshold from being reached and the Q output of the flipflop is toggled with each equalizing pulse. Since the half line period at the end of the odd field will have the same effect as an equalizing pulse period, the Q output will have a different polarity on successive fields. Thus by comparing the $\mathbf{Q}$ polarity with the vertical output pulse, an odd/even field index is generated. Pin 7 remains low during the even field and high during the odd field.

## BURST/BACKPORCH OUTPUT PULSE

In a composite video signal, the chroma burst is located on the backporch of the horizontal blanking period. This period, approximately $4.8 \mu$ s long, is also the black level reference for the subsequent video scan line. The LM1881 generates a pulse at Pin 5 that can be used either to retrieve the chroma burst from the composite video signal (thus providing a subcarrier synchronizing signal) or as a clamp for the DC restoration of the video waveform. This output is obtained simply by charging an internal capacitor starting on the trailing edge of the horizontal sync pulses. Simultaneously the output of Pin 5 is pulled low and held until the capacitor charge circuit times out-4 $\mu$ s later. A shorter output burst gate pulse can be derived by differentiating the burst output using a series C-R network. This may be necessary in applications which require high horizontal scan rates in combination with normal ( $60-120 \mathrm{~Hz}$ ) vertical scan rates.

## APPLICATIONS

Apart from extracting a composite sync signal free of video information, the LM1881 outputs allow a number of interesting applications to be developed. As mentioned above, the burst gate/backporch clamp pulse allows DC restoration of the original video waveform for display or remodulation on an R.F. carrier, and retrieval of the color burst for color synchronization and decoding into R.G.B. components. For frame memory storage applications, the odd/even field level allows identification of the appropriate field ensuring the correct read or write sequence. The vertical pulse output is particularly useful since it begins at a precise time-the rising edge of the first vertical serration in the sync waveform. This means that individual lines within the vertical blanking period (or anywhere in the active scan line period) can easily be extracted by counting the required number of transitions in the composite sync waveform following the start of the vertical output pulse.
The vertical blanking interval is proving popular as a means to transmit data which will not appear on a normal T.V. receiver screen. Data can be inserted beginning with line 10 (the first horizontal scan line on which the color burst appears) through to line 21 . Usually lines 10 through 13 are not used which leaves lines 14 through 21 for inserting signals, which may be different from field to field. In the U.S., line 19 is normally reserved for a vertical interval reference
signal (VIRS) and line 21 is reserved for closed caption data for the hearing impaired. The remaining lines are used in a number of ways. Lines 17 and 18 are frequently used during studio processing to add and delete vertical interval test signals (VITS) while lines 14 through 18 and line 20 can be used for Videotex/Teletext data. Several institutions are proposing to transmit financial data on line 17 and cable systems use the available lines in the vertical interval to send decoding data for descrambler terminals.
Since the vertical output pulse from the LM1881 coincides with the leading edge of the first vertical serration, sixteen positive or negative transitions later will be the start of line 14 in either field. At this point simple counters can be used to select the desired line(s) for insertion or deletion of data.

## VIDEO LINE SELECTOR

The circuit in Figure 4 puts out a single video line according to the binary coded information applied to line select bits b0-b7. A line is selected by adding two to the desired line number, converting to a binary equivalent and applying the result to the line select inputs. The falling edge of the LM1881's vertical pulse is used to load the appropriate number into the counters (MM74C193N) and to set a start count latch using two NAND gates. Composite sync transitions are counted using the borrow out of the desired number of counters. The final borrow out pulse is used to turn on the analog switch (CD4066BC) during the desired line. The falling edge of this signal also resets the start count latch, thereby terminating the counting.
The circuit, as shown, will provide a single line output for each field in an interlaced video system (television) or a single line output in each frame for a non-interlaced video system (computer monitor). When a particular line in only one field of an interlaced video signal is desired, the odd/ even field index output must be used instead of the vertical output pulse (invert the field index output to select the odd field). A single counter is needed for selecting lines 3 to 14; two counters are needed for selecting lines 15 to 253; and three counters will work for up to 2046 lines. An output buffer is required to drive low impedance loads.

## MULTIPLE CONTIGUOUS VIDEO LINE SELECTOR WITH BLACK LEVEL RESTORATION

The circuit in Figure 5 will select a number of adjoining lines starting with the line selected as in the previous example. Additional counters can be added as described previously for either higher starting line numbers or an increased number of contiguous output lines. The back porch pulse output of the LM1881 is used to gate the video input's black level through a low pass filter ( $10 \mathrm{k} \Omega, 10 \mu \mathrm{~F}$ ) providing black level restoration at the video output when the output selected line(s) is not being gated through.

## Typical Applications



TL/H/9150-5
FIGURE 4. Video Line Selector


FIGURE 5. Multiple Contiguous Video Line Selector With Black Level Restoration

## 54ACT/74ACT715•LM1882 54ACT/74ACT715-R•LM1882-R Programmable Video Sync Generator

## General Description

The 'ACT715/LM1882 and 'ACT715-R/LM1882-R are 20 -pin TTL-input compatible devices capable of generating Horizontal, Vertical and Composite Sync and Blank signals for televisions and monitors. All pulse widths are completely definable by the user. The devices are capable of generating signals for both interlaced and noninterlaced modes of operation. Equalization and serration pulses can be introduced into the Composite Sync signal when needed.
Four additional signals can also be made available when Composite Sync or Blank are used. These signals can be used to generate horizontal or vertical gating pulses, cursor position or vertical Interrupt signal.
These devices make no assumptions concerning the system architecture. Line rate and field/frame rate are all a function of the values programmed into the data registers, the status register, and the input clock frequency.
The 'ACT715/LM1882 is mask programmed to default to a Clock Disable state. Bit 10 of the Status Register, Register 0 , defaults to a logic " 0 ". This facilitates (re)programming before operation.
The 'ACT715-R/LM1882-R is the same as the 'ACT715/LM1882 in all respects except that the
'ACT715-R/LM1882-R is mask programmed to default to a Clock Enabled state. Bit 10 of the Status Register defaults to a logic " 1 ". Although completely (re)programmable, the 'ACT715-R/LM1882-R version is better suited for applications using the default 14.31818 MHz RS- 170 register values. This feature allows power-up directly into operation, following a single CLEAR pulse.

## Features

- Maximum Input Clock Frequency > 130 MHz
- Interlaced and non-interlaced formats available
- Separate or composite horizontal and vertical Sync and Blank signals available
- Complete control of pulse width via register programming
- All Inputs are TTL compatible
- 8 mA drive on all outputs
- Default RS170/NTSC values mask programmed into registers
- 4 KV minimum ESD immunity
- 'ACT715-R/LM1882-R is mask programmed to default to a Clock Enable state for easier start-up into 14.31818 MHz RS170 timing


## Ordering Code: sea Section 5

## Connection Dlagrams



TL/F/10137-1
Order Number LM1882CN or LM1882CM
For Default RS-170, Order Number LM1882-RCN or
LM1882-RCM


TL/F/10137-2

## Logic Block Diagram



## Pin Description

There are a Total of 13 inputs and 5 outputs on the 'ACT715/LM1882.

Data Inputs D0-D7: The Data Input pins connect to the Address Register and the Data Input Register.
ADDR/DATA: The ADDR/DATA signal is latched into the device on the falling edge of the LOAD signal. The signal determines if an address (0) or data (1) is present on the data bus.
L/HBYTE: The [/HBYTE signal is latched into the device on the falling edge of the LOAD signal. The signal determines if data will be read into the 8 LSB's ( 0 ) or the 4 MSB's (1) of the Data Registers. A 1 on this pin when an ADDR/ DATA is a 0 enables Auto-Load Mode.
LOAD: The LOAD control pin loads data into the Address or Data Registers on the rising edge. $\overline{A D D R} / D A T A$ and [/HBYTE data is loaded into the device on the falling edge of the LOAD. The LOAD pin has been implemented as a Schmitt trigger input for better noise immunity
CLOCK: System CLOCK input from which all timing is derived. The clock pin has been implemented as a Schmitt trigger for better noise immunity. The CLOCK and the LOAD signal are asynchronous and independent. Output state changes occur on the falling edge of CLOCK.
CLR: The CLEAR pin is an asynchronous input that initializes the device when it is HIGH. Initialization consists of setting all registers to their mask programmed values, and initializing all counters, comparators and registers. The CLEAR pin has been implemented as a Schmitt trigger for better noise immunity. A CLEAR pulse should be asserted by the user immediately after power-up to ensure proper initialization of the registers-even if the user plans to (re)program the device.
Note: A CLEAR pulse will disable the CLOCK on the 'ACT715/LM1882 and will enable the CLOCK on the 'ACT715-R/LM1882-R.

ODD/EVEN: Output that identifies if display is in odd (HIGH) or even (LOW) field of interlace when device is in interlaced mode of operation. In noninterlaced mode of operation this output is always HIGH. Data can be serially scanned out on this pin during Scan Mode.
VCSYNC: Outputs Vertical or Composite Sync signal based on value of the Status Register. Equalization and Serration pulses will (if enabled) be output on the VCSYNC signal in composite mode only.
VCBLANK: Outputs Vertical or Composite Blanking signal based on value of the Status Register.
HBLHDR: Outputs Horizontal Blanking signal, Horizontal Gating signal or Cursor Position based on value of the Status Register
HSYNVDR: Outputs Horizontal Sync signal, Vertical Gating signal or Vertical Interrupt signal based on value of Status Register.

## Register Description

All of the data registers are 12 bits wide. Width's of all pulses are defined by specifying the start count and end count of all pulses. Horizontal pulses are specified with-respect-to the number of clock pulses per line and vertical pulses are specified with-respect-to the number of lines per frame.

## REGO-STATUS REGISTER

The Status Register controls the mode of operation, the signals that are output and the polarity of these outputs. The default value for the Status Register is $0(000 \mathrm{Hex})$ for the 'ACT715/LM1882 and is " 512 " ( 200 Hex) for the 'ACT715-R/LM1882-R.

Register Description (Continued)

| Bits 0-2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{llll}B_{2} & B_{1} & B_{0}\end{array}$ | VCBLANK |  | VCSYNC | HBLHDR | HSYNVDR |
| $\left.\begin{array}{ccc} 0 & 0 & 0 \\ (D E F A U L T \end{array}\right)$ | CBLANK |  | CSYNC | HGATE | VGATE |
| 0 0 01 | VBLANK |  | CSYNC | HBLANK | VGATE |
| 0 1 0 | CBLANK |  | VSYNC | HGATE | HSYNC |
| $0 \begin{array}{lll}0 & 1 & 1\end{array}$ | VBLANK |  | VSYNC | HBLANK | HSYNC |
| 100 | CBLANK |  | CSYNC | CURSOR | VINT |
| 100 | VBLANK |  | CSYNC | HBLANK | VINT |
| 110 | CBLANK |  | VSYNC | CURSOR | HSYNC |
| $1 \begin{array}{lll}1 & 1\end{array}$ | VBLANK |  | VSYNC | HBLANK | HSYNC |
| Blts 3-4 |  |  |  |  |  |
| $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | Mode of Operation |  |  |  |
| $\begin{array}{ll}0 & 0 \\ \text { (DEFAULT) }\end{array}$ |  | Interlaced Double Serration and Equalization |  |  |  |
|  | 1 |  |  |  |  |
| 0 |  | Non Interlaced Double Serration |  |  |  |
| 1 | 0 | Illegal State |  |  |  |
| 1 | 1 | Non Interlaced Single Serration and Equalization |  |  |  |

Double Equalization and Serration mode will output equalization and serration pulses at twice the HSYNC frequency (i.e., 2 equalization or serration pulses for every HSYNC pulse). Single Equalization and Serration mode will output an equalization or serration pulse for every HSYNC pulse. In Interlaced mode equalization and serration pulses will be output during the VBLANK period of every odd and even field. Interlaced Single Equalization and Serration mode is not possible with this part.

## Bits 5-8

Bits 5 through 8 control the polarity of the outputs. A value of zero in these bit locations indicates an output pulse active LOW. A value of 1 indicates an active HIGH pulse.
B5- VCBLANK Polarity
B6- VCSYNC Polarity
B7- HBLHDR Polarity
B8— HSYNVDR Polarity

## Blts 9-11

Bits 9 through 11 enable several different features of the device.
B9- Enable Equalization/Serration Pulses (0)
Disable Equalization/Serration Pulses (1)
B10- Disable System Clock (0)
Enable System Clock (1)
Default values for B10 are "0" in the 'ACT715/ LM1882 and " 1 " in the 'ACT715-R/LM1882-R.

B11- Disable Counter Test Mode (0)
Enable Counter Test Mode (1)
This bit is not intended for the user but is for internal testing only.

## HORIZONTAL INTERVAL REGISTERS

The Horizontal Interval Registers determine the number of clock cycles per line and the characteristics of the Horizontal Sync and Blank pulses.
REG1- Horizontal Front Porch
REG2- Horizontal Sync Pulse End Time
REG3- Horizontal Blanking Width
REG4 - Horizontal Interval Width \# of Clocks per Line

## VERTICAL INTERVAL REGISTERS

The Vertical Interval Registers determine the number of lines per frame, and the characteristics of the Vertical Blank and Sync Pulses.
REG5- Vertical Front Porch
REG6- Vertical Sync Pulse End Time
REG7- Vertical Blanking Width
REG8- Vertical Interval Width \# of Lines per Frame

## EQUALIZATION AND SERRATION PULSE SPECIFICATION REGISTERS

These registers determine the width of equalization and serration pulses and the vertical interval over which they occur.
REG 9- Equalization Pulse Width End Time
REG10- Serration Pulse Width End Time
REG11- Equalization/Serration Pulse Vertical Interval Start Time
REG12- Equalization/Serration Pulse Vertical Interval End Time

## VERTICAL INTERRUPT SPECIFICATION REGISTERS

These Registers determine the width of the Vertical Interrupt signal if used.
REG13- Vertical Interrupt Activate Time
REG14- Vertical Interrupt Deactivate Time

## CURSOR LOCATION REGISTERS

These 4 registers determine the cursor position location, or they generate separate Horizontal and Vertical Gating signals.
REG15- Horizontal Cursor Position Start Time
REG16- Horizontal Cursor Position End Time
REG17- Vertical Cursor Position Start Time
REG18- Vertical Cursor Position End Time

## Signal Specification

## HORIZONTAL SYNC AND BLANK SPECIFICATIONS

All horizontal signals are defined by a start and end time. The start and end times are specified in number of clock cycles per line. The start of the horizontal line is considered pulse 1 not 0 . All values of the horizontal timing registers are referenced to the falling edge of the Horizontal Blank signal (see Figure 1). Since the first CLOCK edge, CLOCK \#1, causes the first falling edge of the Horizontal Blank reference pulse, edges referenced to this first Horizontal edge are $n+1$ CLOCKs away, where " $n$ " is the width of the timing in question. Registers 1, 2, and 3 are programmed in this manner. The horizontal counters start at 1 and count until HMAX. The value of HMAX must be divisible by 2 . This


## FIGURE 1. Horizontal Waveform Specification

limitation is imposed because during interlace operation this value is internally divided by 2 in order to generate serration and equalization pulses at $2 \times$ the horizontal frequency. Horizontal signals will change on the falling edge of the CLOCK signal. Signal specifications are shown below.
Horizontal Period (HPER) $=$ REG $(4) \times$ ckper
Horizontal Blanking Width $=[$ REG $(3)-1] \times$ ckper
Horizontal Sync Width $=[$ REG(2) - REG(1) $] \times$ ckper
Horizontal Front Porch $=[$ REG $(1)-1] \times$ ckper

## VERTICAL SYNC AND BLANK SPECIFICATION

All vertical signals are defined in terms of number of lines per frame. This is true in both interlaced and noninterlaced modes of operation. Care must be taken to not specify the Vertical Registers in terms of lines per field. Since the first CLOCK edge, CLOCK \#1, causes the first falling edge of the Vertical Blank (first Horizontal Blank) reference pulse, edges referenced to this first edge are $n+1$ lines away, where " n " is the width of the timing in question. Registers 5 , 6 , and 7 are programmed in this manner. Also, in the interlaced mode, vertical timing is based on half-lines. Therefore registers 5, 6, and 7 must contain a value twice the total horizontal (odd and even) plus 1 (as described above). In non-interlaced mode, all vertical timing is based on wholelines. Register 8 is always based on whole-lines and does not add 1 for the first clock. The vertical counter starts at the value of 1 and counts until the value of VMAX. No restrictions exist on the values placed in the vertical registers. Vertical Blank will change on the leading edge of HBLANK. Vertical Sync will change on the leading edge of HSYNC. (See Figure 2A.)

Vertical Frame Period (VPER) $=$ REG( 8 ) $\times$ hper Vertical Field Period (VPER $/ \mathrm{n}$ ) $=$ REG $(8) \times \mathrm{hper} / \mathrm{n}$ Vertical Blanking Width $=[$ REG $(7)-1] \times$ hper $/ n$ Vertical Syncing Width $=[$ REG $(6)-$ REG(5)] $\times \mathrm{hper} / \mathrm{n}$ Vertical Front Porch $=[\operatorname{REG}(5)-1] \times$ hper $/ n$ where $\mathrm{n}=1$ for noninterlaced $\mathrm{n}=2$ for interlaced

## COMPOSITE SYNC AND BLANK SPECIFICATION

Composite Sync and Blank signals are created by logically ANDing (ORing) the active LOW (HIGH) signals of the corresponding vertical and horizontal components of these signals. The Composite Sync signal may also include serration and/or equalization pulses. The Serration pulse interval occurs in place of the Vertical Sync interval. Equalization pulses occur preceding and/or following the Serration pulses. The width and location of these pulses can be programmed through the registers shown below. (See Figure 2B.)

$$
\begin{aligned}
\text { Horizontal Equalization PW }= & {[\text { REG }(9)-\mathrm{REG}(1)] \times \text { ckper } } \\
& \text { REG } 9=(\mathrm{HFP})+(\mathrm{HEQP}) \\
& +1 \\
\text { Horizontal Serration PW }= & {[R E G(4) / n+\mathrm{REG}(1)-} \\
& \mathrm{REG}(10)] \times \mathrm{ckper} \\
& \mathrm{REG} 10=(\mathrm{HFP})+(\mathrm{HPER} / \\
& 2)-(\mathrm{HSERR})+1
\end{aligned}
$$

Where $\mathrm{n}=1$ for noninterlaced single serration/equalization
$\mathrm{n}=2$ for noninterlaced double serration/equalization
$\mathrm{n}=2$ for interlaced operation

Signal Specification (Continued)


TL/F/10137-5
FIGURE 2A. Vertical Waveform Specification


FIGURE 2B. Equallzation/Serration Interval Programming

## HORIZONTAL AND VERTICAL GATING SIGNALS

Horizontal Drive and Vertical Drive outputs can be utilized as general purpose Gating Signals. Horizontal and Vertical Gating Signals are available for use when Composite Sync and Blank signals are selected and the value of Bit 2 of the Status Register is 0 . The Vertical Gating signal will change In the same manner as that specified for the Vertical Blank. Horizontal Gating Signal Width $=[$ REG(16) - REG(15) $] \times$ ckper
Vertical Gating Signal Width $=[$ REG(18) - REG(17) $] \times$ hper

## CURSOR POSITION AND VERTICAL INTERRUPT

The Cursor Position and Vertical Interrupt signal are available when Composite Sync and Blank signals are selected
and Bit 2 of the Status Register is set to the value of 1. The Cursor Position generates a single pulse of $n$ clocks wide during every line that the cursor is specified. The signals are generated by logically ORing (ANDing) the active LOW (HIGH) signals specified by the registers used for generatIng Horizontal and Vertical Gating signals. The Vertical Interrupt signal generates a pulse during the vertical interval specified. The Vertical Interrupt signal will change in the same manner as that specified for the Vertical Blanking signal.
Horizontal Cursor Width $=[$ REG(16) - REG(15)] $\times$ ckper Vertical Cursor Width $=[$ REG(18) - REG(17)] $\times$ hper Vertical Interrupt Width $=[$ REG(14) - REG(13)] $\times$ hper

## Addressing Logic

The register addressing logic is composed of two blocks of logic. The first is the address register and counter (ADDRCNTR), and the second is the address decode (ADDRDEC).

## ADDRCNTR LOGIC

Addresses for the data registers can be generated by one of two methods. Manual addressing requires that each byte of each register that needs to be loaded needs to be addressed. To load both bytes of all 19 registers would require a total of 57 load cycles (19 address and 38 data cycles). Auto Addressing requires that only the initial register value be specified. The Auto Load sequence would require only 39 load cycles to completely program all registers ( 1 address and 38 data cycles). In the auto load sequence the low order byte of the data register will be written first followed by the high order byte on the next load cycle. At the
time the High Byte is written the address counter is incremented by 1. The counter has been implemented to loop on the initial value loaded into the address register. For example: If a value of 0 was written into the address register then the counter would count from 0 to 18 before resetting back to 0 . If a value of 15 was written into the address register then the counter would count from 15 to 18 before looping back to 15. If a value greater than or equal to 18 is placed into the address register the counter will continuously loop on this value. Auto addressing is initiated on the falling edge of LOAD when ADDRDATA is 0 and LHBYTE is 1 . Incrementing and loading of data registers will not commence until the falling edge of LOAD after ADDRDATA goes to 1. The next rising edge of LOAD will load the first byte of data. Auto Incrementing is disabled on the falling edge of LOAD after ADDRDATA and LHBYTE goes low.

## Addressing Logic (Continued)

## ADDRDEC LOGIC

The ADDRDEC logic decodes the current address and generates the enable signal for the appropriate register. The enable values for the registers and counters change on the falling edge of LOAD. Two types of ADDRDEC logic is enabled by 2 pair of addresses, Addresses 22 or 54 (Vectored Restart logic) and Addresses 23 or 55 (Vectored Clear logic). Loading these addresses will enable the appropriate logic and put the part into either a Restart (all counter registers are reinitialized with preprogrammed data) or Clear (all registers are cleared to zero) state. Reloading the same ADDRDEC address will not cause any change in the state of the part. The outputs during these states are frozen and the internal CLOCK is disabled. Clocking the part during a Vectored Restart or Vectored Clear state will have no effect on the part. To resume operation in the new state, or disable the Vectored Restart or Vectored Clear state, another nonADDRDEC address must be loaded. Operation will begin in the new state on the rising edge of the non-ADDRDEC load pulse. It is recommended that an unused address be loaded following an ADDRDEC operation to prevent data registers from accidentally being corrupted. The following Addresses are used by the device.
Address $0 \quad$ Status Register REG0
Address 1-18 Data Registers REG1-REG18
Address 19-21 Unused
Address 22/54 Restart Vector (Restarts Device)
Address 23/55 Clear Vector (Zeros All Registers)
Address 24-31 Unused
Address 32-50 Register Scan Addresses
Address 51-53 Counter Scan Addresses
Address 56-63 Unused
At any given time only one register at most is selected. It is possible to have no registers selected.

## VECTORED RESTART ADDRESS

The function of addresses $22(16 \mathrm{H})$ or $54(36 \mathrm{H})$ are similar to that of the CLR pin except that the preprogramming of the registers is not affected. It is recommended but not required that this address is read after the initial device configuration load sequence. A 1 on the ADDRDATA pin (Auto Addressing Mode) will not cause this address to automatically increment. The address will loop back onto itself regardless of the state of ADDRDATA unless the address on the Data inputs has been changed with ADDRDATA at 0.

## VECTORED CLEAR ADDRESS

Addresses $23(17 \mathrm{H})$ or $55(37 \mathrm{H})$ is used to clear all registers to zero simultaneously. This function may be desirable to use prior to loading new data into the Data or Status Registers. This address is read into the device in a similar fashion as all of the other registers. A 1 on the ADDRDATA pin (Auto Addressing Mode) will not cause this address to automatically increment. The address will loop back onto itself regardless of the state of ADDRDATA unless the address on the Data inputs has been changed with ADDRDATA at 0 .


LOAD


TL/F/10137-9
FIGURE 3. ADDRDEC Timing

## GEN LOCKING

The 'ACT715/LM1882 and 'ACT715-R/LM1882-R is designed for master SYNC and BLANK signal generation. However, the devices can be synchronized (slaved) to an external timing signal in a limited sense. Using Vectored Restart, the user can reset the counting sequence to a given location, the beginning, at a given time, the rising edge of the LOAD that removes Vector Restart. At this time the next CLOCK pulse will be CLOCK 1 and the count will restart at the beginning of the first odd line.
Preconditioning the part during normal operation, before the desired synchronizing pulse, is necesasry. However, since LOAD and CLOCK are asynchronous and independent, this is possible without interruption or data and performance corruption. If the defaulted 14.31818 MHz RS-170 values are being used, preconditioning and restarting can be minimized by using the CLEAR pulse instead of the Vectored Restart operation. The 'ACT715-R/LM1882-R is better suited for this application because it eliminates the need to program a 1 into Bit 10 of the Status Register to enable the CLOCK. Gen Locking to another count location other than the very beginning or separate horizontal/vertical resetting is not possible with the 'ACT715/LM1882 nor the 'ACT715-R/ LM1882-R.

## SCAN MODE LOGIC

A scan mode is available in the ACT715/LM1882 that allows the user to non-destructively verify the contents of the registers. Scan mode is invoked through reading a scan address into the address register. The scan address of a given register is defined by the Data register address +32 . The internal Clocking signal is disabled when a scan address is read. Disabling the clock freezes the device in it's present state. Data can then be serially scanned out of the data registers through the ODD/EVEN Pin. The LSB will be scanned out first. Since each register is 12 bits wide, completely scanning out data of the addressed register will require 12 CLOCK pulses. More than 12 CLOCK pulses on the same register will only cause the MSB to repeat on the output. Re-scanning the same register will require that register to be reloaded. The value of the two horizontal counters and 1 vertical counter can also be scanned out by using address numbers 51-53. Note that before the part will scan out the data, the LOAD signal must be brought back HIGH.

## Addressing Logic (Continued)

Normal device operation can be resumed by loading in a non-scan address. As the scanning of the registers is a nondestructive scan, the device will resume correct operation from the point at which it was halted.

## RS170 Default Register Values

The tables below show the values programmed for the RS170 Format (using a 14.31818 MHz clock signal) and how they compare against the actual EIA RS170 Specifications. The default signals that will be output are CSYNC, CBLANK, HDRIVE and VDRIVE. The device initially starts at the beginning of the odd field of interlace. All signals have active low pulses and the clock is disabled at power up. Registers 13 and 14 are not involved in the actual signal information. If the Vertical Interrupt was selected so that a pulse indicating the active lines would be output.

| Reg | D Value H |  | Reglster Descriptlon |
| :---: | :---: | :---: | :--- |
| REG0 | 0 | 000 | Status Register (715/LM1882) |
| REG0 | 1024 | 400 | Status Register (715-R/LM1882-R) |
| REG1 | 23 | 017 | HFP End Time |
| REG2 | 91 | $05 B$ | HSYNC Pulse End Time |
| REG3 | 157 | $09 D$ | HBLANK Pulse End Time |
| REG4 | 910 | $38 E$ | Total Horizontal Clocks |
| REG5 | 7 | 007 | VFP End Time |
| REG6 | 13 | 00 D | VSYNC Pulse End Time |
| REG7 | 41 | 029 | VBLANK Pulse End Time |
| REG8 | 525 | 20 D | Total Vertical Lines |
| REG9 | 57 | 039 | Equalization Pulse End Time |
| REG10 | 410 | $19 A$ | Serration Pulse Start Time |
| REG11 | 1 | 001 | Pulse Interval Start Time |
| REG12 | 19 | 013 | Pulse Interval End Time |
| REG13 | 41 | 029 | Vertical Interrupt Activate Time |
| REG14 | 526 | $20 E$ | Vertical Interrupt Deactivate Time |
| REG15 | 911 | $38 F$ | Horizontal Drive Start Time |
| REG16 | 92 | 05 C | Horizontal Drive End Time |
| REG17 | 1 | 001 | Vertical Drive Start Time |
| REG18 | 21 | 015 | Vertical Drive End Time |


|  | Rate | Period |
| :---: | :---: | :---: |
| Input Clock | 14.31818 MHz | 69.841 ns |
| Line Rate | 15.73426 kHz | $63.556 \mu \mathrm{~s}$ |
| Field Rate | 59.94 Hz | 16.683 ms |
| Frame Rate | 29.97 Hz | 33.367 ms |

RS170 Horlzontal Data

| Signal | Width | $\mu \mathrm{s}$ | \%H | Specification ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| HFP | 22 Clocks | 1.536 |  | $1.5 \pm 0.1$ |
| HSYNC Width | 68 Clocks | 4.749 | 7.47 | $4.7 \pm 0.1$ |
| HBLANK Width | 156 Clocks | 10.895 | 17.15 | $10.9 \pm 0.2$ |
| HDRIVE Width | 91 Clocks | 6.356 | 10.00 | $0.1 \mathrm{H} \pm 0.005 \mathrm{H}$ |
| HEQP Width | 34 Clocks | 2.375 | 3.74 | $2.3 \pm 0.1$ |
| HSERR Width | 68 Clocks | 4.749 | 7.47 | $4.7 \pm 0.1$ |
| HPER iod | 910 Clocks | 63.556 | 100 |  |
| RS170 Vertical Data |  |  |  |  |
| VFP | 3 Lines | 190.67 |  | 6 EQP Pulses |
| VSYNC Width | 3 Lines | 190.67 |  | 6 Serration Pulses |
| VBLANK Width | 20 Lines | 1271.12 | 7.62 | $0.075 \mathrm{~V} \pm 0.005 \mathrm{~V}$ |
| VDRIVE Width | 11.0 Lines | 699.12 | 4.20 | $0.04 \mathrm{~V} \pm 0.006 \mathrm{~V}$ |
| VEQP Intrul | 9 Lines |  | 3.63 | 9 Lines/Field |
| VPERiod (field) | 262.5 Lines | 16.683 ms |  | $16.683 \mathrm{~ms} /$ Field |
| VPERiod (frame) | 525 Lines | 33.367 ms |  | $33.367 \mathrm{~ms} /$ Frame |

Absolute Maximum Ratings (Note 1)
If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

Supply Voltage (VCC)
DC Input Diode Current (IK)
$V_{1}=-0.5 \mathrm{~V}$
$V_{1}=V_{C C}+0.5 \mathrm{~V}$
DC Input Voltage ( $V_{1}$ )
DC Output Diode Current (lok)
$\mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V}$
$V_{O}=V_{C C}+0.5 \mathrm{~V}$
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
DC Output Source
or Sink Current (lo)
DC VCC or Ground Current per Output Pin (ICc or IGND)
Storage Temperature (TSTG)
-0.5 V to +7.0 V
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
-0.5 V to $\mathrm{V} \mathrm{CC}+0.5 \mathrm{~V}$
$\pm 15 \mathrm{~mA}$
$\pm 20 \mathrm{~mA}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Junction Temperature ( $T_{J}$ )

## Ceramic

$175^{\circ} \mathrm{C}$ Plastic $140^{\circ} \mathrm{C}$
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

Recommended Operating Conditions

| Supply Voltage $\left(V_{C C}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(V_{1}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |
| 74 ACT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 54ACT | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Minimum Input Edge Rate $(\Delta \mathrm{V} / \Delta \mathrm{t})$ |  |
| $V_{\text {IN }}$ from 0.8 V to 2.0 V |  |
| $V_{C C} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

DC Characteristics For 'ACT Family Devices over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | $V_{C c}$ <br> (V) | ACT/LM1882 |  | 54ACT/LM1882 | 74ACT/LM1882 | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} T_{A}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 4.49 \\ 5.49 \\ \hline \end{array}$ | $\begin{aligned} & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | lout $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 4.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \\ & \hline \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & { }^{*} V_{I N}=V_{\mathrm{IL}} / V_{\mathrm{IH}} \\ & \mathrm{IOH}_{\mathrm{OH}}=-8 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | IOUT $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 0.36 \\ 0.36 \\ \hline \end{array}$ | $\begin{aligned} & 0.5 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0.44 \\ 0.44 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{IOH}_{\mathrm{OH}}=+8 \mathrm{~mA} \end{aligned}$ |
| IOLD | Minimum Dynamic Output Current | 5.5 |  |  | 32.0 | 32.0 | mA | $V_{\text {OLD }}=1.65 \mathrm{~V}$ |
| IOHD | Minimum Dynamic Output Current | 5.5 |  |  | -32.0 | -32.0 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ |
| N | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $V_{1}=V_{C C, ~}$ GND |
| ICC | Supply Current Quiescent | 5.5 |  | 8.0 | 160 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{Cc}}, \mathrm{GND}$ |
| ICCT | Maximum ICC/Input | 5.5 | 0.6 |  | 1.6 | 1.5 | mA | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |

*All outputs loaded; thresholds on input associated with input under test.
Note 1: Test Load $50 \mathrm{pF}, 500 \Omega$ to Ground.

| AC Electrical Characteristics |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | $\begin{aligned} & V_{c c} \\ & \text { (V) } \end{aligned}$ | ACT/LM 1882$\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  |  | 54ACT/LM1882$\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\begin{gathered} 74 \mathrm{ACT} / \mathrm{LM} 1882 \\ \hline \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | Units |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Interlaced fimax (HMAX/2 is ODD) | 5.0 | 170 | 190 |  | 130 |  | 150 |  | MHz |
| ${ }_{\text {f MAX }}$ | Non-Interlaced $\mathrm{f}_{\mathrm{MAX}}$ (HMAX/2 is EVEN) | 5.0 | 190 | 220 |  | 145 |  | 175 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tLH} 1} \\ & \mathrm{t}_{\mathrm{tPHL} 1} \\ & \hline \end{aligned}$ | Clock to Any Output | 5.0 | 4.0 | 13.0 | 15.5 | 3.5 | 19.5 | 3.5 | 18.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t} L \mathrm{H} 2} \\ & \mathrm{t}_{\mathrm{PHL} 2} \\ & \hline \end{aligned}$ | Clock to ODDEVEN <br> (Scan Mode) | 5.0 | 4.5 | 15.0 | 17.0 | 3.5 | 22.0 | 3.5 | 20.5 | ns |
| tpLH3 | Load to Outputs | 5.0 | 4.0 | 11.5 | 16.0 | 3.0 | 20.0 | 3.0 | 19.5 | ns |

## AC Operating Requirements

| Symbol | Parameter | $V_{C C}$ <br> (V) | AC | 882 | 54ACT/LM1882 | 74ACT/LM1882 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} T_{A}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} T_{A}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |
|  |  |  | Typ | Guaranteed Minimums |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{sc}} \\ & \mathrm{t}_{\mathrm{sc}} \end{aligned}$ | Control Setup Time ADDR/DATA to LOADL/HBYTE to LOAD- | 5.0 | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {sd }}$ | Data Setup Time D7-D0 to LOAD + | 5.0 | 2.0 | 4.0 | 4.5 | 4.5 | ns |
| $t_{\text {the }}$ | Control Hold Time LOAD - to ADDR/DATA LOAD - to L/HBYTE | 5.0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| thd | Data Hold Time LOAD + to D7-D0 | 5.0 | 1.0 | 2.0 | 2.0 | 2.0 | ns |
| $t_{\text {rec }}$ | LOAD + to CLK (Note 1) | 5.0 | 5.5 | 7.0 | 8.0 | 8.0 | ns |
| ${ }^{\text {twld- }}$ <br> $t_{\text {wld }}+$ | Load Pulse Width LOW HIGH | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 7.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 7.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| $\mathrm{t}_{\text {wclr }}$ | CLR Pulse Width HIGH | 5.0 | 5.5 | 6.5 | 9.5 | 9.5 | ns |
| ${ }_{\text {twck }}$ | CLOCK Pulse Width (HIGH or LOW) | 5.0 | 2.5 | 3.0 | 4.0 | 3.5 | ns |

Note 1: Removal of Vectored Reset or Restart to Clock.
Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | 7.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation <br> Capacitance | 17.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

## AC Operating Requirements (Continued)



## Additional Applications Information powering up

The 'ACT715/LM1882 default value for Bit 10 of the Status Register is 0 . This means that when the CLEAR pulse is applied and the registers are initialized by loading the default values the CLOCK is disabled. Before operation can begin, Bit 10 must be changed to a 1 to enable CLOCK. If the default values are needed (no other programming is required) then Figure 5 illustrates a hardwired solution to facilitate the enabling of the CLOCK after power-up. Should control signals be difficult to obtain, Figure 6 illustrates a possible solution to automatically enable the CLOCK upon pow-er-up. Use of the 'ACT715-R/LM1882-R eliminates the need for most of this circuitry. Modifications of the Figure 6 circuit can be made to obtain the lone CLEAR pulse still needed upon power-up.

Note that, although during a Vectored Restart none of the preprogrammed registers are affected, some signals are affected for the duration of one frame only. These signals are the Horizontal and Vertical Drive signals. After a Vectored Restart the beginning of these signals will occur at the first CLK. The end of the signals will occur as programmed. At the completion of the first frame, the signals will resume to their programmed start and end time.

## PREPROGRAMMING "ON-THE-FLY"

Although the 'ACT715/LM1882 and 'ACT715-R/LM1882-R are completely programmable, certain limitations must be set as to when and how the parts can be reprogrammed. Care must be taken when reprogramming any End Time registers to a new value that is lower than the current value. Should the reprogramming occur when the counters are at a count after the new value but before the old value, then the counters will continue to count up to 4096 before rolling over.
For this reason one of the following two precautions are recommended when reprogramming "on-the-fly". The first recommendation is to reprogram horizontal values during the horizontal blank interval only and/or vertical values during the vertical blank interval only. Since this would require delicate timing requirements the second recommendation may be more appropriate.
The second recommendation is to program a Vectored Restart as the final step of reprogramming. This will ensure that all registers are set to the newly programmed values and that all counters restart at the first CLK position. This will avoid overrunning the counter end times and will maintain the video integrity.


FIGURE 5. Default RS170 Hardwire Configuration

## Additional Applications Information (Continued)



Note: A 74HC221A may be substituted for the 74HC423A Pin 6 and Pin 14 must be hardwired to GND
Components
R1: 4.7k C1: $10 \mu \mathrm{~F}$
R2: 10k C2: 50 pF
FIGURE 6. Circuit for Clear and Load Pulse Generation

## CMOS Crystal Clock Generators CGS3311/CGS3312/CGS3313/CGS3314/CGS3315/ CGS3316/CGS3317/CGS3318/CGS3319

## General Description

These devices are designed for Clock Generation and Support (CGSTM) applications up to 110 MHz . The CGS331x series of devices are crystal controlled CMOS oscillators requiring a minimum of external components. The 331x devices provide selectable output divide ratio (and selectable crystal drive level). The circuit is designed to operate over a wide frequency range using fundamental model or overtone crystals.

## Features

- National's CGSTM family of devices for high frequency clock source applications
- Crystal frequency operation range: fundamental: 10 MHz to 100 MHz typical 3rd or 5th overtone: 10 MHz to 85 MHz
- Programmable oscillator drive
- Selectable fast output edge rates
- Output symmetry circuit to adjust $50 \%$ duty cycle point between CMOS and TTL levels
- Output current drive of 48 mA for $\mathrm{l}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$
- FACTTM CMOS output levels
- Output has high speed short circuit protection
- Basic oscillator type: Pierce
- Hysteresis inputs to improve noise margin


## Block Diagrams



Note: Pin numbers vary for each device

Block Diagrams (Continued)
Input Drivers


Functional Description
Summary of Device Options

| Device | Divide | Enable | Drive | Output Rise/ <br> Fall TIme (ns) |
| :---: | :---: | :---: | :---: | :---: |
| 3311 | $1,2,4$ | OEH | $\mathrm{L}, \mathrm{M}, \mathrm{H}$ | 2,4 |
| 3312 | $1,2,4$ | H | 2,4 |  |
| 3313 | $8,16,32$ | OEH | H | 4 |
| 3314 | $8,16,32$ | OEH | OEH | $\mathrm{M}, \mathrm{H}$ |
| 3315 | $1,2,4$ | OEL | H | 4 |
| 3316 | 4 | OEH | H | 1,2 |
| 3317 | 32 | OEH | H | 4 |
| 3318 | $1,2,4$ | OEH | H | 4 |
| 3319 | $1,2,4$ | OEL | $\mathrm{L}, \mathrm{M}, \mathrm{H}$ | 1,2 |

Each drive has one output with the choices of selecting frequency divide, output enable, crystal drive and output rise and fall time. Crystal drive options are:
L = Low Drive
M = Medium Drive
$H=$ High Drive

## Pin Descriptions

Note: Pin out varies for each device.
OSC_IN Input to Oscillator Inverter. The output of the crystal would be connected here.
OSC__OUT Resistive Buffered Output of the Oscillator Inverter
OSC__DR 3 Level input pin that selects Oscillator Drive Level
DIVA Input used to select Binary Divide-by Option. This pin has CMOS compatible input levels.
DIVB $\quad 3$ Level input used to select Binary Divide-by value.
OEH Active High TRI-STATE enable pin. This pin pulls to a high value when left floating and TRISTATEs the output when forced low. This pin has TTL compatible input levels.

OEL Active Low TRI-STATE enable pin. This pin pulls to a low value when left floating and TRISTATES the output when forced high. This pin has TTL compatible input levels.
TRF Rise and Fall time override pin. Available only for die form.
OUT This pin is the main clock output on the device.
OSCLO_1 The Oscillator Low pin is the ground for the Oscillator.
OSCLO_2 This pin is the same signal as OSCLO_1. It has been provided as an alternate connection for OSCLO_1 for hybrid assemblies.
$V_{C C} \quad$ The power pin for the chip.
GND The ground pin for all sections of the circuitry except the oscillator and oscillator related circuitry.

## Connection Diagrams

Pin Assignment for SOIC



TL/F/10980-11
(E) 3315

TL/F/10980-13

(G) 3317

TLI


TL/F/10980-8
(B) 3312


TL/F/10980-10
(D) 3314


TL/F/10980-12
(F) 3316

(H) 3318

(I) 3319


DC Electrical Characteristics (Continued)

| Symbol | Parameter | $\left\|\begin{array}{l} \mathbf{V}_{\mathrm{cc}} \\ (\mathrm{~V}) \end{array}\right\|$ | CGS3311 to 3319 |  |  |  |  |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} T_{A}= \\ +25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Minimum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{array}{l\|} \hline 0.001 \\ 0.001 \end{array}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ |  |  | V | lout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  |  | $\begin{array}{r} 0.44 \\ 0.44 \\ \hline \end{array}$ |  | $\begin{array}{r} 0.44 \\ 0.44 \\ \hline \end{array}$ |  |  |  | $\begin{aligned} & \mathrm{lOL}^{2}=+48 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \end{aligned}$ |
| ${ }^{1} \mathrm{IH}_{\text {RES }}$ | Input Current for Pins DIVB, OSC_DR, and DIVA (Input is Logic High) | 5.5 |  | 220 | 360 | 200 | 380 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| ${ }^{\text {ILLRES }}$ | Input Current for Pins DIVB, OSC_DR, and DIVA (Input is Logic Low) | 5.5 |  | -220 | -360 | $-200$ | -380 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| ${ }^{1 / H_{E N A B}}$ | Input Current for Enable Pin OEL | 5.5 |  | 90 | 160 | 85 | 175 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| $\mathrm{IILENAB}^{\text {l }}$ | Input Current for Enable pin OEH | 5.5 |  | -90 | -160 | -85 | -175 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |
| ${ }^{\text {IHOSC }}$ | $\begin{array}{\|l} \text { Input Current for OSC_IN } \\ \text { pin (Indicates Bias } \\ \text { Resistance) } \\ \hline \end{array}$ | 5.5 |  | 20 | 100 | 20 | 125 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| ILOSC | Input Current for OSC_IN <br> pin (Indicates Bias <br> Resistance) | 5.5 |  | -20 | -100 | -20 | -125 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| lozh | Output Disabled Current (Output High) | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| lozl | Output Disabled Current (Output Low) | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  |  | $\begin{array}{\|l\|} \hline-140 \\ -170 \\ \hline \end{array}$ |  | $\begin{aligned} & -150 \\ & -180 \end{aligned}$ |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| lold | Minimum Dynamic Output Current | 5.5 |  | 75 |  | 75 |  |  |  | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ |
| IOHD | Minimum Dynamic Output Current | 5.5 |  | -75 |  | -75 |  |  |  | mA | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ |
| $\mathrm{l}^{\text {ccosc_L }}$ | Additional ICC with OSC_IN Floating. Low Drive Mode | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  | 0.6 | 6.5 | 0.6 | 6.5 |  |  | mA | OSC_IN = Float |
| ${ }^{\text {l CCOSC_M }}$ | Additional ICC with OSC_IN Floating. Low Drive Mode | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ |  | 1.7 | 12.4 | 1.7 | 12.4 |  |  | mA | OSC__IN = Float |
| ICCOSC_H | Additional ICC with OSC_IN Floating. Low Drive Mode | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | 5.5 | 31.5 | 5.5 | 31.5 |  |  | mA | OSC_IN = Float |
| ${ }^{1} \mathrm{CC}_{\text {T }}$ | Additional Maximum Icc per Input (OEH, OEL Pins) | 5.5 |  |  | 1.5 |  | 1.5 |  |  | mA | $V_{\text {IN }}=V_{C C}-2.1 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{CC}_{3 L}$ | Additional Maximum ICc per Input (DIVB, OSC_DR Inputs) | 5.5 |  |  | 1.5 |  | 1.5 |  |  | mA | DIVB, OSC_DR Inputs Equal to $\mathrm{V}_{\mathrm{CC} / 2}$ |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | $V_{C C}{ }^{*}$ <br> (V) | CGS331X |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ C_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Frequency Maximum | 5.0 | 100 |  |  |  |  |  | MHz |
| $\mathrm{t}_{\text {PZH }}$ | Output High Enable Time | 5.0 | 1.0 |  | 31.5 |  |  |  | ns |
| $\mathrm{t}_{\text {PZL }}$ | Output Low Enable Time | 5.0 | 1.0 |  | 28.0 |  |  |  | ns |
| tphz | Output High Disable Time | 5.0 | 1.0 |  | 21.5 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{pl}}$ | Output Low Disable Time | 5.0 | 1.0 |  | 16.0 |  |  |  | ns |
| $\mathrm{t}_{\text {rise }}$ $t_{\text {fall }}$ | Rise/Fall Time $30 \mathrm{pF}, 20 \% \text { to } 80 \%)$ | 5.0 |  | 4.0 |  |  |  |  | ns |

- Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$


## CGS3321/CGS3322 <br> CMOS Crystal Clock Generators

## General Description

These devices are designed for Clock Generation and Sup port (CGSTM) applications up to 110 MHz . The CGS332x series of devices are crystal controlled CMOS oscillators requiring a minimum of external ccomponents. The $332 x$ devices provide selectable output divide ratio. The circuit is designed to operate over a wide frequency range using fundamental mode or overtone crystals.

## Features

- National's CGS family of devices for high frequency clock source applications
- Crystal frequency operation range: fundamental: 10 MHz to 110 MHz typical 3 rd or 5th overtone: 10 MHz to 95 MHz
- 1000V ESD protection on OSC__IN and OSC__OUT pins. 2000 V ESD protection on all other pins
- Output current drive of 48 mA for $\mathrm{l}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$
- FACTTM CMOS output levels
- Output has high speed short circuit protection
- Intended for Pierce oscillator applications
- Hysteresis inputs to improve noise margin
- CGS3321 has duty cycle adjust
- CGS3322 has 1, 2, 4 divide ratio


## Block Diagrams



TL/F/11503-1
Note: Pin numbers vary for each device.

Block Diagrams (Continued)

/F/11503-5

Output Stage


TL/F/11503-6


TL/F/11503-9

## Pin Descriptions

OSC_IN Input to Oscillator Inverter. The output of the
OEH Active High TRI-STATE ${ }^{\circ}$ enable pin. This pin crystal would be connected here.
OSC_OUT Buffered Output of the Oscillator Inverter

DIVB
(CGS3322 only)
3-Level input used to select Binary Divide-by value of output frequency.
DC_ADJ (CGS3321 only)
Active high input that controls output duty cycle. Logic high level will delay the HL transition edge approximately 0.3 ns .
Note: Pin out varies for each device. pulls to a high value when left floating and TRI-STATEs the output when forced low. This pin has TTL compatible input levels.
OUT

OSCLO_1
$V_{C C} \quad$ The power pin for the chip.
GND The ground pin for all sections of the circuitry except the oscillator and oscillator related circuitry.

## Connection Diagrams

Pin Assignment for SOIC


Ping


TL/F/11503-8

## Truth Table

Division Selection

| DIVB | OEH | Divider Output |
| :---: | :---: | :---: |
| F | X | Divide-by 1 |
| 1 | 1 | Divide-by 2 |
| 0 | 1 | Divide-by 4 |

Note: Actual value of the floating DIVB input is $V_{C C / 2}$.


| Symbol | Parameter | $V_{\text {CC }}$ <br> (V) | CGS3321/3322 |  |  |  |  |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
|  |  |  | Typ | Guaranteed LImits |  |  |  |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |  |
| $\mathrm{V}_{\text {IH }}$ TTL | Minimum High Level Input Voltage. TTL Level Inputs (OEH, OEL) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  |  | V |  |
| $V_{\text {ILTIL }}$ | Maximum Low Level Input Voltage. TTL Level Inputs (OEH, OEL) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  |  | V |  |
| $\mathrm{V}_{1 \mathrm{HCMOS}}$ | Minimum High Level Input Voltage. CMOS Level Inputs (DC_ADJ) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.15 \\ & 3.85 \end{aligned}$ |  | $\begin{aligned} & 3.15 \\ & 3.85 \end{aligned}$ |  |  |  | V |  |
| $V_{\text {ILCMOS }}$ | Maximum Low Level Input Voltage. CMOS Level Inputs (DC_ADJ) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.35 \\ & 1.65 \end{aligned}$ |  | $\begin{aligned} & 1.35 \\ & 1.65 \end{aligned}$ |  |  | V |  |
| VIN3L_H | Minimum Logic 1 Input for Three Level Input (DIVB) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 4.05 \\ & 4.95 \end{aligned}$ |  | $\begin{aligned} & 4.05 \\ & 4.95 \end{aligned}$ |  |  |  | V |  |
| $V_{\text {IN3L_1/2 }}$ | Minimum Logic $1 / 2$ Input for Three Level Input (DIVB) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.3 \end{aligned}$ |  |  | V |  |
| VIN3L_L | Maximum Logic 0 Input Level Three Level Input (DIVB) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\left\|\begin{array}{l} 0.45 \\ 0.45 \end{array}\right\|$ |  | $\begin{aligned} & 0.45 \\ & 0.45 \end{aligned}$ |  |  | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{array}{\|l} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ | $\begin{array}{r} 4.49 \\ 5.49 \\ \hline \end{array}$ | $\begin{aligned} & 4.40 \\ & 5.40 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 4.40 \\ & 5.40 \end{aligned}$ |  |  |  | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{array}{\|l} 3.86 \\ 4.86 \end{array}$ |  | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-48 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |


| Symbol | Parameter | $\left.\begin{gathered} \mathbf{v}_{\mathbf{c c}} \\ \mathbf{( V )} \end{gathered} \right\rvert\,$ | CGS3321/3322 |  |  |  |  |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} T_{A}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |  |
| VOL | Minimum Low Level Output Voltage | $\begin{array}{\|l\|} \hline 4.5 \\ 5.5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0.001 \\ 0.001 \end{array}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ |  |  | V | IOUT $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ |  | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{IOL}=+48 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \end{aligned}$ |
| $\mathrm{I}_{\text {HRES }}$ | Input Current for Pins DIVB | 5.5 |  | 220 | 360 | 200 | 380 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathbb{N}}=5.5 \mathrm{~V}$ |
| IILRES | Input Current for Pins DIVB | 5.5 |  | -220 | -360 | -200 | -380 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {I }}^{\text {enab }}$ | Input Current for Enable Pin OEL | 5.5 |  | 90 | 160 | 85 | 175 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| ILENAB | Input Current for Enable pin OEH | 5.5 |  | -90 | -160 | -85 | -175 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| IHosc | Input Current for OSC_IN <br> pin (Indicates Bias <br> Resistance) | 5.5 |  | 20 | 100 | 20 | 125 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| IILOSC | Input Current for OSC_IN pin (Indicates Bias Resistance) | 5.5 |  | -20 | -100 | -20 | -125 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| lozh | Output Disabled Current (Output High) | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ |  |  | $\mu \mathrm{A}$ | $V_{\text {OUT }}=V_{\text {CC }}$ |
| lozl | Output Disabled Current (Output Low) | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\left\|\begin{array}{l} -140 \\ -170 \end{array}\right\|$ |  | $\begin{aligned} & -150 \\ & -180 \\ & \hline \end{aligned}$ |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| IOLD | Minimum Dynamic Output Current | 5.5 |  | 75 |  | 75 |  |  |  | mA | $V_{O L D}=1.65 \mathrm{~V}$ |
| ІOMD | Minimum Dynamic Output Current | 5.5 |  | -75 |  | -75 |  |  |  | mA | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ |
| ${ }^{\text {c CGT }}$ | Additional Maximum Icc per Input (OEH, OEL Pins) | 5.5 |  |  | 1.5 |  | 1.5 |  |  | mA | $V_{I N}=V_{C C}-2.1 \mathrm{~V}$ |
| ${ }^{\mathrm{lCC}} 3 \mathrm{~L}$ | Additional Maximum IcC per Input (DIVB) | 5.5 |  |  | 1.5 |  | 1.5 |  |  | mA | DIVB Inputs Equal to $\mathrm{V}_{\mathrm{CC} / 2}$ |

## AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}{ }^{*}$ <br> (V) | CGS332X |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ C_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Frequency Maximum | 5.0 | 95 | 110 |  |  |  |  | MHz |
| $\mathrm{t}_{\text {PZH }}$ | Output High Enable Time | 5.0 | 1.0 |  | 31.5 |  |  |  | ns |
| $\mathrm{t}_{\text {PZL }}$ | Output Low Enable Time | 5.0 | 1.0 |  | 28.0 |  |  |  | ns |
| $t_{\text {PHZ }}$ | Output High Disable Time | 5.0 | 1.0 |  | 21.5 |  |  |  | ns |
| tpLz | Output Low Disable Time | 5.0 | 1.0 |  | 16.0 |  |  |  | ns |
| $t_{\text {rise }}$, $t_{\text {fall }}$ | Rise/Fall Time ( $30 \mathrm{pF}, 20 \%$ to $80 \%$ ) | 5.0 |  | 1.0 |  |  |  |  | ns |

[^8]Section 5
Physical Dimensions

## Section 5 Contents

Physical Dimensions
Bookshelf
Distributors

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows for Bipolar, CMOS and CMOS TTL compatible CGS parts:

$74=$ Commercial
*Technology
$B=$ Bipolar
$\mathrm{C}=\mathrm{CMOS}$
CT $=$ CMOS TTL Compatible
LCT = Low Voltage CMOS TTL Compatible
Device Type
*Optional

Temperature Information

| TTL/CMOS | Technology | Temperature Range ${ }^{\dagger}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 74-Grade | 64-Grade | 54-Grade |
|  | Bipolar | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | CMOS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | N/A | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | CMOS/TTL Compatible | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | N/A | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | BiCMOS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

$\dagger$ Typically, 64- and 74 -grade are commercial products; and 54 -grade may or may not be Mil/Aero product.
The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows for ECL compatible CGS parts:


## 20 Lead Ceramic Leadless Chip Carrier, Type C NS Package Number E20A



## 14 Lead Ceramic Dual-in-Line Package

 NS Package Number J14A

## 16 Lead Ceramic Dual-in-Line Package NS Package Number J16A



## 20 Lead Ceramic Dual-in-Line Package NS Package Number J20A



## 8 Lead ( $0.150^{\prime \prime}$ Wide) Molded Small Outline Package, JEDEC NS Package Number M08A



## 14 Lead ( 0.150 " Wide) Molded Small Outline Package, JEDEC NS Package Number M14A



16 Lead ( $0.150^{\prime \prime}$ Wide) Molded Small Outline Package, JEDEC NS Package Number M16A



## 20 Lead ( 0.300 " Wide) Molded Small Outline Package, JEDEC NS Package Number M20B



## 8 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N08E



## 14 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N14A



## 16 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N16E



## 20 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N20A



20 Lead ( $0.300^{\prime \prime}$ Wide) Molded Dual-in-Line Package NS Package Number N20B


## 28 Lead Molded Plastic Leaded Chip Carrier NS Package Number V28A



V28^ (REV J)

## 14 Lead Cerpack

NS Package Number W14B

detail a

## 16 Lead Cerpack <br> NS Package Number W16A




DETAIL A

Bookshelf of Technical Support Information<br>National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.<br>This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.<br>For datasheets on new products and devices still in production but not found in a databook, please contact the National Semiconductor Customer Support Center at 1-800-272-9959.<br>We are interested in your comments on our technical literature and your suggestions for improvement.<br>Please send them to:<br>Technical Communications Dept. M/S 16-300<br>2900 Semiconductor Drive<br>P.O. Box 58090<br>Santa Clara, CA 95052-8090

# ADVANCED BiCMOS LOGIC (ABTC, IBF, BCT) DATABOOK—1993 <br> ABTC/BCT Description and Family Characteristics • ABTC/BCT Ratings, Specifications and Waveforms ABTC Applications and Design Considerations • Quality and Reliability • Integrated Bus Function (IBF) Introduction 54/74ABT3283 Synchronous Datapath Multiplexer • 74FR900/25900 9-Bit 3-Port Latchable Datapath Multiplexer 54/74ACTQ3283 32-Bit Latchable Transceiver with Parity Generator/Checker and Byte Multiplexing 54/74ABTCXXX • 74BCTXXX 

ALS/AS LOGIC DATABOOK—1990<br>Introduction to Advanced Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

# ASIC DESIGN MANUAL/GATE ARRAYS \& STANDARD CELLS—1987 <br> SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging 

## CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

## CLOCK GENERATION AND SUPPORT (CGS) DESIGN DATABOOK—1994 <br> Low Skew Clock Buffers/Drivers • Video Clock Generators • Low Skew PLL Clock Generators Crystal Clock Generators

DATA ACQUISITION DATABOOK—1993<br>Data Acquisition Systems • Analog-to-Digital Converters • Digital-to-Analog Converters • Voltage References Temperature Sensors • Active Filters • Analog Switches/Multiplexers • Surface Mount

## DATA ACQUISITION DATABOOK SUPPLEMENT—1992 <br> New devices released since the printing of the 1989 Data Acquisition Linear Devices Databook.

## DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors
Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series
Consumer Series • Power Components • Transistor Datasheets • Process Characteristics
DRAM MANAGEMENT HANDBOOK—1993
Dynamic Memory Control • CPU Specific System Solutions • Error Detection and Correction Microprocessor Applications
EMBEDDED CONTROLLERS DATABOOK—1992COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC ApplicationsMICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools
FDDI DATABOOK—1991
FDDI Overview • DP83200 FDDI Chip Set • Development Support • Application Notes and System Briefs
F100K ECL LOGIC DATABOOK \& DESIGN GUIDE—1992
Family Overview • 300 Series (Low-Power) Datasheets • 100 Series Datasheets • 11C DatasheetsDesign Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System ConsiderationsPower Distribution and Thermal Considerations • Testing Techniques • 300 Series Package QualificationQuality Assurance and Reliability • Application Notes
FACTTM ADVANCED CMOS LOGIC DATABOOK—1993
Description and Family Characteristics • Ratings, Specifications and Waveforms
Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX • Quiet Series: 54ACQ/74ACQXXXQuiet Series: 54ACTQ/74ACTQXXX • 54FCT/74FCTXXX • FCTA: 54FCTXXXA/74FCTXXXA/B
FAST ${ }^{\circledR}$ ADVANCED SCHOTTKY TTL LOGIC DATABOOK—1990
Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations•54F/74FXXX
FAST ${ }^{\circledR}$ APPLICATIONS HANDBOOK—1990
Reprint of 1987 Fairchild FAST Applications HandbookContains application information on the FAST family: Introduction • Multiplexers • Decoders • EncodersOperators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System DesignFAST Characteristics and Testing • Packaging Characteristics
HIGH-PERFORMANCE BUS INTERFACE DESIGNER'S GUIDE—1992
Futurebus + /BTL Devices • BTL Transceiver Application Notes • Futurebus + Application Notes
High Performance TTL Bus Drivers • PI-Bus • Futurebus + /BTL ReferenceIBM DATA COMMUNICATIONS HANDBOOK—1992IBM Data Communications • Application Notes
INTERFACE: LINE DRIVERS AND RECEIVERS DATABOOK—1992EIA-232 • EIA-422/423 • EIA-485 • Line Drivers • Receivers • Repeaters • Transceivers • Application Notes
LINEAR APPLICATIONS HANDBOOK—1991The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuitapplications using both monolithic and hybrid circuits from National Semiconductor.Individual application notes are normally written to explain the operation and use of one particular device or to detail variousmethods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence bykeeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.
LINEAR APPLICATION SPECIFIC IC's DATABOOK—1993Audio Circuits • Radio Circuits • Video Circuits • Display Drivers • Clock Drivers • Frequency SynthesisSpecial Automotive • Special Functions • Surface Mount
LOCAL AREA NETWORKS DATABOOK—1993 SECOND EDITIONIntegrated Ethernet Network Interface Controller Products • Ethernet Physical Layer TransceiversEthernet Repeater Interface Controller Products • Token-Ring Interface Controller (TROPIC)Hardware and Software Support Products • FDDI Products • Glossary and Acronyms

## LOW VOLTAGE DATABOOK—1992

This databook contains information on National's expanding portfolio of low and extended voltage products. Product datasheets included for: Low Voltage Logic (LVQ), Linear, EPROM, EEPROM, SRAM, Interface, ASIC, Embedded Controllers, Real Time Clocks, and Clock Generation and Support (CGS).
MASS STORAGE HANDBOOK—1989
Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits
Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide
MEMORY DATABOOK—1992CMOS EPROMs • CMOS EEPROMs • PROMs • Application Notes
MEMORY APPLICATION HANDBOOK—1993
OPERATIONAL AMPLIFIERS DATABOOK—1993Operational Amplifiers • Buffers • Voltage Comparators • Instrumentation Amplifiers • Surface Mount
PACKAGING DATABOOK—1993
Introduction to Packaging • Hermetic Packages • Plastic Packages • Advanced Packaging TechnologyPackage Reliability Considerations • Packing Considerations • Surface Mount Considerations
POWER IC's DATABOOK-1993
Linear Voltage Regulators • Low Dropout Voltage Regulators • Switching Voltage Regulators • Motion ControlPeripheral Drivers • High Current Switches • Surface Mount
PROGRAMMABLE LOGIC DEVICE DATABOOK AND DESIGN GUIDE-1993
Product Line Overview • Datasheets • Design Guide: Designing with PLDs • PLD Design Methodology PLD Design Development Tools • Fabrication of Programmable Logic • Application Examples
REAL TIME CLOCK HANDBOOK—1993
3-Volt Low Voltage Real Time Clocks • Real Time Clocks and Timer Clock Peripherals • Application Notes
RELIABILITY HANDBOOK-1987Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC DevicesRadiation Environment • Electrostatic Discharge • Discrete Device • StandardizationQuality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade DeviceEuropean Reliability Programs • Reliability and the Cost of Semiconductor OwnershipReliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B ProductsRadiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and PackagingSemiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and AcronymsBibliography • MIL-M-38510 and DESC Drawing Cross Listing
SCAN ${ }^{\text {™ }}$ DATABOOK—1993Evolution of IEEE 1149.1 Standard • SCAN Buffers • System Test Products • Other IEEE 1149.1 Devices
TELECOMMUNICATIONS—1992COMBO and SLIC Devices • ISDN • Digital Loop Devices • Analog Telephone Components • SoftwareApplication Notes
VHC/VHCT ADVANCED CMOS LOGIC DATABOOK—1993This databook introduces National's Very High Speed CMOS (VHC) and Very High Speed TTL Compatible CMOS (VHCT)designs. The databook includes Description and Family Characteristics • Ratings, Specifications and WaveformsDesign Considerations and Product Datasheets. The topics discussed are the advantages of VHC/VHCT AC Performance,Low Noise Characteristics and Improved Interface Capabilities.

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

ALABAMA
Huntsville
Hamilton/Hallmark
(205) 837-8700

Pioneer Technology
(205) 837.9300

Time Electronics
(800) 772-8638

ARIZONA
Phoenix
Hamilton/Hallmark (602) 437-1200

Tempe
Anthem Electronics
(602) 966-6600

Bell Industries
(602) 966-7800

Time Electronics (602) $967-2000$

CALIFORNIA
Agora Hills
Bell Industries (818) 706-2608 Pioneer Standard (818) 865-5800

Time Electronics
(818) 707-2890

Calabasas F/X Electronics (818) 591-9220

Chatsworth Anthem Electronics (818) 775-1333

Costa Mesa Hamilton/Hallmark (714) 641-4100

Irvine
Anthem Electronics
(714) 768-4444 Bell Industries (714) 727-4500 Pioneer Standard (714) 753-5090

Rocklin
Anthem Electronics
(916) 624-9744

Bell Industries
(916) 652-0414

Roseville
Hamilton/Hallmark (916) 624-9781

San Diego
Anthem Electronics
(619) 453-9005

Hamilton/Hallmark
(619) 571-7540

Pioneer Standard
(619) 546-4906

Time Electronics
(619) 674-2800

San Jose
Anthem Electronics
(408) 453-1200

Hamilton/Hallmark
(408) 743-3300

Pioneer Technology
(408) 954-9100

Zeus Elect. an Arrow Co.
(408) 629-4789

Sunnyvale
Bell Industries
(408) 734-8570

Time Electronics
(408) 734-9888

Tustin
Time Electronics (714) 669-0100

Woodland Hills Hamilton/Hallmark (818) 594-0404 Time Electronics (818) 593-8400

Yorba Linda
Zeus Elect. an Arrow Co. (714) 921-9000

COLORADO
Denver
Bell Industries
(303) 691-9010

Englewood Anthem Electronics (303) 790-4500 Hamilton/Hallmark (303) 790-1662 Time Electronics (303) 721-8882

CONNECTICUT
Cheshire Hamilton/Hallmark (203) 271-2844

Shelton Pioneer Standard (203) 929-5600

Waterbury Anthem Electronics (203) 575-1575

FLORIDA
Altamonte Springs Anthem Electronics (407) 831-0007 Bell Industries (407) 339-0078 Pioneer Technology (407) 834-9090

Deerfield Beach Pioneer Technology (305) 428-8877

Fort Lauderdale Hamilton/Hallmark (305) 484-5482 Time Electronics (305) 484-1778

Lake Mary Zeus Elect. an Arrow Co. (407) 333-9300

Largo
Hamilton/Hallmark (813) 541 -7440

Orlando Chip Supply Die Distributor (407) 298-7100 Time Electronics (407) 841-6565

Winter Park Hamilton/Hallmark (407) 657-3300

GEORGIA
Duluth
Hamilton/Hallmark (404) 623-4400 Pioneer Technology (404) 623-1003

Norcross Bell Industries (404) 662-0923 Time Electronics (404) 368-0969

ILLINOIS
Addison
Pioneer Electronics (708) 495-9680

Bensenville
Hamilton/Hallmark
(708) 860-7780

Elk Grove Village Bell Industries (708) 640-1910

Schaumburg
Anthem Electronics
(708) 884-0200

Time Electronics
(708) 303-3000
indiana
Fort Wayne
Bell Industries
(219) 423-3422

Indianapolis
Advent Electronics Inc.
(317) 872-4910 Bell Industries (317) 875-8200 Hamilton/Hallmark (317) 872-8875 Pioneer Standard (317) 573-0880

IOWA
Cedar Rapids
Advent Electronics (319) 363-0221

KANSAS
Lenexa Hamilton/Hallmark (913) 332-4375

KENTUCKY
Lexington Hamilton/Hallmark (602) 288-4911

MARYLAND
Columbia Anthem Electronics (410) 995-6840 Hamilton/Hallmark (410) 988-9800 Time Electronics (410) 964-3090

Gaithersburg Pioneer Technology (301) 921-0660

MASSACHUSETTS
Andover Bell Industries (508) 474-8880

Beverly Sertech Laboratories (508) 927-5820

Lexington Pioneer Standard (617) 861-9200

Newburyport Rochester Electronics "Obsolete Products" (508) 462-9332

Norwood Gerber Electronics (617) 769-6000

Peabody
Hamilton/Hallmark
(508) 532-3701 Time Electronics (508) 532-9900

Tyngsboro Port Electronics (508) 649-4880

Wilmington Anthem Electronics (508) 657-5170

Zeus Elect. an Arrow Co. (508) 658-0900

MICHIGAN
Grand Rapids
Pioneer Standard
(616) 698-1800

Novi
Hamilton/Hallmark (313) 347-4271

Plymouth
Pioneer Standard (313) 416-2157

Wyoming
R. M. Electronics, Inc. (616) 531-9300

MINNESOTA
Bloomington Hamilton/Hallmark (612) 881-2600

Eden Prairie
Anthem Electronics
(612) 944-5454

Pioneer Standard
(612) 944-3355

Edina
Time Electronics
(612) 943-2433

Thief River Falls
Digi-Key Corp.
"Catalog Sales Only"
(800) 344-4539

MISSOURI
Earth City
Hamilton/Hallmark (314) 291-5350

Manchester Time Electronics (314) 391-6444

NEW JERSEY
Cherry Hill Hamilton/Hallmark (609) 424-0110

Fairfield Hamilton/Hallmark (201) 575-3390 Pioneer Standard (201) 575-3510

Mailton Time Electronics (609) 596-6700

Mount Laurel Seymour Electronics (609) 235-7474

Parsippany Hamilton/Hallmark (201) 515-1641

Pine Brook Anthem Electronics (201) 227-7960

Wayne
Time Electronics
(201) 785-8250

NEW MEXICO
Albuquerque Alliance Electronics Inc. (505) 292-3360 Bell Industries (505) 292-2700 Hamilton/Hallmark (505) 828-1058

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

NEW YORK
Binghamton
Pioneer
(607) 722-9300

Buffalo
Summit Electronics (716) 887-2800

Commack
Anthem Electronics (516) 864-6600

Fairport
Pioneer Standard (716) 381-7070

Hauppauge Hamilton/Hallmark (516) 434-7490 Time Electronics (516) 273-0100

Port Chester Zeus Elect. an Arrow Co. (914) 937-7400

Rochester
Hamilton/Hallmark
(800) 475-9130

Summit Electronics
(716) 334-8110

Ronkonkoma
Hamilton/Hallmark
(516) 737-0600

Syracuse
Time Electronics (315) 432-0355

Westbury
Hamilton/Hallmark Export Div. (516) 997-6868

Woodbury
Pioneer Electronics (516) 921-8700 Seymour Electronics (516) 496-7474

NORTH CAROLINA
Morrisville
Pioneer Technology (919) 460-1530

Raleigh Hamilton/Hallmark (919) 872-0712

OHIO
Cleveland
Pioneer
(216) 587-3600

Columbus
Time Electronics
(614) 794-3301

Dayton
Bell Industries
(513) 435-8660

Bell Industries-Military
(513) 434-8231

Hamilton/Hallmark
(513) 439-6735

Pioneer Standard
(513) 236-9900

OKLAHOMA
Tulsa
Hamilton/Hallmark
(918) 254-6110

Pioneer Standard
(918) 665-7840

Radio Inc.
(918) 587-9123

OREGON
Beaverton
Anthem Electronics
(503) 643-1114

Bell Industries
(503) 644-3444

Hamilton/Hallmark
(503) 526-6200

Portland
Time Electronics
(503) 684-3780

PENNSYLVANIA
Horsham
Anthem Electronics (215) 443-5150 Pioneer Technology (215) 674-4000

Mars
Hamilton/Hallmark
(412) 281-4150

Pittsburgh
Pioneer Standard
(412) 782-2300

TEXAS
Austin
Hamilton/Hallmark
(512) 258-8848

Minco Technology Labs.
(512) 834-2022

Pioneer Standard
(512) 835-4000

Time Electronics
(512) 346-7346

Carroliton
Zeus Elect. an Arrow Co.
(214) 380-6464

Dallas
Hamilton/Hallmark
(214) 553-4300

Pioneer Standard
(214) 386-7300

Houston
Hamilton/Hallmark
(713) 781-6100

Pioneer Standard
(713) 495-4700

Richardson
Anthem Electronics
(214) 238-7100

Time Electronics
(214) 644-4644

UTAH
Midvale Bell Industries (801) 255-9611

Salt Lake City Anthem Electronics (801) 973-8555 Hamilton/Hallmark (801) 266-2022

West Valley Time Electronics (801) 973-8494

WASHINGTON
Bothell Anthem Electronics (206) 483-1700

Kirkland Time Electronics (206) 820-1525

Redmond Bell Industries (206) 867-5410 Hamilton/Hallmark (206) 820-1525

WISCONSIN
Brookfield Pioneer Electronics (414) 784-3480

Mequon
Taylor Electric
(414) 241-4321

New Berlin Hamilton/Hailmark (414) $780-7200$

Waukesha
Bell Industries (414) 547-8879 Hamilton/Hallmark (414) $784-8205$

CANADA
WESTERN PROVINCES
Burnaby
Hamilton/Hallmark
(604) 420-4101

Semad Electronics
(604) 451-3444

Calgary
Electro Sonic Inc.
(403) 255-9550 Semad Electronics (403) 252-5664 Zentronics (403) 295-8838

Edmonton
Zentronics
(403) 482-3038

Markham
Semad Electronics Ltd. (416) 475-8500

Richmond
Electro Sonic Inc.
(604) 273-2911

Zentronics (604) 273-5575

Winnipeg
Zentronics
(204) 694-1957

EASTERN PROVINCES
Mississauga
Hamilton/Hallmark
(416) 564-6060

Time Electronics
(416) 672-5300

Zentronics
(416) 507-2600

Nepean
Hamilton/Hallmark
(613) 226-1700

Zentronics (613) 226-8840

Ottawa Electro Sonic Inc. (613) 728-8333 Semad Electronics (613) 727-8325

Pointe Claire Semad Electronics (514) 694-0860

Ville St. Laurent Hamilton/Hallmark (514) 335-1000

Zentronics (514) 737-9700

Willowdale ElectroSonic Inc. (416) 494-1666

Winnipeg
Electro Sonic Inc. (204) 783-3105
$\square$

## Cyational <br> Semiconductor

National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052-8090
For sales, literature and technical support for North America, please contact the National Semiconductor Customer Response Group at 1-800-272-9959.

## SALES OFFICES

## CANADA

National Semiconductor
5925 Airport Pd.
Suite 615
Mississauga, Ontario L4V 1W1
Tel: (416) 678-2920
Fax: (416) 678-2535

## PUERTO RICO

National Semiconductor
La Electronica Bldg
Suite 312, R.D. \# 1 KM 14.5
Rio Piedias, Puerto Rico 00927
Tel: (809) 758-9211
Fax: (809) 763-6959

## INTERNATIONAL OFFICES

National Semiconductor
(Australia) Pty, Ltd.
16 Business Park Dr.
Notting Hill, VIC 3168
Australia
Tel: (3) 558-9999
Fax: (3) 558-9998
National Semiconductores
Do Brazill Ltda.
Av. Brig. Faria Lima, 1409
6 Andar
Cep-01451, Paulistano,
Sao Paulo, SP
Brazil
Tel: (55-11) 212-5066
Telex: 391-1131931 NSBR BR
Fax: (55-11) 212-1181
National Semiconductor
Bulgaria
P.C.I.S.A.

Dondukov Bld. 25/3
Sofia 1000
Bulgaria
Tel: (02) 880116
Fax: (02) 80.3618
National Semiconductor
(UK) Lid.
Valdemarsgade 21
DK-4100 Ringsted
Denmark
Tel: (57) 672080
Fax: (57) 672082

National Semiconductor (UK) Ltd.
Mekaanikonkatu 13
SF-00810 Helsinki
Finland
Tel: (0) 759-1855
Fax: (0) 759-1393
National Semiconductor
France
Centre d'Affaires "La Boursidière"
Bâtiment Champagne
BP 90
Route Nationale 186
F-92357 Le Plessis Robinson
Paris, France
Tel: (01) 40-94-88-88
Telex: 631065
Fax: (01) 40-94-88-11
National Semiconductor
France
Batiment ZETA-S.A. Courtaboeuf
3, Avenue du Canada
91966 LES ULIS Cedex 16
Tel: 33-1 69183700
Fax: 33-1 69183769
National Semiconductor
GmbH
Eschborner Landstrasse 130-132
D-60489 Frankfurt
Germany
Tel: (0-69) 7891090
Fax: (0-69) 78-94-38-5
National Semiconductor
GmbH
Industriestrasse 10
D-82256 Fürstenfeldbruck
Germany
Tel: (0-81-41) 103-0
Telex: 527649
Fax: (0-81-41) 10-35-06
National Semiconductor
GmbH
Untere Waldplätze 37
D-70569 Stuttgart
Germany
Tel: (07-11) 68-65-11
Fax: (07-41) 68-65-260

National Semiconductor Hong Kong Lid.
13th Floor, Straight Block
Ocean Centre
5 Canton Rd.
Tsimshatsui, Kowioon
Hong Kong
Tel: (852) 737-1600
Telex: 51292 NSHKL
Fax: (852) 736-9960
National Semiconductor
(UK) Lid.
Unit 2A
Clonskeagh Square
Clonskeagh Road
Dublin 14
treland
Tel: (01) 260-0022
Fax: (01) 283-0650.
National Semiconductor SpA
Strada 7, Palazzo R/3
1-20089 Rozzano-Milanotiori
Italy
Tel: (02) 57500300
Fax: (02) 57500400
National Semiconductor
Japan Ltd.
Sanseido Bldg. 5F
4-15-3, Nishi-shinjuku
Shinjuku-ku
Tokyo
Japan 160
Tel: (03) 3299-7001
Fax: (03) 3299-7000
National Semiconductor
(Far East) Ltd.
Korea Branch
13th Floor, Dai Han
Life Insurance 63 Building
60 , Yoido-dong, Youngdeungpo-ku
Seoul
Korea $150-763$
Tel: (02) 784-8051
Telex: 24942 NSAKLO
Fax: (02) 784-8054
Electronica NSC
de Mexico SA
Juventino Rosas No. 118-2
Col Guadalupe Inn
Mexico, 01020 D.F. Mexico
Tel: (525) 661-7155
Fax: (525) 661-6905

National Semiconductor
Benelux B.V.
Flevolaan 4
Postbus 90
1380 AB Weesp
The Netherlands
Te!: (02940) 304-48
Fax: (02940) 304-30
National Semiconductor
Asia Pacific Pte. Ltd.
200 Cantonment Road \# 13-01
Southpoint
Singapore 0208
Singapore
Tel: (65) 225-2226
Telex: NATSEMI RS 33877
Fax: (65) 225-7080
National Semiconductor
Calle Agustin de Foxa, 27 ( $9^{\circ} \mathrm{D}$ )
E-28036 Madrid
Spain
Tel: (01) 7-33-29-58
Fax: (01) 7-33-80-18
National Semiconductor $A B$
P.O. Box 1009

Grosshandlarvagen 7
S-12123 Johanneshov
Sweden
Tel: (08) 7228050
Fax: (08) 7229095
National Semiconductor
Alte Winterthurerstrasse 53
CH-8304 Wallisellen-Zürich
Switzerland
Tel: (01) 8-30-27-27
Fax: (01) 8-30-19-00
National Semiconductor
(Far East) Ltd.
Taiwan Branch
9th Floor, No. 18
Sec. 1, Chang An East Road
Taipei, Taiwan, R.O.C.
Tel: (02) 521-3288
Fax: (02) 561-3054
National Semiconductor

## (UK) Ltd.

The Maples, Kembrey Park
Swindon, Wiltshire SN2 6YX
United Kingdóm
Tel: (0793) 614141
Telex: 444674
Fax: (0793) 522180


[^0]:    $L=$ Low Logic Level

[^1]:    *All outputs loaded; thresholds on input associated with output under test.
    $\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.

[^2]:    -All outputs loaded; thresholds on input associated with output under test.
    $\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.
    Note: IcC for CGS54CT @ $25^{\circ} \mathrm{C}$ is identical to CGS74CT © $25^{\circ} \mathrm{C}$.

[^3]:    $L=$ Low Logic Level
    $H=$ High Logic Level $\mathrm{X}=$ Immaterial

[^4]:    $\mathrm{L}=$ Low Logic Level
    $H=$ High Logic Level
    $X=$ Immaterial

[^5]:    *Maximum test duration 2.0 ms, one output loaded at a time.

[^6]:    Note 1: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

[^7]:    $\mathrm{L}=$ Low Voltage Level
    $H=$ High Voltage Level
    X = Don't Care

[^8]:    ${ }^{*}$ Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

