# Embedded Controllers Databook 

# EMBEDDED CONTROLLERS DATABOOK 

1992 Edition

COP400 Family
COP800 Family
COPS Applications
HPCTM Family
HPC Applications
MICROWIRETM and MICROWIRE/PLUSTM Peripherals
Microcontroller Development Support
Appendices/Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

| ABiCTM | FACTTM | MICROWIRE/PLUSTM | SCXTM |
| :---: | :---: | :---: | :---: |
| AbuseabletM | FACT Quiet Series ${ }^{\text {TM }}$ | MOLETM | SERIES/800TM |
| AnadigTM | FAIRCADTM | MPATM | Series 900тм |
| ANS-R-TRANTM | Fairtech ${ }^{\text {TM }}$ | MSTTM | Series 3000TM |
| APPSTM | FAST ${ }^{\text {® }}$ | Naked-8TM | Series 32000 ${ }^{\text {® }}$ |
| ASPECTTM | FASTrTM | National ${ }^{(8)}$ | Shelf $ص$ Chek ${ }^{\text {TM }}$ |
| Auto-Chem DeflasherTM | 5-Star Service ${ }^{\text {TM }}$ | National Semiconductor® | Simple Switcher ${ }^{\text {TM }}$ |
| BCPTM | FlashtM | National Semiconductor | SofChek ${ }^{\text {TM }}$ |
| BI-FETTM | GENIXTM | Corp.* | SONICTM |
| BI-FET IITM | GNXTM | NAX 800 ${ }^{\text {cm }}$ | SPIRETM |
| BI-LINETM | GTOTM | Nitride Plus ${ }^{\text {TM }}$ | Staggered Refresh'm |
| BIPLANTM | HAMRTM | Nitride Plus Oxide ${ }^{\text {TM }}$ | STARTM |
| BLCTM | HandiScan ${ }^{\text {TM }}$ | NMLTM | Starlink ${ }^{\text {TM }}$ |
| BLXTM | HEX 3000'M | NOBUSTM | STARPLEXTM |
| BMACTM | HPCTM | NSC800 ${ }^{\text {TM }}$ | ST-NICTM |
| Brite-LiteTM | HyBaltm | NSCISETM | SuperATTM |
| BSITM | ${ }^{3} \mathrm{~L}$ (9) | NSX-16TM | Super-Block ${ }^{\text {TM }}$ |
| BSI-2TM | ICMTM | NS-XC-16TM | SuperChipTM |
| CDDTM | INFOCHEXTM | NTERCOM ${ }^{\text {™ }}$ | SuperScript ${ }^{\text {TM }}$ |
| CheckTrack ${ }^{\text {TM }}$ | Integral ISETM | NURAM ${ }^{\text {TM }}$ | SYS32TM |
| CIM ${ }^{\text {TM }}$ | Intelisplay ${ }^{\text {TM }}$ | OPALTM | TapePak ${ }^{\text {® }}$ |
| CIMBUSTM | ISETM | OXISSTM | TDSTM |
| CLASICTM | ISE/06TM | P2CMOSTM | TeleGate ${ }^{\text {TM }}$ |
| Clock $\sim$ Chek ${ }^{\text {TM }}$ | ISE/08TM | PC Master ${ }^{\text {TM }}$ | The National Anthem ${ }^{\text {® }}$ |
| COMBO ${ }^{\text {® }}$ | ISE/16TM | Perfect Watch ${ }^{\text {TM }}$ | TimeレChekTM |
| COMBO ITM | ISE32TM | Pharma-ChekTM | TINATM |
| COMBO IITM | ISOPLANARTM | PLANTM | TLCTM |
| COPSTM microcontrollers | ISOPLANAR-ZTM | PLANARTM | TrapezoidalTM |
| CRDTM | KeyScanTM | PLAYERTM | TRI-CODETM |
| DA4TM | LERICTM | Plus-2TM | TRI-POLYTM |
| Datachecker® | LMCMOSTM | Polycraft ${ }^{\text {m }}$ | TRI-SAFETM |
| DENSPAKTM | M ${ }^{2}$ CMOSTM | POSilink ${ }^{\text {TM }}$ | TRI-STATE ${ }^{\text {® }}$ |
| DIBTM | Macrobus ${ }^{\text {TM }}$ | POSitalker ${ }^{\text {TM }}$ | TROPICTM |
| DISCERN ${ }^{\text {TM }}$ | Macrocomponent ${ }^{\text {TM }}$ | Power + ControlTM | TURBOTRANSCEIVERTM |
| DISTILLTM | MAPLTM | POWERplanarTM | VIPTM |
| DNR ${ }^{\text {® }}$ | MAXI-ROM ${ }^{\text {® }}$ | QUAD3000'm | VR32TM |
| DPVMTM | Meat ${ }^{\text {Chek }}$ TM | QUIKLOOKTM | WATCHDOGTM |
| E2CMOSTM | MenuMaster ${ }^{\text {TM }}$ | RATTM | XMOSTM |
| ELSTARTM | Microbus ${ }^{\text {TM }}$ data bus | RICTM | XPUTM |
| Embedded System | MICRO-DACTM | RTX16TM | Z STARTM |
| ProcessortM | $\mu$ talker ${ }^{\text {TM }}$ | SABRTM | 883B/RETSTM |
| EPTM | Microtalker ${ }^{\text {TM }}$ | SCANTM | 883S/RETSTM |
| E-Z-LINKTM | MICROWIRETM | Scriptr ChekTM |  |

ABELTM is a trademark of Data I/O Corporation.
CP/MTM is a trademark of Digital Research Corporation.
DECTM, VAXTM and VMSTM are trademarks of Digital Equipment Corporation.
IBM ${ }^{\oplus}, \mathrm{PC}^{\oplus}, ~ \mathrm{PC}-\mathrm{AT}^{\circledR}$ and $\mathrm{PC}-\mathrm{XT}^{\circledR}$ are registered trademarks of International Business Machines Corporation.
iceMASTERTM is a trademark of MetaLink Corporation.
Microsoft ${ }^{T M}$ and MS-DOSTM are trademarks of Microsoft Corporation.
PAL ${ }^{8}$ is a registered trademark of and used under license from Advanced Micro Devices, Inc.
Sun ${ }^{(1)}$ is a registered trademark of Sun Microsystems.
SunOSTM is a trademark of Sun Microsystems.
TouchTone ${ }^{\text {TM }}$ is a trademark of Western Electric Co., Inc.
UNIX® is a registered trademark of AT \& T Bell Laboratories.
Z80® is a registered trademark of Zilog Corporation.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## Microcontroller Introduction

## Practical Solutions to Real Problems

Microcontrollers have always been driven by customer need rather than technological capability.
They were designed to meet specific needs with specific performance in specific applications with specific cost.

That also meant, however, that your choices were limited to what was available on the market-which meant possibly having to compromise your design objectives because you couldn't get exactly the microcontroller you needed.
No more.
Now you can get a microcontroller from National that spans a wide range of system solutions-to go almost anywhere your design imagination takes you.
Whether you need a low-cost 4-bit workhorse or a 16 -bit 30 MHz powerhouse, whether you want $1 / 2 \mathrm{kbyte}$ of ROM or over 64 kbytes, whether you're building a simple singing greeting card or a complex telecommunications network, we have a microcontroller for the job.
With on-board CPU, memory, internal logic, and I/Os, National microcontrollers are helping more and more designers lower system costs and shrink system size.
And as technology brings more peripheral functions onto the chip, including user-programmable memory, fast SRAM, timers, UARTs, comparators, A/D converters, and LAN interfaces, the microcontroller will become the cost-efficient choice for even such real-time "microprocessor" applications as laser printers, ISDN, and digital signal processing.
That's why National continues to lead the industry in the development of microcontroller technology.

That's why we have 8 -bit and 16 -bit controller cores.
That's why we're scaling our common $\mathrm{M}^{2}$ CMOSTM process for submicron feature sizes, hypermegahertz frequencies, and unparalleled performance levels.
That's why we offer you "Hot-Line" applications support and a 24-hour-a-day digital information service.
That's why we offer you MS DOS-based development tools and high-level-language (C) compilers
And that's why we've committed the full resources of our company to provide you with the most complete, most reliable, most cost-effective systems solution for all your needs.
This databook is a reflection of that committment.
It will give you an overview of microcontrollers in general and of National's microcontrollers in particular.
It will help you evaluate your microcontroller options from both a business perspective and an engineering perspective.
It will help you make reasoned judgements about selecting the best microcontroller for your needs.
And it will show you what the microcontroller future holds in store for all of us.

If you'd like more information, or you'd like to find out how to put a microcontroller to work in your own application, just contact your local National Semiconductor Sales Office.

## How to Select a Microcontroller

Microcontrollers have evoived far beyond their origins as control chips in calculators.
Today, microcontrollers can be the perfect solution for simplifying a wide range of designs. And for giving those designs a clear competitive advantage in the marketplace.
Whether used for simple logic replacement or as an integral part of a high performance system, a microcontroller can reduce system costs, shrink system size, and shorten system design cycles. And yet deliver performance often superior to "traditional" digital solutions.
Still, all microcontrollers are not created equal. And it's important to consider a number of factors before committing to a particular device:

1. Is the microcontroller optimized for your specific application in terms of speed, performance, features, and cost?
2. Is it code-efficient, and based on a true microcontroller architecture for the highest performance and efficiency?
3. Is it fabricated in the most advanced CMOS process technology, and is it fully scalable to maintain its performance edge in the future?
4. Is it supported by a comprehensive family of development tools that run on standard platforms such as the IBM-PC?
5. Is it backed by a dedicated team of professionals who are available not only to provide expert training for new users, to get them on-line quickly and efficiently, but also to provide technical guidance for even the most experienced user?
6. Is it designed for the future, with the capability of expanding on-chip functionality.
If you answered "yes" to all these questions, then you already know that there's only one company with the product depth and technology capability to provide you with a microcontroller optimized for your specific application.
National Semiconductor.

| You'll find National Microcontrollers in: |
| :--- |
| Laser Printers |
| Disc Controllers |
| Telecommunications Systems |
| Keyboards |
| Airplane Multiplex Systems |
| Car Radios |
| Engine Controi Systems |
| Anti-Skid Brake Systems |
| Armaments |
| Factory Automation |
| Medical Equipment |
| Fuses |
| Scales |
| Refrigerators |
| Security Systems |
| Garage Door Openers |
| Camera Aperture Controls |
| Office Copiers |
| Cable TV Converters |
| Televisions |
| Video Recorders |
| Solar Heating Controls |
| Thermostats |
| Climate Control Systems |
| Intelligent Toys |
| Kitchen Timers |

## Why Select a National Microcontroller

National has created the most complete selection of 4 -, 8-, and 16 -bit microcontrollers of any company in the industry. Which means that no matter what the specific needs of your application are, you can find a National microcontroller to meet them.

Our COP800 family offers low-cost, feature-rich, 8 -bit solutions.
And our High Performance microController (HPCTM) family offers the highest performance with the world's fastest 16bit CMOS solution.

Our COP400 family offers the lowest-cost, 4-bit solutions for timing, counting, and control functions.

## Microcontroller Family of Products



With a full range of performance- and feature-options, National's microcontroller families can be customized to meet the needs of your specific application.

### 1.0 COMMON FEATURES FOR A CUSTOM FIT

All our microcontrollers are designed to provide not just a one-time-only solution, but a continuum of solutions to meet the changing demands of your product and the marketplace.
Our COP400 family, for example, which consists of over 60 devices, is designed with a common instruction set, so you can migrate from one member of the family to others without having to recode, so you can take efficient advantage of the application-specific flexibility of the COP400 family's programmable I/O options.
Our COP800 and HPC families, on the other hand, are each designed around a common CPU core that then can be surrounded by a variety of standard functional building blocks such as RAM, ROM, user programmable memory, fast SRAM, DMA, UART, comparator, A/D, HDLC, and I/O.

This unique core approach allows us to offer you a microcontroller with the exact combination of CPU power and peripheral function you need for your specific application. So you don't have to compromise your design parameters by using an inappropriate device, and you don't have to compromise your cost parameters by paying for performance and features you don't need.
This core concept also allows us to bring new microcontroller products to market fast and at a lower cost to help you keep pace with the rapidly changing conditions in your own market.
And it allows us to implement designs for both the COP800 and the HPC cores, for the highest levels of integration and flexibility in your own proprietary design.


TL/XX/0071-2

### 2.0 TRUE MICROCONTROLLER ARCHITECTURE

Our microcontrollers are designed as true controllers, not modified microprocessors.
The COP400 family is designed with a two-bus Harvard architecture; the COP800 family with a memory-mapped, modified Harvard architecture, and the HPC family with a memory-mapped, von Neumann architecture.
All three control-oriented families, however, are optimized for high code efficiency. Most instructions are only 1 byte long-yet each can typically execute several functions. This "function-dense" code provides a substantial increase in memory efficiency and processing speed.

### 3.0 ADVANCED PROCESS AND PACKAGING TECHNOLOGIES

National offers you not only the right microcontroller for your needs, but also the right process technology for your microcontroller.
COP400 devices are available in both high-speed NMOS and low-power CMOS fabrications, while the higher-performance COP800 and HPC families are both fabricated in National's advanced M²CMOS process.
$M^{2}$ CMOS. This double-metal CMOS process offers significant design advantages. It combines the speed of NMOS, the ruggedness of bipolar, and the low power consumption of bulk CMOS to produce fast, dense, highly efficient, highly scalable devices for a wide variety of integrated-circuit designs.
It's for these reasons that $\mathrm{M}^{2} \mathrm{CMOS}$ has become the standard process technology for all of National's advanced-
technology LSI and VLSI products, including microprocessors, gate arrays, standard cells, telecommunications devices, linear devices and, of course, microcontrollers.
Post-Metal Programming (PMP). This is a new process technology available from no other semiconductor manufacturer in the world. It offers the fastest, guaranteed prototype programmed-ROM turn-time in the industry.
PMP is a high-energy implantation process that allows microcontroller ROM to be programmed after final metallization.
This is a true innovation, because ROM is usually implemented in the second die layer, with nine or ten other layers then added on top. And that means the ROM pattern must be specified early in the production process, and completed prototype devices won't be available typically for six weeks. With PMP, however, dice can be fully manufactured through metallization and electrical tests (only the passivation layers need to be added), and held in inventory. Which means ROM can be programmed late in the production cycle, making prototypes available in only two weeks!
PMP allows you to adapt to fast-changing market conditions and to take maximum advantage of narrow windows of opportunity.
And shorter production lead times can simplify your inventory control and reduce safety stock by up to $20 \%$, giving you significant cost reductions.
Currently, Post-Metal Programming is available for selected members of the COP400 family, and will be expanded to the COP800 and HPC familes in the near future.

Military versions. All National microcontrollers have CMOS parts available in the full military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ).
In addition, parts are available that have been certified under MIL-STD-883, Rev. C, the most rigorous non-JAN screening flow in the electronics industry.
Packaging. One major reason that National microcontrollers demonstrate such consistently high levels of reliability is that we've developed special advanced packaging processes to protect the die.
For example, we've designed a unique leadframe with "locking holes" that helps block any penetrating moisture from reaching the die itself.
And the leadframes themselves are made of an unusual high-strength copper alloy that has a lower thermal resistance ( $\theta_{\mathrm{JA}}$ ) than typical Alloy 42-leadframes.
We've also employed a unique low-stress, high-purity epoxy molding compound for our packages, which gives them a coefficient of expansion that nearly matches that of the leadframes. As a result, many of our microcontrollers are also offered in plastic packages for military-temperaturerange operation.
Reliability is built-in at the die level as well. Our $\mathrm{M}^{2} \mathrm{CMOS}$ microcontrollers are fabricated on dedicated lines at our world-class, six-inch wafer-fab facility in Arlington, Texas. With its Class-10 clean rooms and automated-handling system, Arlington has set a standard of reliability equalled by few other companies in the industry.
And this reliability is available to you in a wide variety of microcontroller packages, ranging in size from 20 to 84 pins.
Package types include plastic and ceramic DIPs, small outline (S.O.) surface mounts, plastic and ceramic leaded chip carriers, and pin grid arrays.
Or, you can select the world's most advanced, high-density packaging option, TapePakTM.
TapePak comines the advantages of an automated tape-and-reel-type delivery system with built-in testing pads for reliability and a unique plastic package carrier. The result is a surface-mounted package that can be as small as $1 / 10$ the size of conventional surface mounts, with lead spacings of 20 mils.

### 4.0 FULL DEVELOPMENT SUPPORT

Even the right microcontroller, of course, is useless without the right development tool to put that controller to work in your application.
That's why National offers you a full range of development support. Ready-to-run evaluation boards. Emulators. Software. Prototyping devices. Training and seminars for beginning and advanced users. Everything you need to take your design from concept to reality.
And you don't need an expensive, dedicated, development environment to do it. With our development systems, a standard IBM PC becomes a full-featured platform.
And with our comprehensive library of prewritten routines, from keyboard scanners to Fast Fourier Transforms, you can reduce software programming to a minimum. This "user-friendly" service can help you bring your design to market quickly and cost-effectively.

### 5.0 FULL APPLICATIONS SUPPORT

At National, we believe that applications support should be immediate and "hands-on".
That's why we established the unique Dial-A-Helper program.
With a computer, modem, and telephone, you can tie directly into our Microcontroller Applications Group for fast, direct assistance in developing your design.
You can leave messages on our electronic bulletin board for our Applications Engineers, who will respond to you directly. You can access applications files.
You can download those files for later reference.
Or, if you're having a real problem, you can actually turn the control of your Microcontroller On-Line Emulator development system over to our engineering staff, who can perform remote diagnostic routines to locate and eliminate any bugs.
The point is, when you buy a microcontroller from National, you're buying more than silicon-you're buying the commitment of an entire company of dedicated professionals who share a single goal: to help you put that silicon to work.

### 6.0 THE FUTURE

National's microcontrollers were designed to meet two objectives: to adapt to your evolving needs, and to adapt to evolving technology.
Both "evolutions," however, are leading to the same goal: the complete "system-on-chip" solution.
The key to achieving this goal, of course, is a common, advanced, scalable process technology.
That's why both the COP800 and HPC families are fabricated in our high-performance double-metal CMOS process. This is a highly scalable technology that can accommodate die shrinks to submicron feature sizes, increasing performance and cutting power consumption with each step.
Moreover, because $\mathrm{M}^{2} \mathrm{CMOS}$ is now the standard process technology for all new National LSI and VLSI devices, the COP800 and HPC cores are able to support one of the broadest range of functional blocks available from any semiconductor manufacturer-all aligned on the same set of design rules.
So you can standardize your designs on just one or two core processors, and, as we introduce new technologies and functions, you can maintain that design knowledge base while taking advantage of these new, higher levels of functional integration.
And because National gives you the option of using standard parts or designing with our functional blocks-both supported by common design tools and a common pro-cess-you can create highly competitive, highly secure, highly optimized solutions in minimal space at minimal cost in minimal time.
And that's the name of the game.

## Product Status Definitions

Definition of Terms

| Data Sheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or <br> In Design | This data sheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First <br> Production | This data sheet contains preliminary data, and supplementary data will <br> be published at a later date. National Semiconductor Corporation <br> reserves the right to make changes at any time without notice in order <br> to improve design and supply the best possible product. |
| No <br> Identification <br> Noted | Full <br> This data sheet contains final specifications. National Semiconductor <br> Corporation reserves the right to make changes at any time without <br> notice in order to improve design and supply the best possible product. |  |

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

## Table of Contents

Alphanumeric Index ..... xiiSection 1 COP400 FamilyCOP400 Family1-3
ROM'd Devices
COP224C/COP225C/COP226C/COP244C/COP245C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-8
COP410C/COP411C/COP310C/COP311C Single-Chip CMOS Microcontrollers ..... 1-26
COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers ..... $1-41$
COP413L/COP313L Single-Chip Microcontrollers ..... 1-59
COP413C/COP413CH/COP313C/COP313CH Single-Chip CMOS Microcontrollers ..... 1-72
COP414L/COP314L Single-Chip N-Channel Microcontrollers ..... $1-86$
COP420/COP421/COP422/COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers ..... 1-101
COP420L/COP421L/COP422L/COP320L/COP321L/COP322L Single-Chip N-Channel Microcontrollers ..... 1-125
COP424C/COP425C/COP426C/COP324C/COP325C/COP326C and COP444C/COP445C/COP344C/COP345C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-152
COP444L/COP445L/COP344L/COP345L Single-Chip N-Channel Microcontrollers ..... 1-172
ROMless Devices
COP401L ROMless N-Channel Microcontroller ..... 1-196
COP401L-X13/COP401L-R13 ROMless N-Channel Microcontrollers ..... 1-210
COP402-5 ROMless N-Channel Microcontroller ..... 1-223
COP404C ROMless CMOS Microcontroller ..... 1-240
COP404LSN-5 ROMless N-Channel Microcontroller ..... 1-257
COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers ..... 1-271
Section 2 COP800 Family
COP800 Family ..... 2-3COP620C/COP622C/COP640C/COP642C/COP820C/COP822C/COP840C/COP842C/COP920C/COP922C/COP940C/COP942C Single-Chip microCMOSMicrocontrollers2-5
COP820CJ/COP822CJ/COP823CJ Single-Chip microCMOS Microcontrollers ..... 2-27
COP8640C/COP8642C/COP8620C/COP8622C/COP86L20C/COP86L22C/ COP86L40C/COP86L42C Single-Chip microCMOS Microcontrollers ..... 2-53
COP680C/COP681C/COP880C/COP881C/COP980C/COP981C Microcontrollers ..... 2-75
COP688CL/COP684CL/COP888CL/COP884CL/COP988CL/COP984CL Single-Chip microCMOS Microcontrollers ..... 2-98
COP888CF/COP884CF/COP988CF/COP984CF Single-Chip microCMOS Microcontrollers ..... 2-133
COP888CG/COP884CG Single-Chip microCMOS Microcontrollers ..... 2-167
COP688EG/COP684EG/COP888EG/COP884EG Single-Chip microCMOS Microcontroliers ..... 2-203
COP688CS/COP684CS/COP888CS/COP884CS/COP988CS/COP984CS Single-Chip microCMOS Microcontrollers ..... 2-243
COP8780C/COP8781C/COP8782C Single-Chip EPROM/OTP Microcontrollers ..... 2-283
COP842CMH Microcontroller Emulator ..... 2-300
COP880CMH/COP881CMH Microcontroller Emulators ..... 2-307
COP8640CMH/COP8642CMH Microcontroller Emulators ..... 2-316
COP888CLMH Single-Chip microCMOS Microcontroller Emulator ..... 2-325
COP888CFMH Single-Chip microCMOS Microcontroller Emulator ..... 2-334

## Table of Contents ${ }_{\text {(Continued) }}$

Section 2 COP800 Family (Continued)COP888CGMH/COP884CGMH/COP888EGMH Single-Chip microCMOSMicrocontroller Emulators2-344
COP820CJMH/COP822CJMH Single-Chip microCMOS Microcontrollers ..... 2-354
COP888CSMH microCMOS Microcontroller Emulator ..... 2-363
Section 3 COPS Applications
COP Brief 2 Easy Logarithms for COP400 ..... 3-3
COP Brief 6 RAM Keep-Alive ..... 3-14
COP Note 1 Analog to Digital Conversion Techniques with COPS Family Microcontrollers ..... 3-15
COP Note 4 The COP444L Evaluation ..... 3-47
COP Note 5 Oscillator Characteristics of COPS Microcontrollers ..... 3-52
COP Note 6 Triac Control Using the COP400 Microcontroller Family ..... 3-69
COP Note 7 Testing of COP400 Family Devices ..... 3-77
AB-3 Current Consumption in NMOS COPS Microcontrollers ..... 3-86
AB-4 Further Information on Testing of COPS Microcontrollers ..... 3-88
AB-6 COPS Interrupts ..... 3-90
AB-15 Protecting Data in Serial EEPROMs ..... 3-91
AN-326 A User's Guide to COPS Oscillator Operation ..... 3-93
AN-329 Implementing an 8-Bit Buffer in COPS ..... 3-97
AN-338 Designing with the NMC9306/COP494 a Versatile Simple to Use EEPROM ..... 3-101
AN-400 A Study of the Crystal Oscillator for CMOS-COPS ..... 3-107
AN-401 Selecting Input/Output Options on COPS Microcontrollers ..... 3-111
AN-440 New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix V.F. Display ..... 3-121
AN-452 MICROWIRE Serial Interface ..... 3-131
AN-454 Automotive Multiplex Wiring ..... 3-142
AN-521 Dual Tone Multiple Frequency (DTMF) ..... 3-146
AN-579 MICROWIRE/PLUS Serial Interface for COP800 Family ..... 3-155
AN-596 COP800 MathPak ..... 3-167
AN-607 Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers ..... 3-203
AN-662 COP800 Based Automated Security/Monitoring System ..... 3-210
AN-663 Sound Effects for the COP800 Family ..... 3-218
AN-666 DTMF Generation with a 3.58 MHz Crystal ..... 3-241
AN-673 2-Way Multiplexed LCD Drive and Low Cost A/D Converter Using V/F Techniques with COP8 Microcontrollers ..... 3-269
AN-681 PC MOUSE Implementation Using COP800 ..... 3-288
AN-714 Using COP800 Devices to Control DC Stepper Motors ..... 3-313
AN-734 MF2 Compatible Keyboard with COP8 Microcontrollers ..... 3-323
AN-739 RS-232C Interface with COP800 ..... 3-343
AN-749 Quadrature Signal Interface to a COP400 Microcontroller ..... 3-355
Section 4 HPC Family
The 16-Bit HPC Family: Optimized for Performance ..... 4-3
HPC16083/HPC26083/HPC36083/HPC46083/HPC16003/HPC26003/HPC36003/ HPC46003 High-Performance Microcontrollers ..... 4-6
HPC36164/HPC46164/HPC36104/HPC46104 High-Performance Microcontrollers with $A / D$ ..... 4-39
HPC16064/HPC26064/HPC36064/HPC46064/HPC16004/HPC26004/HPC36004/ HPC46004 High-Performance Microcontrollers ..... 4-75
HPC36400E/HPC46400E High-Performance Communications Microcontrollers ..... 4-108

## Table of Contents ${ }_{\text {(coninines) }}$

Section 4 HPC Family (Continued)
HPC167064/HPC467064 High-Performance Microcontrollers with a 16K UV Erasable CMOS EPROM ..... 4-134
HPC46100 High-Performance Microcontroller with DSP Capability ..... 4-165
Section 5 HPC Applications
AN-474 HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol ..... 5-3
AN-484 Interfacing Analog Audio Bandwidth Signals to the HPC ..... 5-11
AN-485 Digital Filtering Using the HPC ..... 5-21
AN-486 A Floating Point Package for the HPC ..... 5-36
AN-487 A Radix 2 FFT Program for the HPC ..... 5-89
AN-497 Expanding the HPC Address Space ..... 5-114
AN-510 Assembly Language Programming for the HPC ..... 5-125
AN-550 A Software Driver for the HPC Universal Peripheral Interface Port ..... 5-130
AN-551 The HPC as a Front-End Processor ..... 5-185
AN-552 Interfacing a Serial EEPROM to the National HPC16083 ..... 5-249
AN-561 ${ }^{2}$ C C -Bus-Interface with HPC ..... 5-266
AN-577 Extended Memory Support for HPC ..... 5-286
AN-585 High Performance Controller in Information Control Applications ..... 5-330
AN-586 Pulse Width Modulation Using HPC ..... 5-338
AN-587 C in Embedded Systems and the Microcontroller World ..... 5-346
AN-593 HPC16400 A Communication Microcontroller with HDLC Support ..... 5-352
AN-603 Signed Integer Arithmetic on the HPC ..... 5-362
AN-643 EMI/RFI Board Design ..... 5-374
AN-736 Interfacing the HPC46064 to the DP83200 FDDI Chip Set ..... 5-391
AN-786 LCD Direct Drive Using HPC ..... 5-397
AN-798 Improved UART Clocking Techniques on New Generation HPCs ..... 5-413
Section 6 MICROWIRE and MICROWIRE/PLUS Peripherals MICROWIRE and MICROWIRE/PLUS: 3-Wire Serial Interface ..... 6-3
COP472-3 Liquid Crystal Display Controller ..... 6-7
Section 7 Microcontroller Development Support Development Support ..... 7-3
COP400 Microcontroller Development Support ..... 7-5
COP800 Development System ..... 7-12
HPC Microcontroller Development System ..... 7-22
HPC Software Support Package ..... 7-35
ISDN Basic Rate Interface Software for the HPC16400 High Performance Data Communications Microcontroller ..... 7-45
Section 8 Appendices/Physical Dimensions
Surface Mount ..... 8-3
PLCC Packaging ..... 8-23
Physical Dimensions ..... 8-27
Bookshelf
Distributors

## Alpha-Numeric Index

AB-3 Current Consumption in NMOS COPS Microcontrollers ..... 3-86
AB-4 Further Information on Testing of COPS Microcontrollers ..... 3-88
AB-6 COPS Interrupts ..... 3-90
AB-15 Protecting Data in Serial EEPROMs ..... 3-91
AN-326 A User's Guide to COPS Oscillator Operation ..... 3-93
AN-329 Implementing an 8-Bit Buffer in COPS ..... 3-97
AN-338 Designing with the NMC9306/COP494 a Versatile Simple to Use EEPROM ..... 3-101
AN-400 A Study of the Crystal Oscillator for CMOS-COPS ..... 3-107
AN-401 Selecting Input/Output Options on COPS Microcontrollers ..... 3-111
AN-440 New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix V.F. Display ..... 3-121
AN-452 MICROWIRE Serial Interface ..... 3-131
AN-454 Automotive Multiplex Wiring ..... 3-142
AN-474 HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol ..... 5-3
AN-484 Interfacing Analog Audio Bandwidth Signals to the HPC ..... 5-11
AN-485 Digital Filtering Using the HPC ..... 5-21
AN-486 A Floating Point Package for the HPC ..... 5-36
AN-487 A Radix 2 FFT Program for the HPC ..... 5-89
AN-497 Expanding the HPC Address Space ..... 5-114
AN-510 Assembly Language Programming for the HPC ..... 5-125
AN-521 Dual Tone Multiple Frequency (DTMF) ..... 3-146
AN-550 A Software Driver for the HPC Universal Peripheral Interface Port ..... 5-130
AN-551 The HPC as a Front-End Processor ..... 5-185
AN-552 Interfacing a Serial EEPROM to the National HPC16083 ..... 5-249
AN-561 ${ }^{2}$ C $\mathrm{C}-\mathrm{Bus}$-Interface with HPC ..... 5-266
AN-577 Extended Memory Support for HPC ..... 5-286
AN-579 MICROWIRE/PLUS Serial Interface for COP800 Family ..... 3-155
AN-585 High Performance Controller in Information Control Applications ..... 5-330
AN-586 Pulse Width Modulation Using HPC ..... 5-338
AN-587 C in Embedded Systems and the Microcontroller World ..... 5-346
AN-593 HPC16400 A Communication Microcontroller with HDLC Support ..... 5-352
AN-596 COP800 MathPak ..... 3-167
AN-603 Signed Integer Arithmetic on the HPC ..... 5-362
AN-607 Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers ..... 3-203
AN-643 EMI/RFI Board Design ..... 5-374
AN-662 COP800 Based Automated Security/Monitoring System ..... 3-210
AN-663 Sound Effects for the COP800 Family ..... 3-218
AN-666 DTMF Generation with a 3.58 MHz Crystal ..... 3-241
AN-673 2-Way Multiplexed LCD Drive and Low Cost A/D Converter Using V/F Techniques with COP8 Microcontrollers ..... 3-269
AN-681 PC MOUSE Implementation Using COP800 ..... 3-288
AN-714 Using COP800 Devices to Control DC Stepper Motors ..... 3-313
AN-734 MF2 Compatible Keyboard with COP8 Microcontrollers ..... 3-323
AN-736 Interfacing the HPC46064 to the DP83200 FDDI Chip Set ..... 5-391
AN-739 RS-232C Interface with COP800 ..... 3-343
AN-749 Quadrature Signal Interface to a COP400 Microcontroller ..... 3-355
AN-786 LCD Direct Drive Using HPC ..... 5-397
AN-798 Improved UART Clocking Techniques on New Generation HPCs ..... 5-413
COP Brief 2 Easy Logarithms for COP400 ..... 3-3
COP Brief 6 RAM Keep-Alive ..... 3-14
Alpha-Numeric Index (Continued)
COP Note 1 Analog to Digital Conversion Techniques with COPS Family Microcontrollers ..... 3-15
COP Note 4 The COP444L Evaluation ..... 3-47
COP Note 5 Oscillator Characteristics of COPS Microcontrollers ..... 3-52
COP Note 6 Triac Control Using the COP400 Microcontroller Family ..... 3-69
COP Note 7 Testing of COP400 Family Devices ..... 3-77
COP86L20C Single-Chip microCMOS Microcontroller ..... 2-53
COP86L22C Single-Chip microCMOS Microcontroller ..... 2-53
COP86L40C Single-Chip microCMOS Microcontroller ..... 2-53
COP86L42C Single-Chip microCMOS Microcontroller ..... 2-53
COP224C Single-Chip CMOS Microcontroller ..... 1-8
COP225C Single-Chip CMOS Microcontroller ..... 1-8
COP226C Single-Chip CMOS Microcontroller ..... 1-8
COP244C Single-Chip CMOS Microcontroller ..... 1-8
COP245C Single-Chip CMOS Microcontroller ..... 1-8
COP310C Single-Chip CMOS Microcontroller ..... 1-26
COP310L Single-Chip N-Channel Microcontroller ..... 1-41
COP311C Single-Chip CMOS Microcontroller ..... 1-26
COP311L Single-Chip N-Channel Microcontroller ..... 1-41
COP313C Single-Chip CMOS Microcontroller ..... 1-72
COP313CH Single-Chip CMOS Microcontroller ..... 1-72
COP313L Single-Chip Microcontroller ..... 1-59
COP314L Single-Chip N-Channel Microcontroller ..... 1-86
COP320 Single-Chip N-Channel Microcontroller ..... 1-101
COP320L Single-Chip N-Channel Microcontroller ..... 1-125
COP321 Single-Chip N-Channel Microcontroller ..... 1-101
COP321L Single-Chip N-Channel Microcontroller ..... 1-125
COP322 Single-Chip N-Channel Microcontroller ..... 1-101
COP322L Single-Chip N-Channel Microcontroller ..... 1-125
COP324C Single-Chip CMOS Microcontroller ..... 1-152
COP325C Single-Chip CMOS Microcontroller ..... 1-152
COP326C Single-Chip CMOS Microcontroller ..... 1-152
COP344C Single-Chip CMOS Microcontroller ..... 1-152
COP344L Single-Chip N-Channel Microcontroller ..... 1-172
COP345C Single-Chip CMOS Microcontroller ..... 1-152
COP345L Single-Chip N-Channel Microcontroller ..... 1-172
COP400 Family ..... 1-3
COP400 Microcontroller Development Support ..... 7-5
COP401L ROMless N-Channel Microcontroller ..... 1-196
COP401L-R13 ROMless N-Channel Microcontroller ..... 1-210
COP401L-X13 ROMless N -Channel Microcontroller ..... 1-210
COP402-5 ROMIess N-Channel Microcontroller ..... 1-223
COP404C ROMless CMOS Microcontroller ..... 1-240
COP404LSN-5 ROMless N-Channel Microcontroller ..... 1-257
COP410C Single-Chip CMOS Microcontroller ..... 1-26
COP410L Single-Chip N-Channel Microcontroller ..... 1-41
COP411C Single-Chip CMOS Microcontroller ..... 1-26
COP411L Single-Chip N-Channel Microcontroller ..... 1-41
COP413C Single-Chip CMOS Microcontroller ..... 1-72
COP413CH Single-Chip CMOS Microcontroller ..... 1-72
COP413L Single-Chip Microcontroller ..... 1-59
COP414L Single-Chip N-Channel Microcontroller ..... 1-86

## Alpha-Numeric Index ${ }_{\text {(Conimued) }}$

COP420 Single-Chip N-Channel Microcontroller ..... 1-101
COP420L Single-Chip N-Channel Microcontroller ..... 1-125
COP420P Piggyback EPROM Microcontroller ..... 1-271
COP421 Single-Chip N-Channel Microcontroller ..... 1-101
COP421L Single-Chip N-Channel Microcontroller ..... 1-125
COP422 Single-Chip N-Channel Microcontroller ..... 1-101
COP422L Single-Chip N-Channel Microcontroller ..... 1-125
COP424C Single-Chip CMOS Microcontroller ..... 1-152
COP425C Single-Chip CMOS Microcontroller ..... 1-152
COP426C Single-Chip CMOS Microcontroller ..... 1-152
COP444C Single-Chip CMOS Microcontroller ..... 1-152
COP444CP Piggyback EPROM Microcontroller ..... 1-271
COP444L Single-Chip N-Channel Microcontroller ..... 1-172
COP444LP Piggyback EPROM Microcontroller ..... 1-271
COP445C Single-Chip CMOS Microcontroller ..... 1-152
COP445L Single-Chip N-Channel Microcontroller ..... 1-172
COP472-3 Liquid Crystal Display Controller ..... 6-7
COP620C Single-Chip microCMOS Microcontroller ..... 2-5
COP622C Single-Chip microCMOS Microcontroller ..... 2-5
COP640C Single-Chip microCMOS Microcontroller ..... 2-5
COP642C Single-Chip microCMOS Microcontroller ..... 2-5
COP680C Microcontroller ..... 2-75
COP681C Microcontroller ..... 2-75
COP684CL Single-Chip microCMOS Microcontroller ..... 2-98
COP684CS Single-Chip microCMOS Microcontroller ..... 2-243
COP684EG Single-Chip microCMOS Microcontroller ..... 2-203
COP688CL Single-Chip microCMOS Microcontroller ..... 2-98
COP688CS Single-Chip microCMOS Microcontroller ..... 2-243
COP688EG Single-Chip microCMOS Microcontroller ..... 2-203
COP800 Development System ..... 7-12
COP800 Family ..... 2-3
COP820C Single-Chip microCMOS Microcontroller ..... 2-5
COP820CJ Single-Chip microCMOS Microcontroller ..... 2-27
COP820CJMH Single-Chip microCMOS Microcontroller ..... 2-354
COP822C Single-Chip microCMOS Microcontroller ..... 2-5
COP822CJ Single-Chip microCMOS Microcontroller ..... 2-27
COP822CJMH Single-Chip microCMOS Microcontroller ..... 2-354
COP823CJ Single-Chip microCMOS Microcontroller ..... 2-27
COP840C Single-Chip microCMOS Microcontroller ..... 2-5
COP842C Single-Chip microCMOS Microcontroller ..... 2-5
COP842CMH Microcontroller Emulator ..... 2-300
COP880C Microcontroller ..... 2-75
COP880CMH Microcontroller Emulator ..... 2-307
COP881C Microcontroller ..... 2-75
COP881CMH Microcontroller Emulator ..... 2-307
COP884CF Single-Chip microCMOS Microcontroller ..... 2-133
COP884CG Single-Chip microCMOS Microcontroller ..... 2-167
COP884CGMH Single-Chip microCMOS Microcontroller Emulator ..... 2-344
COP884CL Single-Chip microCMOS Microcontroller ..... 2-98
COP884CS Single-Chip microCMOS Microcontroller ..... 2-243
COP884EG Single-Chip microCMOS Microcontroller ..... 2-203

## Alpha-Numeric Index ${ }_{\text {(Coninineed) }}$

COP888CF Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-133

COP888CFMH Single-Chip microCMOS Microcontroller Emulator .................................... 2-334
COP888CG Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-167
COP888CGMH Single-Chip microCMOS Microcontroller Emulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-344
COP888CL Single-Chip microCMOS Microcontroller ...................................................... . 2-98
COP888CLMH Single-Chip microCMOS Microcontroller Emulator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-325
COP888CS Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-243
COP888CSMH microCMOS Microcontroller Emulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-363
COP888EG Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-203
COP888EGMH Single-Chip microCMOS Microcontroller Emulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-344
COP920C Single-Chip microCMOS Microcontroller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
COP922C Single-Chip microCMOS Microcontroller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
COP940C Single-Chip microCMOS Microcontroller. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
COP942C Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 . 5
COP980C Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-75
COP981C Microcontroller . ................................................................................... . . 2-75
COP984CF Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-133
COP984CL Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-98
COP984CS Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-243
COP988CF Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-133
COP988CL Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-98
COP988CS Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-243
COP8620C Single-Chip microCMOS Microcontroller ................................................... 2-53
COP8622C Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53
COP8640C Single-Chip microCMOS Microcontroller ...................................................... . . 2-53
COP8640CMH Microcontroller Emulator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-316
COP8642C Single-Chip microCMOS Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53
COP8642CMH Microcontroller Emulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-316
COP8780C Single-Chip EPROM/OTP Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-283
COP8781C Single-Chip EPROM/OTP Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-283
COP8782C Single-Chip EPROM/OTP Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-283
Development Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-3
HPC Microcontroller Development System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-22
HPC Software Support Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-35
HPC16003 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
HPC16004 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75
HPC16064 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75
HPC16083 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
HPC26003 High-Performance Microcontroller . ............................................................ . . . 4-6
HPC26004 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75
HPC26064 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75
HPC26083 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
HPC36003 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
HPC36004 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75
HPC36064 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75
HPC36083 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
HPC36104 High-Performance Microcontroller with A/D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-39
HPC36164 High-Performance Microcontroller with A/D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-39
HPC36400E High-Performance Communications Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-108
HPC46003 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
HPC46004 High-Performance Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-75

## Alpha-Numeric Index ${ }_{\text {(Continued) }}$

HPC46064 High-Performance Microcontroller ..... 4-75
HPC46083 High-Performance Microcontroller ..... 4-6
HPC46100 High-Performance Microcontroller with DSP Capability ..... 4-165
HPC46104 High-Performance Microcontroller with A/D ..... 4-39
HPC46164 High-Performance Microcontroller with A/D ..... 4-39
HPC46400E High-Performance Communications Microcontroller ..... 4-108
HPC167064 High-Performance Microcontroller with a 16K UV Erasable CMOS EPROM ..... 4-134
HPC467064 High-Performance Microcontroller with a 16K UV Erasable CMOS EPROM ..... 4-134
ISDN Basic Rate Interface Software for the HPC16400 High Performance Data Communications Microcontroller ..... 7-45

Section 1
COP400 Family
Section 1 Contents
COP400 Family ..... 1-3
ROM'd Devices
COP224C/COP225C/COP226C/COP244C/COP245C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-8
COP410C/COP411C/COP310C/COP311C Single-Chip CMOS Microcontrollers ..... 1-26
COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers ..... 1-41
COP413L/COP313L Single-Chip Microcontrollers ..... 1-59
COP413C/COP413CH/COP313C/COP313CH Single-Chip CMOS Microcontrollers ..... 1-72
COP414L/COP314L Single-Chip N-Channel Microcontrollers ..... 1-86
COP420/COP421/COP422/COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers ..... 1-101
COP420L/COP421L/COP422L/COP320L/COP321L/COP322L Single-Chip N-Channel Microcontrollers ..... 1-125
COP424C/COP425C/COP426C/COP324C/COP325C/COP326C and COP444C/COP445C/COP344C/COP345C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-152
COP444L/COP445L/COP344L/COP345L Single-Chip N-Channel Microcontrollers ..... 1-172
ROMless Devices
COP401L ROMless N-Channel Microcontroller ..... 1-196
COP401L-X13/COP401L-R13 ROMless N-Channel Microcontrollers ..... 1-210
COP402-5 ROMless N-Channel Microcontroller ..... 1-223
COP404C ROMless CMOS Microcontroller ..... 1-240
COP404LSN-5 ROMless N-Channel Microcontroller ..... 1-257
COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers ..... 1-271

## The 4-Bit COP400 Family: Optimized for Low-Cost Control

National's COP400 family offers the broadest range of lowpriced, 4-bit microcontrollers on the market.

## Key Features

- High-performance 4-bit microcontroller
- $4 \mu \mathrm{~s}-16 \mu \mathrm{~s}$ instruction-cycle time
- ROM-efficient instruction set
- On-chip ROM from $0.5 k$ to $2 k$
- On-chip RAM from $32 \times 4$ to $160 \times 4$
- More than 60 compatible devices in family
- Common pin-outs
- NMOS and P2CMOSTm
- MICROWIRETM serial interface
- Wide operating voltage range: +2.4 V to +6.3 V
- Military temp range available: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- 20- to 28-pin packages
(incl. 20-, 24-pin SO and 28-pin PLCC)
And far from being "old technology," 4-bit microcontrollers are meeting significant market needs in more applications than ever before. In fact, National shipped more than 40 million 4-bit devices last year alone. The reason for the continuing strength of the COP400 family is its versatility. You can select from over 60 different, compatible devices. The first under $50 \phi$ microcontroller set a new standard of value for cost/performance. You can select devices with a wide variety of ROM and RAM combinations, from 0.5 k ROM and $32 \times 4$ RAM to $2 k$ ROM and $160 \times 4$ RAM.
And every COP400 family member shares the same powerful, ROM-efficient instruction set and the same pin-out, so you can migrate between devices without re-engineering.
And like all of National's microcontrollers, the COP400 can be optimized to meet your specific application needs, with a variety of I/O options, pin-outs, and package types, from DIPs to SMDs.
COPSTM microcontrollers can be used to replace discrete logic in high-volume consumer products and low-volume industrial products allowing you to add features, miniaturize and reduce component count.


## Key Applications

- Consumer electronics
- Automotive
- Industrial control
- Toys/games
- Telephones


## Wide Acceptance

COPS wide acceptance comes from innovative products. National has built on this established family with continued and enhanced devices.

- The first under-a-dollar microcontroller led to a broader range of automotive and consumer applications.
- The first high-speed, low-power CMOS microcontrollers with 0.5 k ROM provides design flexibility at low cost.
- The first microcontroller implementing MICROWIRE/ PLUSTM allowing two-way communication across only three lines.
- The first microcontroller implementing Post-Metal Programming (PMPTM) for quick turns prototyping and production.


## PMP

Post-Metal Programming (PMP), another NSC microcontroller first. Takes advantage of:

- Seasonal or volatile market demand
- Narrow windows of opportunity in highly competitive markets
- Simplified inventory control
- Reduced safety stock

Get all the advantages of custom-programmed microcontrollers with all the business advantages of low cost, quickturn prototyping and production.
The secret is an entirely new process technology called Post-Metal Programming.

PMP (Continued)

## INSIDE PMP

Post-Metal Programming is a high energy implantation process that allows the ROM layer of a microcontroller to be programmed after final metallization. That means every die layer can be fully fabricated, except for the passivation layers, and held in inventory. Then when you request a ROM pattern, a ROM implant mask is generated and the buried ROM layer is programmed with an ion beam.
The wafer is passivated and cut into dice which are then packaged on a quick-turn line.
So in as little as two weeks, you've got prototypes.
See COP400 Family of Microcontroller selection

## 4-WEEK PRE-PRODUCTION QUANTITIES

Wafer fab accounts for the majority of prototyping and production time for integrated circuits.
With PMP, however, the dice are essentially complete and in inventory.
So we can take your approved prototypes right into full production or small quantity pre-production in as little as four weeks.

## WINNING THE TIME-TO-MARKET RACE

The electronics market won't wait for anyone. If your competitors make a move, you've got to respond now.
You can't wait around for proof-of-design prototypes. Even a week can make a difference between success or failure. Between gaining market share or losing it. Between staying ahead of the other guys or falling behind. With PMP, you can stretch that lead by weeks. In fact, if you compare the quick-turn PMP process to conventional prototype-and-production timetables, you'll see that you can actually gain as much as $31 / 2$ months over your competitors!

## NO EXTRA COST

PMP is available at no extra cost.
Compare that with the traditional "alternative" for quick-turn prototyping of user-programmable ROM. EPROM and EEPROM can easily drive your unit costs up to as much as \$6!
And when you consider the additional cost-savings of being able to reduce your safety stock in inventory, knowing you can get quick-turns in a few weeks, the PMP process and

National Semiconductor microcontrollers not only make good engineering sense, they make good business sense.

## System Solutions

The COP400 family provides a flexible, cost-effective system solutions to all applications requiring timing, counting, or control functions.
And, bottom line, if a 4-bit controller can do the job, why pay more?

## Development Support

## DEVELOPMENT SYSTEM

The Microcomputer On-Line Emulator Development System is a low cost development system and emulator for COPs microcontroller products. The Development System consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the COP400 Development System is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem or to connect to other Development Systems in a multi-Development System environment.
The Development System can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.
See AN-456 for more information.

## HOW TO ORDER

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :--- | :--- | :--- | :--- | :--- |
| COP400 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COPS-PB1 | Personality Board | COP400 Personality Board <br> Users Manual | $420408189-001$ |
|  | MOLE-COPS-IBM | Assembler Software <br> for IBM | COP400 Software Users <br> Manual and Software Disk <br> PC-DOS <br> Communications Software <br> Users Manual | $4424409479-002$ |

## COP400 Family of Microcontrollers

| Commercial Temp Version $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Industrial Temp Version <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Military } \\ \text { Temp Version } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Technology | $\begin{gathered} \text { Description } \\ \hline \text { Memory } \\ \hline \end{gathered}$ |  | Features |  |  |  |  |  |  |  |  | Development Tools |  | Data <br> Sheet <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 1/0 |  | Interrupt | Stack | Time <br> Base <br> Counter | Micro Bus | Typ. 5V Operat. Power | $\left\|\begin{array}{c} \text { Max } \\ \text { Standby } \\ \text { at } 3.3 V \end{array}\right\|$ | $\left\|\begin{array}{c} \text { Slize } \\ \text { (Pins) } \end{array}\right\|$ | ROMIess Device | Piggyback |  |
|  |  |  |  | ROM (Bytes) | RAM (Digits) | $\begin{aligned} & 1 / O \\ & \text { Pins } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Serial } \\ 1 / 0 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| COP413L* | COP313L |  | NMOS Low Power | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 20 | $\begin{gathered} \text { COP401L- } \\ \times 13 / R 13 \end{gathered}$ |  | 1-59 |
| COP414L* | COP314L |  | NMOS Low Power | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 20 | COP401LN |  | 1-86 |
| COP410L | COP310L |  | NMOS Low Power | 0.5k | 32 | 19 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 24 | COP401LN |  | 1.41 |
| COP411L | COP311L |  | NMOS Low Power | 0.5k | 32 | 16 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 20 | COP401LN |  | 1-41 |
| COP413C | COP313C |  | CMOS Low Power | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1.72 |
| COP413CH | COP313CH |  | CMOS Hi Speed | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1-72 |
| COP410C | COP310C |  | CMOS Hi Speed | 0.5k | 32 | 19 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 24 | COP404CN | COP444CP | 1-26 |
| COP411C | COP311C |  | CMOS Hi Speed | 0.5k | 32 | 16 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1.26 |
| COP420 | COP320 |  | NMOS Hi Speed | 1.0k | 64 | 23 | Yes | 1 Source | 3 Level | Yes | No | 100 mW | N/A mW | 28 | COP402N-5 | COP420P | 1-101 |
| COP421 | COP321 |  | NMOS Hi Speed | 1.0k | 64 | 19 | Yes | No | 3 Level | Yes | No | 100 mW | N/A mW | 24 | COP402N-5 | COP420P | 1-101 |
| COP422 | COP322 |  | NMOS Hi Speed | 1.0k | 64 | 16 | Yes | No | 3 Level | Yes | No | 100 mW | N/A mW | 20 | COP402N-5 | COP420P | 1-101 |
| COP424C* | COP324C | COP224C (Note 1) | CMOS Hi Speed | 1.0k | 64 | 23 | Yes | 1 Source | 3 Level | Yes | Yes | 1 mW | 0.1 mW | 28 | COP404CN | COP444CP | 1-152 |
| COP425C* | COP325C | COP225C (Note 1) | CMOS Hi Speed | 1.0k | 64 | 19 | Yes | No | 3 Level | Yes | No | 1 mW | 0.1 mW | 24 | COP404CN | COP444CP | 1-152 |
| COP426C* | COP326C | COP226C (Note 1) | CMOS Hi Speed | 1.0k | 64 | 16 | Yes | No | 3 Level | Yes | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1-152 |
| COP420L* | COP320L |  | NMOS Low Power | 1.0k | 64 | 23 | Yes | 1 Source | 3 Level | Yes | Yes | 45 mW | 9.9 mW | 28 | COP404LSN-5 | COP444LP | 1-125 |
| COP421L* | COP321L |  | NMOS Low Power | 1.0k | 64 | 19 | Yes | No | 3 Level | Yes | No | 45 mW | 9.9 mW | 24 | COP404LSN-5 | COP444LP | 1-125 |
| COP422L* | COP322L |  | NMOS Low Power | 1.0k | 64 | 16 | Yes | No | 3 Level | Yes | No | 45 mW | 9.9 mW | 20 | COP404LSN-5 | COP444LP | 1-125 |
| COP444C* | COP344C | COP244C (Note 1) | CMOS Hi Speed | 2.0k | 128 | 23 | Yes | 1 Source | 3 Level | Yes | Yes | 1 mW | 0.1 mW | 28 | COP404CN | COP444CP | 1-152 |
| COP445C* | COP345C | COP245C (Note 1) | CMOS Hi Speed | 2.0k | 128 | 19 | Yes | No | 3 Level | Yes | No | 1 mW | 0.1 mW | 24 | COP404CN | COP444CP | 1-152 |
| COP444L | COP344L |  | NMOS Low Power | 2.0k | 128 | 23 | Yes | 1 Source | 3 Level | Yes | No | 65 mW | 9.9 mW | 28 | COP404LSN-5 | COP444LP | 1-172 |
| COP445L | COP345L |  | NMOS Low Power | 2.0k | 128 | 19 | Yes | No | 3 Leve! | Yes | No | 65 mW | 9.9 mW | 24 | COP404LSN-5 | COP444LP | 1-172 |

Note 1: Datasheet found on page 1-8.
*Microcontrollers available with Quick-Turns Post-Metal Programming (PMP)

The 4-Bit COP400 Family


## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

|  | Voice: <br> Modem: | (408) 721-5582 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (408) 739-1162 |  |  |
|  |  | Baud: | 300 or | 0 baud |
|  |  | Set-Up: | Length: | 8-bit |
|  |  |  | Parity: | None |
|  |  |  | Stop bit: | 1 |
|  |  | Operatio | 24 hrs., 7 | days |

Operation: 24 hrs., 7 days

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

DIAL-A-HELPER


TL/XX/0072-1

## General Description

The COP224C, COP225C, COP226C, COP244C and COP245C fully static, Single-Chip CMOS Microcontrollers are members of the COPSTM family, fabricated using dou-ble-poly, silicon gate microCMOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP224C and COP244C are 28 pin chips. The COP225C and COP245C are 24-pin versions (4 inputs removed) and COP226C is 20-pin version with $15 \mathrm{I} / \mathrm{O}$ lines. Standard test procedures and reliable high-density techniques provide the medium to large volume customers with a customized microcontroller at a low end-product cost. These microcontrollers are appropriate choices in many demanding control environments especially those with human interface.

## COP224C/COP225C/COP226C/COP244C/COP245C Single-Chip 1k and 2k CMOS Microcontrollers

## Features

■ Lowest power dissipation ( $600 \mu \mathrm{~W}$ typical)

- Fully static (can turn off the clock)
- Power saving IDLE state and HALT mode
- $4.4 \mu \mathrm{~s}$ instruction time
- $2 k \times 8$ ROM, $128 \times 4$ RAM (COP244C/COP245C)

■ $1 \mathrm{k} \times 8$ ROM, $64 \times 4$ RAM (COP224C/COP225C/ COP226C)

- 23 I/O lines (COP244C and COP224C)
- True vectored interrupt, plus restart
- Three-level subroutine stack

■ Single supply operation ( 4.5 V to 5.5 V )

- Programmable read/write 8 -bit timer/event counter
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE ${ }^{\circledR}$ outputs
- LSTTL/CMOS output compatible
- Software/hardware compatible with COP400 family
- Military temperature $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ operation

Block Diagram


FIGURE 1

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
6 V
Voltage at any Pin
Total Allowable Source Current
Total Allowable Sink Current
Total Allowable Power Dissipation
150 mW
DC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C},+4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Notes 4, 5) | Peak to Peak | 4.5 | $\begin{gathered} 5.5 \\ 0.25 V_{C C} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 1) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=4.4 \mu \mathrm{~s}$ <br> (tc is instruction cycle time) |  | 5 | mA |
| HALT Mode Current (Note 2) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz}$ |  | 200 | $\mu \mathrm{A}$ |
| Input Voltage Levels <br> $\overline{\text { RESET, CKI, }} \mathrm{D}_{0}$ (clock input) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage |  | -10 | +10 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels (except CKO) <br> LSTTL Operation <br> Logic High <br> Logic Low <br> CMOS Operation <br> Logic High <br> Logic Low | Standard Outputs $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $V_{C C}-0.2$ | $\begin{aligned} & 0.6 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| CKO Current Levels (As Clock Out) $\left.\begin{array}{ll} \text { Sink } & \div 4 \\ & \div 8 \\ & \div 16 \\ \text { Source } & \div 4 \\ & \div \\ & \div 8 \\ & \div 16 \end{array}\right\}$ | $\mathrm{CKI}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ $\mathrm{CKI}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | $\begin{gathered} 0.2 \\ 0.4 \\ 0.8 \\ -0.2 \\ -0.4 \\ -0.8 \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current per Pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKO (as HALT) |  |  | 50 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -10 | +10 | $\mu \mathrm{A}$ |

AC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C},+4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.5 \mathrm{~V}$ unless otherwise specified.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) |  | 4.4 | DC | $\mu \mathrm{S}$ |
| $\left.\begin{array}{ll}\text { Operating CKI } & \div 4 \text { mode } \\ \text { Frequency } & \div 8 \text { mode } \\ & \div 16 \text { mode }\end{array}\right\}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 1.8 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=3.6 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) | $\mathrm{f}_{1}=3.6 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time (Note 4) | $\mathrm{f}_{1}=3.6 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Instruction Cycle Time RC Oscillator (Note 4) | $\begin{aligned} & \mathrm{R}=30 \mathrm{k} \pm 5 \% \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 6 | 18 | $\mu \mathrm{S}$ |
| Inputs: (See Figure 3) (Note 4) $\mathrm{t}_{\text {SETUP }}$ <br> $t_{\text {HOLD }}$ | G Inputs SI Input All Others | $\begin{gathered} \mathrm{tc} / 4+0.8 \\ 0.33 \\ 1.9 \\ 0.4 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Output Propagation Delay $\mathrm{t}_{\mathrm{PD} 1}, \mathrm{t}_{\text {PDO }}$ | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ |  | 1.4 | $\mu \mathrm{S}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $\mathrm{V}_{\mathrm{CC}}$ with 5 K resistors. See current drain equation.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to VCC, L lines in TRI-STATE mode and tied to ground, all outputs low and tied to ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is not tested but guaranteed by design. Variation due to the device included.
Note 5: Voltage change must be less than 0.25 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
RETS COP244CX DC Parameters Test Conditions $5.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3 \mathrm{~V}$ Unless Otherwise Specified

| Symbol | Parameter (Note 1) | $\mathbf{V}_{\mathbf{C c}}$ | Conditions | Test \# | $\begin{gathered} \text { SBGRP } 1 \\ +25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { SBGRP } 2 \\ +125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline \text { SBGRP } 3 \\ -55^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | Drift <br> Limits <br> $\left(25^{\circ} \mathrm{C}\right)$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |  |
| IDD1 | Supply Current |  | $\begin{aligned} & V_{D D}=4 V, \\ & F_{I N}=64 \mathrm{kHz} \end{aligned}$ |  |  | 85 |  | 155 |  | 85 |  | $\mu \mathrm{A}$ |
| $\underline{\text { IDD2 }}$ | Halt Current |  | $\mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ |  |  | 35 |  | 125 |  | 35 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH} 1}$ <br> $V_{\text {IL1 }}$ <br> $\mathrm{V}_{\mathrm{IH} 2}$ <br> $V_{\text {IL2 }}$ | Input Voltage <br> Reset, CKI: <br> Logic High Logic Low All Other Inputs: Logic High Logic Low |  |  |  | $\begin{aligned} & 9 \mathrm{~V}_{\mathrm{CC}} \\ & 7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{array}{\|l\|} 1 V_{C C} \\ 2 V_{C C} \\ \hline \end{array}$ | $\begin{aligned} & 9 V_{C C} \\ & 7 V_{C C} \end{aligned}$ | $\begin{aligned} & 1 V_{C C} \\ & 2 V_{C C} \\ & \hline \end{aligned}$ | $\begin{aligned} & 9 \mathrm{VCC}_{\mathrm{CC}} \\ & 7 \mathrm{VCC} \end{aligned}$ | $\begin{array}{\|c\|} 1 \mathrm{~V}_{\mathrm{CC}} \\ 2 \mathrm{~V}_{\mathrm{CC}} \\ \hline \end{array}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\mathrm{VOH}_{1}$ <br> $V_{\text {OLI }}$ <br> $\mathrm{V}_{\mathrm{OH} 2}$ <br> $\mathrm{V}_{\mathrm{OL} 2}$ | Output Voltage LSTTL Operation: Logic High Logic Low CMOS Operation: Logic High Logic Low | $\begin{aligned} & 4.75 \mathrm{~V} \\ & 4.75 \mathrm{~V} \\ & 4.75 \mathrm{~V} \\ & 4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ |  | $\left.\begin{gathered} 2.7 \\ v_{C C}-0.2 \end{gathered} \right\rvert\,$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 2.7 \\ v_{C C}-0.2 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 2.7 \\ v_{\mathrm{CC}}-0.2 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ |  | $V$ $V$ $V$ $V$ |
| $\begin{array}{\|} \mathrm{IOH}_{\mathrm{OH}} \\ \mathrm{l}_{\mathrm{OL}} \\ \hline \end{array}$ | Output Current Logic High Logic Low | $\begin{aligned} & 3 \mathrm{~V} \\ & 3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}=0 \mathrm{~V} \\ & \mathrm{~V}=3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} -100 \\ 200 \\ \hline \end{gathered}$ |  | $\begin{gathered} -100 \\ 200 \\ \hline \end{gathered}$ |  | $\begin{gathered} -100 \\ 200 \\ \hline \end{gathered}$ |  |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\begin{aligned} & l_{\text {IN1 }} \\ & l_{\text {IN }} \end{aligned}$ | Input Leakage High-Z TRI-STATE or Open Drain |  |  |  | $\begin{gathered} -2.5 \\ -4 \end{gathered}$ | $\begin{gathered} 2.5 \\ 4 \end{gathered}$ | $\begin{gathered} -2.5 \\ -4 \end{gathered}$ | $\begin{gathered} 2.5 \\ 4 \end{gathered}$ | $\begin{gathered} -2.5 \\ -4 \end{gathered}$ | $\begin{gathered} 2.5 \\ 4 \end{gathered}$ |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| RETS COP244CX |  | DEVICE: COP244C-XXX/883 |  |  | FUNCTION: 4-BIT CMOS MICROCONTROLLER |  |  |  |  |  |  |  |

RETS COP244CX AC Parameters Test Conditions $5.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3 \mathrm{~V}$ Unless Otherwise Specified

| Symbol | Parameter | V cc | Conditions | Test\# | $\begin{gathered} \text { SBGRP } 9 \\ +25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { SBGRP } 10 \\ +125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { SBGRP } 11 \\ -55^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | Drift <br> Limits <br> ( $25^{\circ} \mathrm{C}$ ) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |  |
| ${ }^{\text {t }} \mathrm{C}$ | Instruction Cycle Time (Note 1) |  | Mode Divided by 8, $V_{D D}=3 V$ |  | 80 | 125 | 80 | 125 | 80 | 125 |  | $\mu \mathrm{s}$ |
| FIN | Operating Clock Frequency (Note 1) |  | $\begin{aligned} & V_{D D}=3 V \\ & 30 \% \leq \text { Duty Cycle } \leq 50 \% \end{aligned}$ |  | 64 | 100 | 64 | 100 | 64 | 100 |  | kHz |
|  | Inputs <br> tsetup (Note 2) tsetup-g inputs For SKGZ \& SKGBZ (Note 2) <br> $\mathrm{t}_{\text {HOLD }}$ (Note 1) |  | $V=4.5 \mathrm{~V}$ |  | 2 32 <br> 0.6 |  | $\begin{gathered} 2 \\ 32 \\ \\ 0.6 \end{gathered}$ |  | $\begin{gathered} 2 \\ 32 \\ 0.6 \\ \hline \end{gathered}$ |  |  | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| tPD1 <br> tpD2 | Output Prop Delay (Note 1) | 4.5 V | $\begin{aligned} & R_{\mathrm{L}}=5 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ |  | 6 |  | 6 |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| RETS COP244CX |  | DEVICE: COP244C-XXXD/883 |  | FUNCTION: 4-BIT CMOS MICROCONTROLLER |  |  |  |  |  |  |  |  |

Note 1: Parameter tested go-no-go only.
Note 2: Guaranteed by design and not tested.

## Connection Diagrams



Order Number COP226C-XXX/N See NS Molded Package Number N20A

Order Number COP226C-XXX/D
See NS Hermetic Package Number D20A
Order Number COP226C-XXX/WM See NS Surface Mount Package Number M20B

[^0]

TL/DD/8422-13
Order Number COP224C-XXX/V or COP244C-XXX/V
See NS PLCC Package Number V28A

Pin Descriptions

| Pin | Description |
| :--- | :--- |
| L7-LO | 8-bit bidirectional <br> port with TRI-STATE <br> G3-G0 |
|  | 4-bit bidirectional |
|  | I/O port |
| D3-D0 | 4-bit output port |
| IN3-INO | 4-bit input port |
|  | (28 pin package only) |
| SI | Serial input or |
|  | counter input |
| SO | Serial or general |
|  | purpose output |

## Functional Description

The internal architecture is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 ", when a bit is reset, it is a logic "0".
Caution:
The output options available on the COP224C/225C/226C and COP244C/245C are not the same as those available on the COP324C/325C/326C, COP344C/345C, COP424C/ 425C/426C and COP444C/445C. Options not available on the COP224C/225C/226C and COP244C/245C are: Option 2 value 2; Option 4 value 0; Option 5 value 1; Option 9 value 0 ; Option 17 value 1; Option 30, Dual Clock, all values; Option 32, MicrobusTM, all values; Option 33 values 2, 4, and 6; Option 34 all values; and Option 35 all values.

## PROGRAM MEMORY

Program Memory consists of ROM, 1024 bytes for the COP224C/225C/226C and 2048 bytes for the COP244C/ 245C. These bytes of ROM may be program instructions, constants or ROM addressing data.
ROM addressing is accomplished by an 11-bit PC register which selects one of the 8 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call or interrupt pushes the next PC address into the stack. Each return pops the stack back into the PC register.

## DATA MEMORY

Data memory consists of a 512-bit RAM for the COP244C/ 245 C , organized as 8 data registers of $16 \times 4$-bit digits.

| Pin | Description |
| :---: | :--- |
| SK | Logic controlied <br> clock output |
| CKI | Chip oscillator input <br> Oscillator output, <br> HALT I/O port or <br> general purpose input |
| RESET | Reset input <br> VCC |
| Most positive |  |
| GND | power supply |
|  | Ground |

RAM addressing is implemented by a 7 -bit B register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. Data memory consists of a 256-bit RAM for the COP224C/ $225 \mathrm{C} / 226 \mathrm{C}$, organized as 4 data registers of $16 \times 4$-bits digits. The B register is 6 bits long. Upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or $T$ counter or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.
The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit $Q$ latch or $T$ counter, to input 4 bits of L I/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register. A 4-bit adder performs the arithmetic and logic functions, storing the results in A . It also outputs a carry bit to the 1-bit $C$ register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.
The 8-bit $T$ counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instructions. This counter may be operated in two modes depending on a mask-programmable option: as a timer or as an external event counter. When the T counter overflows, an

## Functional Description (Continued)

overflow flag will be set (see SKT and IT instructions below). The T counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 7.
Four general-purpose inputs, IN3-INO, are provided.
The $D$ register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control.
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the L I/O port. Also, the contents of L may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with $A$.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
EN is an internal 4-bit register loaded by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:
0 . The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output equals the value of EN3. With ENO reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of

SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK outputs SKL ANDed with the instruction cycle clock.

1. With EN1 set, interrupt is enabled. Immediately following an interrupt, EN1 is reset to disable further interrupts.
2. With EN2 set, the L drivers are enabled to output the data in $Q$ to the L I/O port. Resetting EN2 disables the L drivers, placing the LI/O port in a high-impedance input state.
3. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected) SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to " 0 ".

## INTERRUPT

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once recognized as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.
b. An interrupt will be recognized only on the following conditions:

1. EN1 has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide has occurred on the $\mathbb{N}_{1}$ input.
3. A currently executing instruction has been completed.


TL/DD/8422-5
FIGURE 3. Input/Output Timing Diagrams (divide by 8 mode)

TABLE I. Enable Register Modes - Bits ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Shift Register | Input to Shift Register | Serial out | $\begin{aligned} & \text { If } \mathrm{SKL}=1, \mathrm{SK}=\text { clock } \\ & \text { If } \mathrm{SKL}=0, \mathrm{SK}=0 \end{aligned}$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK=SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK=SKL |

## Functional Description (Continued)

4. All successive transfer of control instructions and successive LBls have been completed (e.g. if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt service routine, since their popping of the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The instruction at hex address OFF must be a NOP.
e. An LEI instruction may be put immediately before the RET instruction to re-enable interrupts.

## INITIALIZATION

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 4 must be connected to the RESET pin (the conditions in Figure 4 must be met). The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the $\overline{R E S E T}$ input, providing it stays low for at least three instruction cycle times.
Note: If CKI clock is less than 32 kHz , the internal reset logic (option \# 29 = 1) MUST be disabled and the external RC circuit must be used.


Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, IL, T and G registers are cleared. The SKL latch is set, thus enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).

## TIMER

There are two modes selected by mask option:
a. Time-base counter. In this mode, the instruction cycle frequency generated from CKI passes through a 2-bit divide-by-4 prescaler. The output of this prescaler increments the 8 -bit T counter thus providing a 10 -bit timer. The prescaler is cleared during execution of a CAMT instruction and on reset.
For example, using a 3.58 MHz crystal with a divide-by-16 option, the instruction cycle frequency of 223.70 kHz increments the 10 -bit timer every $4.47 \mu \mathrm{~s}$. By presetting the counter and detecting overflow, accurate timeouts between $17.88 \mu \mathrm{~s}$ ( 4 counts) and 4.577 ms ( 1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.
b. External event counter. In this mode, a low-going pulse (" 1 " to " 0 ") at least 2 instruction cycles wide on the IN2 input will increment the 8 -bit $T$ counter.
Note: The IT instruction is not allowed in this mode.


TL/DD/8422-7

Crystal or Resonator

| Crystal <br> Value | Component Values |  |  |  |
| :--- | ---: | :---: | :---: | :---: |
|  | R1 | R2 | C1(pF) | C2(pF) |
| 32 kHz | 220 k | 20 M | 30 | $6-36$ |
| 455 kHz | 5 k | 10 M | 80 | 40 |
| 2.096 MHz | 2 k | 1 M | 30 | $6-36$ |
| 3.6 MHz | 1 k | 1 M | 30 | $6-36$ |

RC Controlled Oscillator

| $\mathbf{R}$ | C | Cycle <br> Time | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: | :---: |
| 30 k | 82 pF | $6-18 \mu \mathrm{~s}$ | 24.5 V |

Note: $15 k \leq R \leq 150 k$
$50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$
FIGURE 5. Oscillator Component Values

## Functional Description (Continued)

## HALT MODE

The COP244C/245C/224C/225C/226C is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by the HALT instruction or by forcing CKO high when it is mask-programmed as a HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The chip may be awakened by one of two different methods:

- Continue function: by forcing CKO low, if it mask-programmed as a HALT I/O port, the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
- Restart: by forcing the RESET pin low (see Initialization).
The HALT mode is the minimum power dissipation state.


## CKO PIN OPTIONS

a. Two-pin oscillator-(Crystal). See Figure 6a.

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. The HALT mode may be entered by program control (HALT instruction) which forces CKO high, thus inhibiting the crystal network. The circuit can be awakened only by forcing the RESET pin to a logic " 0 " (restart).
b. One-pin oscillator-(RC or external). See Figure $6 b$.

If a one-pin oscillator system is chosen, two options are available for CKO:

- CKO can be selected as the HALT I/O port. In that case, it is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and CKO output will stay high to keep the chip stopped if
the external driver returns to high impedance state. By forcing a low level to CKO, the chip will continue and CKO will stay low.
- As another option, CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction.


## OSCILLATOR OPTIONS

There are three basic clock oscillator configurations available as shown by Figure 5.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency optionally divided by 4,8 or 16.
b. External Oscillator. The external frequency is optionally divided by 4,8 or 16 to give the instruction cycle time. CKO is the HALT I/O port or a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4 . CKO is the HALT I/O port or a general purpose input.
Figure 7 shows the clock and timer diagram.

## COP245C AND COP225C 24-PIN PACKAGE OPTION

If the COP244C/224C is bonded in a 24-pin package, it becomes the COP245C/225C, illustrated in Figure 2, Connection diagrams. Note that the COP245C/225C does not contain the four general purpose IN inputs (IN3-INO). Use of this option precludes, of course, use of the IN options, interrupt feature, external event counter feature.
Note: If user selects the 24-pin package, options 9, 10, 19 and 20 must be selected as a " 2 ". See option list.

## COP226C 20-PIN PACKAGE OPTION

If the COP225C is bonded as 20 -pin device it becomes the COP226C. Note that the COP226C contains all the COP225C pins except $D_{0}, D_{1}, G_{0}$, and $G_{1}$.

## Block Diagram



FIGURE 6a. Halt Mode-Two-Pin Oscillator

Block Diagrams (Continued)


TL/DD/8422-9
FIGURE 6b. Halt Mode-One-Pin Oscillator


FIGURE 7. Clock and Timer

## Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.

TABLE II. Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| Internal Architecture Symbols |  |
| A | 4-bit accumulator |
| B | 7-bit RAM address register (6-bit for COP224C) |
| Br | Upper 3 bits of B (register address) |
|  | (2-bit for COP224C) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit carry register |
| D | 4-bit data output port |
| EN | 4-bit enable register |
| G | 4-bit general purpose I/O port |
| IL | two 1-bit (INO and IN3) latches |
| IN | 4-bit input port |
| L | 8-bit TRI-STATE I/O port |
| M | 4-bit contents of RAM addressed by B |
| PC | 11-bit ROM address program counter |
| Q | 8-bit latch for L port |
| SA,SB,SC | 11-bit 3-level subroutine stack |
| SIO | 4-bit shift register and counter |
| SK | Logic-controlled clock output |
| SKL | 1-bit latch for SK output |
| T | 8-bit timer |


| Instruction Operand Symbols |  |
| :---: | :---: |
|  | 4-bit operand field, $0-15$ binary (RAM digit select) |
| $r$ | 3(2)-bit operand field, 0-7(3) binary <br> (RAM register select) |
|  | 11-bit operand field, 0-2047 (1023) |
|  | 4-bit operand field, 0-15 (immediate data) |
| RAM (x) | RAM addressed by variable $x$ |
| ROM (x) | ROM addressed by variable $x$ |
| Operational Symbols |  |
| + | Plus |
|  | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
|  | Is equal to |
| $\bar{A}$ | One's complement of A |
| $\oplus$ | Exclusive-or |
| . | Range of values |

Table III provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

TABLE III. COP244C/245C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language <br> Code <br> (Binary) | Data Flow | Skip <br> Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |


| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | [0011 0001 ] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | \|0101 y | $A+y \rightarrow A$ | Carry | Add Immediate. Skip on Carry ( $y \neq 0$ ) |
| CASC |  | 10 | $\underline{0001 ~} 0000$ | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 10000\|0000 | $0 \rightarrow \mathrm{~A}$ | None | Clear A |
| COMP |  | 40 | $0100\|0000\|$ | $\bar{A} \rightarrow A$ | None | Ones complement of $A$ to $A$ |
| NOP |  | 44 | $0100\|0100\|$ | None | None | No Operation |
| RC |  | 32 | 1001110010 | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 10010 0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP244C/245C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\mathrm{ROM}\left(\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{PC}_{7: 0}$ | None | Jump Indirect (Notes 1, 3) |
| JMP | a | $\begin{gathered} 6- \\ -- \end{gathered}$ | $\frac{0110\|0\| a_{10: 8} \mid}{\left\|a_{7: 0}\right\|}$ | $\mathrm{a} \rightarrow \mathrm{PC}$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{\|1\| a_{6: 0} \mid}{\text { (pages } 2,3 \text { only) }} \\ \text { or } \\ \|11\| a_{5: 0} \mid \\ \text { (all other pages) } \end{gathered}$ | $\mathrm{a} \rightarrow \mathrm{PC}_{6: 0}$ $\mathrm{a} \rightarrow \mathrm{PC}_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- | \|10|a $\mathbf{a}_{5}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $\begin{aligned} & 6- \\ & -- \end{aligned}$ | $\begin{aligned} & \|0110\| 1\left\|\mathrm{a}_{10: 8}\right\| \\ & \mathrm{a}_{7: 0} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | \|0100|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 10100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 | 0011 0011 |  | None | HALT Processor |
|  |  | 38 | 0011 1000 |  |  |  |
| IT |  | 33 | 001110011 |  |  | IDLE till Timer |
|  |  | 39 | 0011/1001 |  | None | Overflows then Continues |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMT |  | 33 | 10011\|00111 | $\mathrm{A} \rightarrow \mathrm{T}_{7: 4}$ |  |  |
|  |  | 3F | \|0011 11111 | $\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{T}_{3: 0}$ | None | Copy A, RAM to T |
| CTMA |  | 33 | 001110011 | $\mathrm{T}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B})$ |  |  |
|  |  | 2 F | 0010\|1111 | $\mathrm{T}_{3: 0} \rightarrow \mathrm{~A}$ | None | Copy T to RAM, A |
| CAMQ |  | 33 | 001110011 | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | 001111100 | $\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| CQMA |  | 33 | 001110011 | $\mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Copy Q to RAM, A |
|  |  | 2 C | 0010\|1100 | $\mathrm{Q}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| LD | $r$ | -5 | $\underbrace{00\|r\| 0101 \mid}_{(r=0: 3)}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r,d | $\begin{gathered} 23 \\ -- \end{gathered}$ | $\begin{array}{\|l\|l\|l\|} \hline 0010 & 0011 \\ \hline 0 & r & d \\ \hline \end{array}$ | $\operatorname{RAM}(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | 1011 1111 | $\begin{aligned} & R O M\left(P C_{10: 8}, A, M\right) \rightarrow Q \\ & S B \rightarrow S C \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | 0 | 4 C | -0100\|1100 | $0 \rightarrow$ RAM $(B)_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | 0100\|01011 | $0 \rightarrow$ RAM $(B)_{1}$ |  |  |
|  | 2 | 42 | 0100\|0010 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | 0100/0011 | $0 \rightarrow$ RAM $(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4D | \|0100|1101 | $1 \rightarrow$ RAM $(\mathrm{B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | 0100\|0111 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{1}$ |  |  |
|  | 2 | 46 | 0100\|0110 | $1 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 4B | 10100\|1011 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |

Instruction Set (Continued)
TABLE III. COP244C/245C Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language <br> Code <br> (Binary) | Data Flow | Skip <br> Conditions | Description |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |

MEMORY REFERENCE INSTRUCTIONS (Continued)

| STII | y | $7-$ | 0111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate 1 and Increment Bd |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | r | $-6$ | $\frac{100\|r\| 0110 \mid}{(r=0: 3)}$ | $\begin{aligned} & \operatorname{RAM}(B) \longleftrightarrow A \\ & \operatorname{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with $r$ |
| XAD | r,d | 23 | $\begin{array}{\|l\|} \hline 0010 \\ \hline 00011 \mid \\ \hline 1\|r\| r d \\ \hline \end{array}$ | $R A M(r, d) \longleftrightarrow A$ | None | Exchange A with RAM <br> Pointed to Directly by r,d |
| XDS | r | -7 | $\frac{00\|r\| 0111 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd. Exclusive-OR Br with $r$ |
| XIS | r | -4 | $\begin{array}{\|l\|l\|l\|l\|} \hline 00 \mid r=0: 3) \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with $r$ |

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{REGISTER REFERENCE INSTRUCTIONS} <br>
\hline CAB \& \& 50 \& |0101|0000 \& $\mathrm{A} \rightarrow \mathrm{Bd}$ \& None \& Copy A to Bd <br>
\hline CBA \& \& 4E \& 0100|1110 \& $\mathrm{Bd} \rightarrow \mathrm{A}$ \& None \& Copy Bd to A <br>
\hline LBI \& r,d \& --

33

-- \& \begin{tabular}{c}

| $00\|r\|(d-1) \mid$ |
| :---: |
| $(r=0: 3:$ |
| $d=0,9: 15)$ |
| or | <br>


| 0011 | 0011 |
| :--- | :--- | :--- |
| $1\|r\| d$ |  |
| (any $r, ~ a n y ~$ | $d$ | <br>

\hline
\end{tabular} \& $r, d \rightarrow B$ \& Skip until not a LBI \& Load B Immediate with r,d (Note 6) <br>

\hline LEI \& y \& \[
$$
\begin{aligned}
& 33 \\
& 6-
\end{aligned}
$$

\] \& | $0011 \mid 0011$ |  |
| :---: | :---: |
| 0110 | y | \& $y \rightarrow E N$ \& None \& Load EN Immediate (Note 7) <br>

\hline XABR \& \& 12 \& 0001 0010 \& $\mathrm{A} \longleftrightarrow \mathrm{Br}$ \& None \& Exchange A with Br (Note 8) <br>
\hline \multicolumn{7}{|l|}{TEST INSTRUCTIONS} <br>
\hline SKC \& \& 20 \& 0010|0000 \& \& $\mathrm{C}=$ "1" \& Skip if C is True <br>
\hline SKE \& \& 21 \& 0010/0001 \& \& $\mathrm{A}=\mathrm{RAM}(\mathrm{B})$ \& Skip if A Equals RAM <br>

\hline SKGZ \& \& \[
$$
\begin{aligned}
& 33 \\
& 21
\end{aligned}
$$

\] \& | $0011 \mid 0011$ |
| :---: |
| 00010 | \& \& $\mathrm{G}_{3: 0}=0$ \& Skip if $G$ is Zero (all 4 bits) <br>

\hline SKGBZ \& 0
1
2

3 \& \[
$$
\begin{aligned}
& 33 \\
& 01 \\
& 11 \\
& 03 \\
& 13
\end{aligned}
$$

\] \& | 0011 | 0011 |
| :--- | :--- | :--- |
| 0000 | 0001 |
| 0001 | 0001 |
| 0000 | 0011 |
| 0001 | 0011 | \& 1st byte

2nd byte \& $$
\begin{aligned}
& \mathrm{G}_{0}=0 \\
& \mathrm{G}_{1}=0 \\
& \mathrm{G}_{2}=0 \\
& \mathrm{G}_{3}=0
\end{aligned}
$$ \& Skip if G Bit is Zero <br>

\hline SKMBZ \& $$
\begin{aligned}
& 0 \\
& 1 \\
& 2 \\
& 3
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 01 \\
& 11 \\
& 03 \\
& 13
\end{aligned}
$$

\] \& | 0000 | 00011 |
| :--- | :--- | :--- |
| 0001 | 0001 |
| 0000 | 0011 |
| 0001 | 0011 | \& \& \[

$$
\begin{aligned}
& \operatorname{RAM}(B)_{0}=0 \\
& \operatorname{RAM}(B)_{1}=0 \\
& \operatorname{RAM}(B)_{2}=0 \\
& \operatorname{RAM}(B)_{3}=0
\end{aligned}
$$
\] \& Skip if RAM Bit is Zero <br>

\hline SKT \& \& 41 \& 0100|0001| \& \& A time-base counter carry has occurred since last test \& Skip on Timer (Note 3) <br>
\hline
\end{tabular}

| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP244C/245C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011\|0011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | \|0010|1010 |  |  |  |
| ININ |  | 33 | \|0011|0011 | $\underline{N} \rightarrow$ A | None | Input IN Inputs to A |
|  |  | 28 | \|0010|1000 |  |  | (Note 2) |
| INIL |  | 33 | 10011 [0011 | $\mathrm{IL}_{3}, \mathrm{CKO},{ }^{\prime} 0$ ', $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 0010\|1001 |  |  | (Note 3) |
| INL |  | 33 | \|0011|0011 | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2 E | \|0010 1110 |  |  |  |
| OBD |  | 33 | 0011\|0011 | $B d \rightarrow D$ | None | Output Bd to D Outputs |
|  |  | 3E | -0011\|1110 |  |  |  |
| OGI | $y$ | 33 | 0011\|0011| | $y \rightarrow G$ | None | Output to G Ports |
|  |  | 5- | 0101 ${ }^{\text {y }}$ |  |  | Immediate |
| OMG |  | 33 | 10011\|0011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | \|0011|1010 |  |  |  |
| XAS |  | 4F | -0100\|1111 | A S SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 3) |
| Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit $A$ register. |  |  |  |  |  |  |
| Note 2: The ININ instruction is not available on the 24-pin packages since these devices do not contain the IN inputs. |  |  |  |  |  |  |
| Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below. |  |  |  |  |  |  |
| Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page. |  |  |  |  |  |  |
| Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2. |  |  |  |  |  |  |
| Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $9(10012)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112). |  |  |  |  |  |  |
| Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN , where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.) |  |  |  |  |  |  |

## XAS INSTRUCTION

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/seri-al-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10:PC8,A,M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC+1 $\rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of the PC as follows: $A \rightarrow P C 7: 4, R A M(B) \rightarrow P C 3: 0$, leaving PC10, PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes $\mathrm{SB} \rightarrow \mathrm{SC}$, the previous contents of SC are lost.
Note: LQID uses 2 instruction cycles if executed, one if skipped.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8,A,M. PC10,PC9 and PC8 are not affected by JID.
Note: JID uses 2 instruction cycles if executed, one if skipped.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.
Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:

CAMT ; load T counter
SKT ; skip if overflow flag is set and reset it
NOP

## IT INSTRUCTION

The IT (idle till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped. IT instruction is not allowed if the T counter is mask-programmed as an external event counter (option \#31 = 1).

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILO, CKO and 0 into A. The IL3 and ILO latches are set if a lowgoing pulse (" 1 " to " 0 ") has occurred on the IN3 and INO inputs since the last INIL instruction, provided the input
pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and ILO into A3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and INO lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, $a$ " 1 " will be placed in A2. AO is input into $A 1$. IL latches are cleared on reset. IL latches are not available on the COP245C/225C, and COP226C.

## INSTRUCTION SET NOTES

a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
c. The ROM is organized into pages of 64 words each. The Program Counter is a 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address 0FF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.
Note: The COP224C/225C/226C needs only 10 bits to address its ROM. Therefore, the eleventh bit (P10) is ignored.

## Power Dissipation

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal or resonator generated clock input will draw additional current. For example, a 500 kHz crystal input will typically draw $100 \mu \mathrm{~A}$ more than a squarewave input. An R/C oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate operating current drain.

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{CO}}=\mathrm{I}_{\mathrm{Q}}+\mathrm{V} \times 70 \times \mathrm{Fi}+\mathrm{V} \times 2400 \times \mathrm{Fi} / \mathrm{Dv} \text { where: } \\
& \mathrm{I}_{\mathrm{CO}}=\text { chip operating current drain in microamps } \\
& \mathrm{I}_{\mathrm{Q}}=\text { quiescent leakage current (from curve) } \\
& \mathrm{Fi}=\mathrm{CKI} \text { frequency in MegaHertz } \\
& \mathrm{V}=\mathrm{chip} \mathrm{~V}_{\mathrm{CC}} \text { in volts } \\
& \mathrm{Dv}=\text { divide by option selected }
\end{aligned}
$$

For example at 5 volts $\mathrm{V}_{\mathrm{Cc}}$ and 400 kHz (divide by 4)

$$
\begin{aligned}
& I_{C O}=120+5 \times 70 \times 0.4+5 \times 2400 \times 0.4 / 4 \\
& I_{C O}=120+140+1200=1460 \mu \mathrm{~A}
\end{aligned}
$$

## Power Dissipation (Continued)

If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

$$
\mathrm{Ici}=\mathrm{I}_{\mathrm{Q}}+\mathrm{V} \times 70 \times \mathrm{Fi}
$$

For example, at 5 volts $V_{C C}$ and 400 kHz

$$
\mid c i=120+5 \times 70 \times 0.4=260 \mu \mathrm{~A}
$$

The total average current will then be the weighted average of the operating current and the idle current:

$$
I t a=I_{C O} \times \frac{T o}{T o+T i}+I c i \times \frac{T i}{T o+T i}
$$

where: Ita = total average current
$\mathrm{I}_{\mathrm{CO}}=$ operating current
Ici=idle current
To $=$ operating time
Ti=idle time

## I/O OPTIONS

Outputs have the following optional configurations, illustrated in Figure 8:
a. Standard - A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL.
b. Open Drain - An N-channel device to ground only, allowing external pull-up as required by the user's application.
c. Standard TRI-STATE L Output - A CMOS output buffer similar to a. which may be disabled by program control.
d. Open-Drain TRI-STATE L Output - This has the N-channel device to ground only.

All inputs have the following option:
e. Hi-Z input which must be driven by the users logic.

All output drivers use two common devices numbered 1 to 2. Minimum and maximum current (lout and $\mathrm{V}_{\text {OUT }}$ ) curves are given in Figure 9 for each of these devices to allow the designer to effectively use these I/O configurations.

a. Standard Push-Pull Output

b. Open-Drain Output

c. Standard TRI-STATE "L" Output

d. Open Drain TRI-STATE
"L" Output


TL/DD/8422-11
e. Hi-Z Input

FIGURE 8. Input/Output Configurations

## Power Dissipation (Continued)



FIGURE 9. Input/Output Characteristics

## Option List

The COP244C/245C/224C/225C/COP226C mask-programmable options are assigned numbers which correspond with the COP244C/224C pins.
The following is a list of options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Caution:
The output options available on the COP224C/225C/226C and COP $244 \mathrm{C} / 245 \mathrm{C}$ are not the same as those available on the COP324C/325C/326C, COP344C/345C, COP424C/ 425C/426C and COP444C/445C. Options not available on the COP224C/225C/226C and COP244C/245C are: Option 2 value 2; Option 4 value 0 ; Option 5 value 1; Option 9 value 0 ; Option 17 value 1; Option 30, Dual Clock, all values; Option 32, Microbus, all values; Option 33 values 2 4, and 6; Option 34 all values; and Option 35 all values.
PLEASE FILL OUT THE OPTION TABLE on the next page. Photocopy the option data and send it in with your disk or EPROM.
Option 1=0: Ground Pin — no options available
Option 2: CKO Pin
$=0$ : clock generator output to crystal/resonator
=1: HALT I/O port
=3: general purpose input, high-Z
Option 3: CKI input
$=0$ : Crystal controlled oscillator input divide by 4
=1: Crystal controlled oscillator input divide by 8
=2: Crystal controlled oscillator input divide by 16
=4: Single-pin RC controlled oscillator (divide by 4)
=5: External oscillator input divide by 4
$=6$ : External oscillator input divide by 8
$=7$ : External oscillator input divide by 16

Option 4: $\overline{\text { RESET }}$ input
=1: Hi-Z input
Option 5: L7 Driver
$=0$ : Standard TRI-STATE push-pull output
=2: Open-drain TRI-STATE output
Option 6: L6 Driver - (same as option 5)
Option 7: L5 Driver - (same as option 5)
Option 8: L4 Driver - (same as option 5)
Option 9: IN1 input
$=1$ : Hi-Z input, mandatory for 28 Pin Package
=2: Mandatory for 20 and 24 Pin Packages
Option 10: IN2 input - (same as option 9)
Option 11=0: $\mathrm{V}_{\mathrm{CC}}$ Pin - no option available
Option 12: L3 Driver - (same as option 5)
Option 13: L2 Driver - (same as option 5)
Option 14: L1 Driver - (same as option 5)
Option 15: LO Driver - (same as option 5)
Option 16: SI input - (same as option 4)
Option 17: SO Driver
$=0$ : Standard push-pull output
=2: Open-drain output
Option 18: SK Driver - (same as option 17)
Option 19: INO Input - (same as option 9)
Option 20: IN3 Input - (same as option 9)
Option 21: GO I/O Port - (same as option 17)
Option 22: G1 I/O Port - (same as option 17)
Option 23: G2 I/O Port - (same as option 17)
Option 24: G3 I/O Port - (same as option 17)
Option 25: D3 Output - (same as option 17)
Option 26: D2 Output - (same as option 17)
Option 27: D1 Output - (same as option 17)

## Option List (Continued)

Option 28: D0 Output - (same as option 17)
Option 29: Internal Initialization Logic
$=0$ : Normal operation
=1: No internal initialization logic
Option $30=0$ : No Option Available
Option 31: Timer
$=0$ : Time-base counter
=1: External event counter
Option 32=0: No Option Available

Option 33: COP bonding. See note.
( 1 k and 2 k Microcontroller)
=0: 28-pin package
=1: 24-pin package
(1k Microcontroller only)
=3: 20-pin package
$=5: 24-$ and 20 -pin package
Note:-lf opt. \#33=0 then opt. \#9, 10, 19, and 20 must $=1$.
If opt. $\# 33=1$ then opt. \#9, 10, 19 and 20 must $=2$, and option \#31 must $=0$.
If opt. \#33 $=3$ or 5 then opt. \#9, 10, 19, 20 must $=2$ and opt. \#21, 22, 31 must $=0$.
Option $34=0$ : No Option Available
Option $35=0$ : No Option Available

## Option Table

The following option information is to be sent to National along with the EPROM.

OPTION DATA

| OPTION | $1 \mathrm{VALUE}=$ | 0 | IS: GROUND PIN |
| :---: | :---: | :---: | :---: |
| OPTION | 2 VALUE $=$ |  | IS: CKO PIN |
| OPTION | 3 VALUE = |  | IS: CKI INPUT |
| OPTION | 4 VALUE = | 1 | IS: $\overline{\mathrm{RESET}}$ INPUT |
| OPTION | 5 VALUE $=$ |  | IS: L7 DRIVER |
| OPTION | 6 VALUE $=$ |  | IS: L6 DRIVER |
| OPTION | 7 VALUE $=$ |  | IS: L5 DRIVER |
| OPTION | 8 VALUE $=$ |  | IS: 44 DRIVER |
| OPTION | 9 VALUE $=$ |  | IS: IN1 INPUT |
| OPTION | 10 VALUE $=$ |  | IS: IN2 INPUT |
| OPTION | 11 VALUE = | 0 | IS: VCC PIN |
| OPTION | 12 VALUE = |  | IS: L3 DRIVER |
| OPTION | 13 VALUE $=$ |  | IS: L2 DRIVER |
| OPTION | 14 VALUE = |  | IS: L1 DRIVER |
| OPTION | 15 VALUE $=$ |  | IS: LO DRIVER |
| OPTION | 16 VALUE $=$ | 1 | IS: SI INPUT |
| OPTION | 17 VALUE $=$ |  | IS: SO DRIVER |
| OPTION | 18 VALUE $=$ |  | IS: SK DRIVER |

OPTION DATA

| OPTION 19 VALUE = |  | IS: INO INPUT IS: IN3 INPUT |
| :---: | :---: | :---: |
| OPTION 20 VALUE $=$ |  |  |
| OPTION 21 VALUE = |  | IS: GO I/O PORT |
| OPTION $22 \mathrm{VALUE}=$ |  | IS: G1 I/O PORT |
| OPTION 23 VALUE $=$ |  | IS: G2 I/O PORT |
| OPTION 24 VALUE = |  | IS: G3 I/O PORT |
| OPTION 25 VALUE = |  | IS: D3 OUTPUT |
| OPTION 26 VALUE = |  | IS: D2 OUTPUT |
| OPTION $27 \mathrm{VALUE}=$ |  | IS: D1 OUTPUT |
| OPTION 28 VALUE $=$ |  | IS: DO OUTPUT |
| OPTION 29 VALUE = |  | IS: INT INIT LOGIC |
| OPTION $30 \mathrm{VALUE}=$ | 0 | IS: N/A |
| OPTION 31 VALUE $=$ |  | IS: TIMER |
| OPTION 32 VALUE $=$ | 0 | IS: N/A |
| OPTION 33 VALUE = |  | IS: COP BONDING |
| OPTION 34 VALUE = | 0 | IS: N/A |
| OPTION $35 \mathrm{VALUE}=$ | 0 | IS: N/A |

## COP410C/COP411C/COP310C/COP311C Single-Chip CMOS Microcontrollers

## General Description

The COP410C, COP411C, COP310C, and COP311C fully static, single-chip CMOS microcontrollers are members of the COPSTM family, fabricated using double-poly, silicongate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP411C is identical to the COP410C but with 16 I/O lines instead of 20. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller-oriented processor at a low endproduct cost.
The COP310C/COP311C is the extended temperature range version of the COP410C/COP411C.

## Features

■ Lowest power dissipation ( $40 \mu \mathrm{~W}$ typical)

- Low cost
- Power-saving HALT Mode with Continue function
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- 20 I/O lines (COP410C)

■ Two-level subroutine stack

- DC to $4 \mu$ s instruction time

■ Single supply operation ( 2.4 V to 5.5 V )

- General purpose and TRI-STATE® outputs
- Internal binary counter register with MICROWIRETM compatible serial I/O
- LSTTL/CMOS compatible in and out

■ Software/hardware compatible with other members of the COP400 family

- Extended temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ devices available
- The military temperature range devices $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) are specified on COP210C/211C data sheet.


## Block Diagram



TL/DD/5015-
FIGURE 1. COP410C

## COP410C/COP411C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

| Supply Voltage | 6 V |
| :--- | ---: |
| Voltage at Any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Total Allowable Source Current | 25 mA |
| Total Allowable Sink Current | 25 mA |


| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.4 | 5.5 | V |
| Power Supply Ripple (Notes 5, 6) |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=125 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=4 \mu \mathrm{~s} \\ & \left(\mathrm{t}_{\mathrm{C}}\right. \text { is instruction cycle time) } \end{aligned}$ |  | $\begin{gathered} 80 \\ 500 \\ 2000 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Input Voltage Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{array}{r} 0.1 \mathrm{~V}_{\mathrm{CC}} \\ 0.2 \mathrm{~V}_{\mathrm{CC}} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi -Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 6) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $V_{C C}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Output Current Levels (Note 4) <br> (Except CKO) <br> Sink <br> Source (Standard <br> Option) <br> Source (Low <br> Current Option) | $V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=V_{C C}$ <br> $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $V_{C C}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -6 \end{gathered}$ | $\begin{gathered} -330 \\ -80 \end{gathered}$ | mA mA mA mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| CKO Current Levels  <br> (As Clock Out) $\div 4$ <br> $\quad$ Sink $\div 8$ <br>  $\div 16$ <br>  $\div 4$ <br> Source $\div 8$ <br>  $\div 16$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{CKI}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current Per Pin (Note 4) |  |  | 5 | mA |

## COP410C/COP411C

DC Electrical Characteristics (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Allowable Loading on CKO (as HALT I/O pin) |  |  | 100 | pF |
| Current Needed to Override HALT3 <br> To Continue To Halt | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -2 | +2 | $\mu \mathrm{A}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{C C}$ with 5 k resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating in the RC and crystal configurations.
Note 3: When forcing HALT, current is only needed for a short time (approximately 200 ns ) to flip the HALT flip-flop.
Note 4: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 5: Voltage change must be less than 0.5 V in a 1 ms period.
Note 6: This parameter is only sampled and not $100 \%$ tested.
Note 7: Variation due to the device included.

## COP410C/COP411C

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Operating CKI $\div 4$ mode <br> Frequency $\div 8$ mode <br>  $\div 16$ mode <br>  $\div 4$ mode <br>  $\div 8$ mode <br>  $\div 16$ mode | $\left\{\begin{array}{l} v_{C C} \geq 4.5 \mathrm{~V} \\ 4.5 \mathrm{~V}>\mathrm{v}_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \end{array}\right.$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ DC $D C$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \\ & 250 \\ & 500 \\ & 1.0 \end{aligned}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Instruction Cycle Time RC Oscillator ${ }^{7}$ | $\begin{aligned} & \mathrm{R}=30 \mathrm{k} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 8 | 16 | $\mu \mathrm{S}$ |
| Duty Cycle ${ }^{6}$ | $\mathrm{f}_{\mathrm{I}}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time ${ }^{6}$ | $\mathrm{f}_{\mathrm{I}}=4 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time ${ }^{6}$ | $\mathrm{f}_{\mathrm{l}}=4 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Inputs (See Figure 3) $t_{\text {SETUP }}$ <br> thold | $\begin{aligned} & \text { G Inputs } \\ & \text { SI Input } \\ & \text { All Others } \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 2.4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{tc} / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Output Propagation Delay <br> tpD1, tPDO <br> tpD1 $^{\text {t }}$ PD0 | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |

## COP310C/COP311C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage
6 V
Voltage at Any Pin
Total Allowable Source Current
Total Allowable Sink Current

| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 3.0 | 5.5 V | V |
| Power Supply Ripple (Notes 5, 6) |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=125 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=4 \mu \mathrm{~s} \\ & \left(\mathrm{t}_{\mathrm{c}} \text { is instruction cycle time }\right) \end{aligned}$ |  | $\begin{array}{r} 100 \\ 600 \\ 2500 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Input Voltage Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 6) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs <br> $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ <br> $\mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A}$ <br> $\mathrm{lOL}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & v \\ & v \end{aligned}$ |
| Output Current Levels (Note 4) <br> (Except CKO) <br> Sink <br> Source (Standard Option) Source (Low Current Option) | $\begin{aligned} & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V} \mathrm{CC} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{Cl} \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -8 \end{gathered}$ | $\begin{aligned} & -440 \\ & -200 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
|  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, C K I=V_{C C}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, C K I=0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current Per Pin (Note 4) |  |  | 5 | mA |

## COP310C/COP311C

DC Electrical Characteristics (Continued)

| Parameter | Conditions | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Allowable Loading on CKO <br> (as HALT I/O pin) |  |  |  |  |
| Current Needed to |  |  |  |  |
| Override HALT 3 |  |  |  |  |
| To Continue  <br> To Halt  | $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=0.2 \mathrm{~V}_{\mathrm{CC}}$ |  | 0.8 | mA |
| TRI-STATE or Open Drain |  |  | 2.0 | mA |
| Leakage Current |  | -4 |  |  |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $\mathrm{V}_{\mathrm{CC}}$ with 5 k resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating in the RC and crystal configurations.
Note 3: When forcing HALT, current is only needed for a short time (approximately 200 ns ) to flip the HALT flip-flop.
Note 4: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 5: Voltage change must be less than 0.5 V in a 1 ms period.
Note 6: This parameter is only sampled and not $100 \%$ tested.
Note 7: Variation due to the device included.

## COP310C/COP311C

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $\begin{array}{lr} \text { Operating CKI } & \div 4 \text { mode } \\ \text { Frequency } & \div 8 \text { mode } \\ & \div 16 \text { mode } \\ & \div 4 \text { mode } \\ & \div 8 \text { mode } \\ & \div 16 \text { mode } \end{array}$ |  | DC <br> DC <br> DC <br> DC <br> DC <br> DC | $\begin{array}{r} 1.0 \\ 2.0 \\ 4.0 \\ 250 \\ 500 \\ 1.0 \end{array}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Instruction Cycle Time RC Oscillator ${ }^{7}$ | $\begin{aligned} & R=30 k \pm 5 \%, V_{C C}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 8 | 16 | $\mu \mathrm{S}$ |
| Duty Cycle 6 | $\mathrm{fl}_{\mathrm{l}}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time ${ }^{6}$ | $f_{1}=4 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time ${ }^{6}$ | $\mathrm{f}_{\mathrm{I}}=4 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Inputs (See Figure 3) tsetup <br> $t_{\text {HOLD }}$ | $\begin{aligned} & \text { G Inputs } \\ & \text { SI Input } \\ & \text { All Others } \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 3.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{tc} / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  |  |
| Output Propagation Delay ${ }^{\text {t }}{ }_{\text {PD1 }}$, t $_{\text {PDD }}$ $t_{\text {PD1 }}, \mathrm{t}_{\text {PD }}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 3.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |

## Connection Diagrams



Order Number COP311C-XXX/D or COP411C-XXX/D See NS Hermetic Package Number D20A (Prototype Package Only)

Order Number COP311C-XXX/N or COP411C-XXX/N See NS Molded Package Number N20A

Order Number COP311C-XXX/WM or COP411C-XXX/WM
See NS Surface Mount Package Number M20B

Timing Diagram

| Pin | $\quad$Description <br> SK |
| :--- | :--- |
|  | Logic-controlled clock <br> (or general purpose output) |
| CKI | System oscillator input |
| CKO | Crystal oscillator output, or HALT mode |
|  | I/O port (24-pin package only) |
| RESET | System reset input |
| VCC | System power supply |
| GND | System Ground |



FIGURE 3. Input/Output (Divide-by-8 Mode)

## Functional Description

To ease reading of this description, only COP410C and/or COP411C are referenced; however, all such references apply equally to COP310C and/or COP311C, respectively.
A block diagram of the COP410C is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 "; when a bit is reset, it is a logic " 0 ".

## PROGRAM MEMORY

Program memory consists of a 512-byte ROM. As can be seen by an examination of the COP410C/411C instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words (bytes) each.

## ROM ADDRESSING

ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by two 9 -bit subroutine save registers, SA and SB.
ROM instruction words are fetched, decoded, and executed by the instruction decode, control and skip logic circuitry.

## DATA MEMORY

Data Memory consists of a 128-bit RAM, organized as four data registers of $8 \times 4$-bit digits. RAM addressing is implemented by a 6 -bit B register whose upper two bits ( Br ) selects one of four data registers and lower three bits of the 4bit Bd select one of eight 4 -bit digits in the selected data register. While the 4 -bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.
The most significant bit of Bd is not used to select a RAM digit. Hence, each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 to 15, but not between 7 and 8 (see Table III).

## INTERNAL LOGIC

The internal logic of the COP410C/411C is designed to ensure fully static operation of the device.
The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load four bits of the 8 -bit $Q$ latch data and to perform data exchanges with the SIO register.
The 4-bit adder performs the arithmetic and logic functions of the COP $410 \mathrm{C} / 411 \mathrm{C}$, storing its results in A . It also outputs the carry information to a 1-bit carry register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description below.)
The G register contents are outputs to four general purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from RAM and A, as well as 8 -bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEl instruction.)
The eight $L$ drivers, when enabled, output the contents of latched $Q$ data to the L I/O ports. Also, the contents of $L$ may be read directly into A and RAM.


TL/DD/5015-5
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter, depending upon the contents of the EN register. (See EN register description below.) Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream. With SIO functioning as a serial-in/serial-out shift register and SK as a sync clock, the COP410C/411C is MICROWIRE compatible.
The $\mathbf{D}$ register provides four general purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic " 0 ". The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-ENO).

1. The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With ENO reset, SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each instruction cycle time. (See 4, below.) The SK output becomes a logic-controlled clock.
2. EN 1 is not used, it has no effect on the COP410C/411C.
3. With EN2 set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting EN2 disables the L drivers, placing the LI/O ports in a high impedance input state.
4. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected), SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected, disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with $A$ via an XAS instruction but SO remains reset to " 0 ".

## INITIALIZATION

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 5 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{\text {CC }}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
When $V_{C C}$ power is applied, the internal reset logic will keep the chip in initialization mode for up to 2500 instruction cycles. If the CKI clock is running at a low frequency, this could take a long time, therefore, the internal logic should be disabled by a mask option with initialization controlled solely by RESET pin.
Note: If CKI clock is less than 32 kHz , the internal reset logic (Option $25=1$ ) must be disabled and the external RC network must be present.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


$$
\text { RC }>5 \times \text { Power Supply Rise Time }
$$ and RC $>100 \times$ CKI Period

FIGURE 5. Power-Up Clear Circuit

## COP411C

If the COP410C is bonded as a 20 -pin package, it becomes the COP411C, illustrated in Figure 2, COP410C/411C Connection Diagrams. Note that the COP411C does not contain D2, D3, G3, or CKO. Use of this option, of course, precludes use of D2, D3, G3, and CKO options. All other options are available for the COP411C.

TABLE I. Enable Register Modes - Bits ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :--- | :---: | :--- |
| 0 | 0 | Shift Register | Input to Shift | 0 | If $S K L=1, S K=$ clock |
|  |  |  | Register |  | If $S K L=0, S K=0$ |
| 0 | 1 | Shift Register | Input to Shift | Serial | If $S K L=1, S K=$ clock |
|  |  |  | Register | out | If $S K L=0, S K=0$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | $S K=S K L$ |
| 1 | 1 | Binary Counter | Input to Counter | 1 | $S K=S K L$ |

## Functional Description (Continued)

## HALT MODE

The COP410C/411C is a fully static circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip also may be halted by the HALT instruction or by forcing CKO high when it is used as a HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.
The HALT mode has slight differences depending upon the type of oscillator used.
a. 1-pin oscillator-RC or external

The HALT mode may be entered into by either program control (HALT instruction) or by forcing CKO to a logic "1" state.
The circuit may be awakened by one of two different methods:

1) Continue function. By forcing CKO to a logic " 0 ", the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
2) Restart. Forcing the RESET pin to a logic " 0 " will restart the chip regardless of HALT or CKO (see initialization).
b. 2-pin oscillator-crystal

The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic " 1 " state. The circuit can be awakened only by the RESET function.


## CKO Pin Options

In a crystal-controlled oscillator system, CKO is used as an output to the crystal network. CKO will be forced high during the execution of a HALT instruction, thus inhibiting the crystal network. If a 1-pin oscillator system is chosen (RC or external), CKO will be selected as HALT and is an I/O
flip-flop which is an indicator of the HALT status. An external signal can override this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and the CKO output will go high to keep the chip stopped. By forcing a low level to CKO, the chip will continue and CKO output will go low.
All features associated with the CKO I/O pin are available with the 24-pin package only.

## OSCILLATOR OPTIONS

There are three options available that define the use of CKI and CKO.
a. Crystal-Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optionally by 8 or 4).
b. External Oscillator. CKI is configured as LSTTL-compatible input accepting an external clock signal. The external frequency is divided by 16 (optionally by 8 or 4 ) to give the instruction cycle time. CKO is the HALT 1/O port.
c. RC-Controlled Oscillator. CKI is configured as a single pin RC-controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port.
The RC oscillator is not recommended in systems that require accurate timing or low current. The RC oscillator draws more current than an external oscillator (typically an additional $100 \mu \mathrm{~A}$ at 5 V ). However, when the part halts, it stops with CKI high and the halt current is at the minimum.


FIGURE 6. COP410C Oscillator

RC-Controlled
Oscillator

| Crystal | Component Value |  |  |  | Cycle |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | R1 | R2 | C1 pF | C2 pF | R | C | Time | VCC |
| 32 kHz | 220 k | 20 M | 30 | $5-36$ | 15 k | 82 pF | $4.9 \mu \mathrm{~s}$ | 24.5 V |
| 455 kHz | 5 k | 10 M | 80 | 40 | 30 k | 82 pF | $8-16 \mu \mathrm{~s}$ | 24.5 V |
| 2.096 MHz | 2 k | 1 M | 30 | $6-36$ | 47 k | 100 pF | $16-32 \mu \mathrm{~s}$ | 2.4 to 4.5 |
| 4.0 MHz | 1 k | 1 M | 30 | $6-36$ | Note: $15 \mathrm{k} \leq \mathrm{R} \leq 150 \mathrm{k}$, |  |  |  |
|  |  |  |  |  | $50 \mathrm{pf} \leq \mathrm{C} \leq 150 \mathrm{pF}$ |  |  |  |

## COP410C/COP411C Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the in struction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410C/411C instruction set.

TABLE II. COP410C/411C Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :--- | :--- |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, $0-15$ binary (RAM Digit Select) <br> 2-bit Operand Field, $0-3$ binary (RAM Register <br> Select) |
| a | 9-bit Operand Field, $0-511$ binary (ROM Address) <br> y |
| 4-bit Operand Field, $0-15$ binary (Immediate Data) |  |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by t |

TABLE III. COP410C/411C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) |  | Data Flow |
| :---: | :---: | :---: | :--- | :--- | :--- | Skip Conditions $\quad$ Description


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP410C/411C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | 6- | $\frac{0110\|000\| \mathrm{a}_{8} \mid}{\mathrm{a}_{7: 0}}$ | $a \rightarrow$ PC | None | Jump |
| JP | a |  | $\begin{gathered} \frac{\|1\|}{} \quad a_{6: 0} \\ \text { (pages } 2,3 \text { only) } \\ \text { or } \\ \frac{11 \mid \quad a_{5: 0}}{\text { (all other pages) }} \end{gathered}$ | $\begin{aligned} & a \rightarrow P C_{6: 0} \\ & a \rightarrow P C_{5: 0} \end{aligned}$ | None | Jump within Page (Note 1) |
| JSRP | a | - | \|10| a ${ }^{5} \mathbf{0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 2) |
| JSR | a | $6-$ | $\frac{0110\|100\| a_{8} \mid}{a_{7: 0}}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|10011 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 38 | 0011 0011 <br> 0011 1000 |  | None | Halt processor |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 3 | 0011 0011 <br> 0011 1100 | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{Q}_{7: 4} \\ & \mathrm{RAM}(\mathrm{~B}) \xrightarrow{ } \mathrm{Q}_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | 33 20 | 0011 0011 <br> 0010 1100 | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| LD | $r$ | -5 | 00\|r|0101| | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A Exclusive-OR Br with r |
| LQID |  | BF | \|1011|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect |
| RMB | 0 1 2 3 | $4 C$ 45 42 43 | 0100 11 100 <br> 0100 0101  <br> 0100 0010  <br> 0100 0011  | $\begin{aligned} & 0 \rightarrow \text { RAM }(B)_{0} \\ & 0 \rightarrow \text { RAM }(B)_{1} \\ & 0 \rightarrow R A M(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \operatorname{RAM}(B)_{0} \\ 1 & \rightarrow \operatorname{RAM}(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | \|0111 ${ }^{\text {y }}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| x | $r$ | -6 | 100\|r|0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & B F \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline 0010 & 0011 \\ \hline 1011 & 1111 \\ \hline \end{array}$ | RAM $(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |



## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP410C/411C programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register). If SIO is selected as a shift register, an XAS instruction must be performed once every four instruction cycle times to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower eight bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note: JID uses two instruction cycles if executed, one if skipped.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, A, M$. LQID can be used for table look-up or code conversion such as BCD to 7 -segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant eight bits of the PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}$, $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC ), restoring the saved value of the PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost.
Note: LQID uses two instruction cycles if executed, one if skipped.

## INSTRUCTION SET NOTES

a. The first word of a COP410C/411C program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed (except JID and LQID).
c. The ROM is organized into eight pages of 64 words each. The program counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: A JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word in page 3 or 7 will access data in the next group of four pages.

## POWER DISSIPATION

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, to minimize power consumption, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to ensure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal- or resonator-generated clock will draw additional current. An RC oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate the COP410C current drain.

$$
\begin{aligned}
& \mathrm{Ic}=\mathrm{Iq}+(\mathrm{V} \times 20 \times \mathrm{Fi})+(\mathrm{V} \times 1280 \times \mathrm{Fl} / \mathrm{DV}) \\
& \text { where } \mathrm{Ic}=\text { chip current drain in microamps } \\
& \mathrm{Iq}=\text { quiescent leakage current (from curve) } \\
& \mathrm{FI}=\mathrm{CKI} \text { frequency in megahertz } \\
& \mathrm{V}=\text { chip } \mathrm{V}_{\mathrm{CC}} \text { in volts } \\
& \mathrm{Dv}=\text { divide by option selected }
\end{aligned}
$$

For example, at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and 400 kHz (divide by 4),
lc $=10+(5 \times 20 \times 0.4)+(5 \times 1280 \times 0.4 / 4)$ ic $=10+40+640=690 \mu \mathrm{~A}$

I/O OPTIONS
COP410C/411C outputs have the following optional configurations, illustrated in Figure 7 :
a. Standard. A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to $V_{C C}$, compatible with CMOS and LSTTL.
b. Low Current. This is the same configuration as (a) above except that the sourcing current is much less.
c. Open Drain. An N-channel device to ground only, allowing external pull-up as required by the user's application.
d. Standard TRI-STATE L Output. A CMOS output buffer similar to (a) which may be disabled by program control.
e. Low-Current TRI-STATE L Output. This is the same as (d) above except that the sourcing current is much less.
f. Open-Drain TRI-STATE L Output. This has the N-channel device to ground only.
The Sl and $\overline{\mathrm{RESET}}$ inputs are $\mathrm{Hi}-\mathrm{Z}$ inputs (Figure 7 g ).
When using either the G or L I/O ports as inputs, a pull-up device is necessary. This can be an external device or the following alternative is available: Select the low-current output option. Now, by setting the output registers to a logic " 1 " level, the P -channel devices will act as the pull-up load. Note that when using the $L$ ports in this fashion, the $Q$ registers must be set to a logic " 1 " level and the L drivers must be enabled by an LEI instruction.

Functional Description (Continued)

a. Standard Push-Pull Output

b. Low Current Push-Pull Output

c. Open Drain Output

d. Standard TRI-STATE "L" Output

e. Low Current TRI-STATE
"L" Output

g. Hi-Z Input

FIGURE 7. I/O Configurations

## Typical Performance Characteristics



COP410C/COP411C
Low Current Option Maximum Source Current



Standard

COP310C/COP311C
Low Current Option Maximum Source Current




TL/DD/5015-10

FIGURE 8

All output drivers uses one or more of three common devices numbered 1 to 3 . Minimum and maximum current (lout and VOUT) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations.

## Option List

The COP410C/411C mask-programmable options are assigned numbers which correspond with the COP410C pins. The following is a list of COP410C options. When specifying a COP411 chip, options 20, 21, and 22 must be set to 0 . The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option 1: $\quad 0=$ Ground Pin. No options available.
Option 2: CKO I/O Port. (Determined by Option 3.)
$=0$ : No option.
(a. is crystal oscillator output for two pin oscillator.
b. is HALT I/O for one pin oscillator.)

Option 3: CKI Input.
$=0$ : Crystal-controlled oscillator input $(\div 4)$.
$=1$ : Single-pin RC-controlled oscillator ( $\div 4$ ).
$=2$ : External oscillator input ( $\div 4$ ).
$=3$ : Crystal oscillator input ( $\div 8$ ).
$=4$ : External oscillator input $(\div 8)$.
$=5$ : Crystal oscillator input ( $\div 16$ ).
$=6$ : External oscillator input ( $\div 16$ ).
Option 4: $\overline{\text { RESET }}$ Input $=1: \mathrm{Hi}-\mathrm{Z}$ input. No option available.
Option 5: $\quad \mathrm{L}_{7}$ Driver
$=0$ : Standard TRI-STATE push-pull output.
$=1$ : Low-current TRI-STATE push-pull output.
= 2: Open-drain TRI-STATE output.

Option 6: $L_{6}$ Driver. (Same as Option 5.)
Option 7: $\quad L_{5}$ Driver. (Same as Option 5.)
Option 8: $\mathrm{L}_{4}$ Driver. (Same as Option 5.)
Option 9: $\quad \mathrm{V}_{\mathrm{CC}}$ Pin $=0$ no option.
Option 10: $\mathrm{L}_{3}$ Driver. (Same as Option 5.)
Option 11: $\mathrm{L}_{2}$ Driver. (Same as Option 5.)
Option 12: $L_{1}$ Driver. (Same as Option 5.)
Option 13: $L_{0}$ Driver. (Same as Option 5.)
Option 14: SI Input.
No option available.
$=1: \mathrm{Hi}-\mathrm{Z}$ input.
Option 15: SO Output.
$=0$ : Standard push-pull output.
= 1: Low-current push-pull output.
= 2: Open-drain output.
Option 16: SK Driver. (Same as Option 15.)
Option 17: $\mathrm{G}_{0}$ I/O Port. (Same as Option 15.)
Option 18: $\mathrm{G}_{1}$ I/O Port. (Same as Option 15.)
Option 19: $\mathrm{G}_{2}$ I/O Port. (Same as Option 15.)
Option 20: $\mathrm{G}_{3}$ I/O Port. (Same as Option 15.)
Option 21: $\mathrm{D}_{3}$ Output. (Same as Option 15.)
Option 22: $\mathrm{D}_{2}$ Output. (Same as Option 15.)
Option 23: $\mathrm{D}_{1}$ Output. (Same as Option 15.)
Option 24: $D_{0}$ Output. (Same as Option 15.)
Option 25: Internal Initialization Logic.
$=0$ : Normal operation.
$=1$ : No internal initialization logic.
Option 26: No option available.
Option 27: COP Bonding
$=0:$ COP410C (24-pin device).
$=1:$ COP411C (20-pin device). See note.
$=2:$ COP410C and COP411C. See note.
Note: If opt. $\# 27=1$ or 2 then opt $\# 20$ must $=0$.

## Option Table

Please fill out a photocopy of the option table and send it along with your EPROM.

## Option Table

| Option 1 Value $=$ | 0 | is: Ground Pin | Option 15 Value $=$ |  | is: SO Output <br> is: SK Driver <br> is: $G_{0}$ I/O Port <br> is: $G_{1}$ I/O Port <br> is: $G_{2}$ I/O Port <br> is: $G_{3}$ I/O Port <br> is: $D_{3}$ Output <br> is: $D_{2}$ Output <br> is: $D_{1}$ Output <br> is: $D_{0}$ Output <br> is: Internal <br> Initialization <br> Logic <br> is: N/A <br> is: COP Bonding |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Option 2 Value $=$ | 0 | is: CKO Pin | Option 16 Value $=$ |  |  |  |  |  |  |
| Option 3 Value $=$ |  | is: CKI Input | Option 17 Value |  |  |  |  |  |  |
| Option 4 Value $=$ | 1 | is: $\overline{\text { RESET }}$ Input | Option 18 Value $=$ |  |  |  |  |  |  |
| Option 5 Value |  | is: $L_{7}$ Driver | Option 19 Value $=$ |  |  |  |  |  |  |
| Option 6 Value $=$ |  | is: $L_{6}$ Driver | Option 20 Value = |  |  |  |  |  |  |
| Option 7 Value $=$ |  | is: $L_{5}$ Driver | Option 21 Value $=$ |  |  |  |  |  |  |
| Option 8 Value $=$ |  | is: $L_{4}$ Driver | Option 22 Value = |  |  |  |  |  |  |
| Option 9 Value $=$ | 0 | is: $\mathrm{V}_{\mathrm{CC}}$ Pin | Option 23 Value $=$ |  |  |  |  |  |  |
| Option 10 Value $=$ |  | is: $L_{3}$ Driver | Option 24 Value $=$ |  |  |  |  |  |  |
| Option 11 Value |  | is: $L_{2}$ Driver | Option 25 Value $=$ |  |  |  |  |  |  |
| Option 12 Value |  | is: $L_{1}$ Driver |  |  |  |  |  |  |  |
| Option 13 Value = |  | is: $L_{0}$ Driver |  |  |  |  |  |  |  |
| Option 14 Value | 1 | is: SI Input | Option 26 Value $=$ | 0 |  |  |  |  |  |
|  |  |  | Option 27 Value |  |  |  |  |  |  |

## COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers

## General Description

The COP410L and COP411L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP411L is identical to the COP410L, but with 16 I/O lines instead of 19. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.
The COP310L and COP311L are exact functional equivalents but extended temperature versions of COP410L and COP411L respectively.
The COP401L should be used for exact emulation.

## Block Diagram



## COP410L/COP411L

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
-0.5 V to +10 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Power Dissipation COP410L

COP411L

| Total Source Current | 120 mA |
| :--- | :--- |
| Total Sink Current | 100 mA |

Total Sink Current 100 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) <br> Power Supply Ripple (Notes 1, 4) <br> Operating Supply Current | Peak to Peak <br> All Inputs and Outputs Open | 4.5 | $\begin{gathered} 6.3 \\ 0.5 \\ 6 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| Input Voltage Levels <br> CKI Input Levels <br> Ceramic Resonator Input ( $\div 8$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low ( $\mathrm{V}_{\mathrm{IL}}$ ) <br> Schmitt Trigger Input ( $\div 4$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low ( $\mathrm{V}_{\mathrm{IL}}$ ) <br> RESET Input Levels <br> Logic High <br> Logic Low <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Logic High <br> Logic Low <br> Input Capacitance (Note 4) <br> Hi-Z Input Leakage | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> (Note 2) $V_{C C}=\operatorname{Max}$ <br> With TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> With High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ 3.6 \\ -0.3 \\ \\ -1 \\ \hline \end{gathered}$ | 0.6 <br> 0.6 <br> 2.5 <br> 0.8 <br> 1.2 <br> 7 <br> $+1$ | v <br> v <br> v <br> v <br> v <br> V <br> v <br> v <br> v <br> v <br> v <br> v <br> v <br> pF <br> $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| CMOS Operation (Note 3) <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.
Note 3: TRI-STATE ${ }^{\text {® }}$ and LED configurations are excluded.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## COP410L/COP411L

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Outputs (IOL) | $V_{C C}=6.3 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 1.2 |  | mA |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.9 |  | mA |
| $L_{0}-L_{7}$ Outputs, $\mathrm{G}_{0}-\mathrm{G}_{3}$ and | $V_{C C}=6.3 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| LSTTL $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL) | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with High | $\mathrm{V}_{\text {CC }}=6.3 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 11 |  | mA |
| Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 7.5 |  | mA |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with Very | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 22 |  | mA |
| High Current Options (loL) | $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 15 |  | mA |
| CKI (Single-Pin RC Oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ | 2 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -75 | -480 | $\mu \mathrm{A}$ |
| All Outputs (lor) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -30 | -250 | $\mu \mathrm{A}$ |
| Push-Pull Configuration | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -1.4 |  | mA |
| SO and SK Outputs (1OH) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ | -1.2 |  | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ <br> Outputs, Low Current Driver Option (IOH) | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.5 | -13 | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (IOH) | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | $-3.0$ | -25 | mA |
| TRI-STATE Configuration, | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V}$ | -0.8 |  | mA |
| $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (IOH) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ | -0.9 |  | mA |
| TRI-STATE Configuration, | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V}$ | -1.6 |  | mA |
| $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (IOH) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ | -1.8 |  | mA |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=0 \mathrm{~V}$ | $-10$ | -140 | $\mu \mathrm{A}$ |
| CKO Output |  |  |  |  |
| RAM Power Supply Option Power Requirement | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 1.5 | mA |
| TRI-STATE Output Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| $L_{7}-L_{4}, \mathrm{G}$ Port |  |  | 4 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  |  | mA |
| Any Other Pin |  |  | 2.0 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pin |  |  | 1.5 | mA |

## COP310L/COP311L

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{array}
$$

Ambient Storage Temperature
Lead Temperature
(Soldering, 10 seconds)

| Power Dissipation |  |
| :--- | :--- |
| COP310L | 0.75 W at $25^{\circ} \mathrm{C}$ |
|  | 0.25 W at $85^{\circ} \mathrm{C}$ |
| COP311L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.20 W at $85^{\circ} \mathrm{C}$ |


| Total Source Current | 120 mA |
| :--- | :--- |
| Total Sink Current | 100 mA |

Total Sink Current 100 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) <br> Power Supply Ripple (Notes 1, 4) <br> Operating Supply Current | Peak to Peak <br> All Inputs and Outputs Open | 4.5 | $\begin{gathered} 5.5 \\ 0.5 \\ 8 \end{gathered}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| Input Voltage Levels <br> Ceramic Resonator Input ( $\div 8$ ) <br> Crystal Input <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low ( $\mathrm{V}_{\mathrm{IL}}$ ) <br> Schmitt Trigger Input ( $\div 4$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low (VIV) <br> RESET Input Levels <br> Logic High <br> Logic Low <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Logic High <br> Logic Low <br> Input Capacitance (Note 4) <br> Hi-Z Input Leakage | $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> (Note 2) $V_{C C}=\operatorname{Max}$ <br> With TTL Trip Level Options Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ With High Trip Level Options Selected | $\begin{gathered} 3.0 \\ 2.2 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ 2.2 \\ \\ 3.0 \\ 2.2 \\ -0.3 \\ 3.6 \\ -0.3 \\ \\ -2 \end{gathered}$ | 0.3 <br> 0.4 <br> 0.4 <br> 2.5 <br> 0.6 <br> 1.2 <br> 7 <br> $+2$ | V V V <br> v <br> V <br> V <br> V <br> v <br> V <br> V <br> V <br> V <br> V <br> V pF $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (V) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{IOH}^{2}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS Operation (Note 3) <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.
Note 3: TRI-STATE and LED configurations are excluded.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## COP310L/COP311L

DC Electrical Characteristics (Continued)
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless othewise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Outputs (lou) | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 1.0 |  | mA |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.8 |  | mA |
| $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, $\mathrm{G}_{0}-\mathrm{G}_{3}$ and | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| LSTTL $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with High | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 9 |  | mA |
| Current Options (loL) | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 7 |  | mA |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with Very | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 18 |  | mA |
| High Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 14 |  | mA |
| CKI (Single-Pin RC Oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ | 1.5 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -55 | -600 | $\mu \mathrm{A}$ |
| All Outputs (loh) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=2.0 \mathrm{~V}$ | -28 | -350 | $\mu \mathrm{A}$ |
| Push-Pull Configuration | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.1 |  | mA |
| SO and SK Outputs ( $\mathrm{O}^{\mathrm{OH}}$ ) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ | -1.2 |  | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (loH) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -0.7 | -15 | $\mu \mathrm{A}$ |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (IOH) | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.4 | -30 | $\mu \mathrm{A}$ |
| TRI-STATE Configuration, | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=2.7 \mathrm{~V}$ | -0.6 |  | mA |
| $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (IOH) | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=1.5 \mathrm{~V}$ | -0.9 |  | mA |
| TRI-STATE Configuration, | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ | -1.2 |  | mA |
| $L_{0}-L_{7}$ Outputs, High Current Driver Option (loH) | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=1.5 \mathrm{~V}$ | -1.8 |  | mA |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -10 | -200 | $\mu \mathrm{A}$ |
| CKO Output RAM Power Supply Option Power Requirement | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 2.0 | mA |
| TRI-STATE Output Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}, \mathrm{G}$ Port |  |  | 4 | mA |
| $L_{3}-L_{0}$ |  |  | 4 | mA |
| Any Other Pins |  |  | 1.5 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $L_{3}-L_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pins |  |  | 1.5 | mA |

## AC Electrical Characteristics

COP410L/411L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted
COP310L/311L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{C}}$ CKI |  | 16 | 40 | $\mu \mathrm{s}$ |
| Input Frequency - $f_{I}$ | $\div 8 \text { Mode }$ $\div 4 \text { Mode }$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 0.5 \\ 0.25 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Duty Cycle |  | 30 | 60 | \% |
| Rise Time (Note 1) | $\mathrm{f}_{\mathrm{i}}=0.5 \mathrm{MHz}$ |  | 500 | ns |
| Fall Time (Note 1) |  |  | 200 | ns |
| $\begin{aligned} & \text { CKI Using RC }(\div 4) \\ & \text { (Note 1) } \end{aligned}$ | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ |  |  |  |
| Instruction Cycle Time |  | 16 | 28 | $\mu \mathrm{s}$ |
| CKO as SYNC Input tSYNC |  |  |  |  |
| INPUTS |  |  |  |  |
| $\begin{aligned} & \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0} \\ & \text { tsETUP }^{\text {t}_{\text {HOLD }}} \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 1.3 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| SI tsetup thold |  | $\begin{array}{r} 2.0 \\ 1.0 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| OUTPUT PROPAGATION DELAY | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  |  |  |
| SO, SK Outputs $t_{\text {pd }}, t_{p d 0}$ |  |  | 4.0 | $\mu \mathrm{S}$ |
| All Other Outputs $t_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd}} 0$ |  |  | 5.6 | $\mu \mathrm{S}$ |

Note 1: This parameter is only sampled and not $100 \%$ tested.

## Connection Diagrams



TL/DD/6919-2

Order Number COP310L-XXX/D or COP410L-XXX/D See NS Hermetic Package Number D24C
(D Pkg.-for Prototypes Only)
Order Number COP310L-XXX/N or COP410L-XXX/N See NS Molded Package Number N24A

DIP


Top View
Order Number COP311L-XXX/D or COP411L-XXX/D See NS Hermetic Package Number D20A
(D Pkg.-for Prototypes Only)
Order Number COP311L-XXX/N or COP411L-XXX/N See NS Molded Package Number N20A

FIGURE 2

## Pin Descriptions

| Pin | $\quad$ Description |
| :--- | :--- |
| $L_{7}-L_{0}$ | 8 bidirectional I/O ports with TRI-STATE |
| $G_{3}-G_{0}$ | 4 bidirectional I/O ports $\left(G_{2}-G_{0}\right.$ for COP411L) |
| $D_{3}-D_{0}$ | 4 general purpose outputs $\left(D_{1}-D_{0}\right.$ for COP411L) |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general purpose output) |

## Description

| CKI | System oscillator input |
| :--- | :--- |
| CKO | System oscillator output (or RAM power supply or |
|  | SYNC input) (COP410L only) |
| $\overline{\text { RESET }}$ | System reset input |
| VCC | Power supply |
| GND | Ground |

## Timing Diagrams



FIGURE 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)


TL/DD/6919-5
FIGURE 3a. Synchronization Timing

## Functional Description

A block diagram of the COP410L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).
All functional references to the COP410L/COP411L also apply to the COP310L/COP311L.

## PROGRAM MEMORY

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP410L/411L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128-bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit $B$ register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 84 -bit digits in the selected data register. While the 4 -bit contents of the selected RAM digit ( $M$ ) is usually loaded into or from, or exchanged with, the A register (accumulator), it
may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).


TL/DD/6919-6
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit LI/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP410L/411L, storing its results in A. It also outputs a carry bit to the 1 -bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and M. L I/O ports can be directly connected to the segments of a multiplexed L.ED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-E N_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon
each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $E N_{1}$ is not used. It has no effect on COP410L/COP411L operation.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ." Table I provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


FIGURE 5. Power-Up Clear Circuit

TABLE I. Enable Register Modes-Bits EN ${ }_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If $S K L=1, S K=$ Clock |
|  |  |  |  |  | If $\mathrm{SKL}=0, S K=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If $S K L=1, S K=$ Clock |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

## Functional Description (Continued)

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


Ceramic Resonator Oscillator

| Resonator <br> Value | Components Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 $(\Omega)$ | R2 ( $\Omega)$ | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> in $\mu \mathbf{s}$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$. $360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$. Does not include tolerances.
FIGURE 6. COP410L/411L Oscillator

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by Figure 6.
a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8 . This is not available in the COP411L.
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 4 to give the instruction frequency time. CKO is now available to be used as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ), or no connection.
Note: No CKO on COP411L.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) or no connection.

## CKO PIN OPTIONS

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. As an option, CKO can be a RAM power supply pin ( $V_{\mathrm{R}}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using no connection option is appropriate in applications where the COP410L system timing configuration does not require use of the CKO pin.

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes below spec during power-off; $V_{C C}$ must be within spec before $\overline{\text { RESET }}$ goes high on power-up.
2. During normal operation, $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip with $\left(V_{C C}-1\right) \leq V_{R} \leq V_{C C}$.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

## I/O OPTIONS

COP410L/411L inputs and outputs have the following optional configurations, illustrated in Figure 7:
a. Standard-an enhancement-mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on $L$ outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L outputs only.
f. LED Direct Drive-an enhancement mode device to ground and to $V_{C C}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
Note: Series current limiting resistors must be used if LEDs are driven djrectly and higher operating voltage option is selected.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $\mathrm{V}_{\mathrm{CC}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on $L$ outputs only.

## Functional Description (Continued)

$h$. An on-chip depletion load device to $\mathrm{V}_{\mathrm{CC}}$.
i. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP410L/411L system.
The SO, SK outputs can be configured as shown in a., b., or c. The $D$ and $G$ outputs can be configured as shown in $a$. or b. Note that when inputting data to the $G$ ports, the $G$ outputs should be set to " 1 ". The L outputs can be configured as in d., e., f., or g.

An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current. (See Figure 8, device 2.) However, when the $L$ port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic " 1 ".

## COP411L

If the COP410L is bonded as a 20 -pin device, it becomes the COP411L, illustrated in Figure 2, COP410L/411L Connection Diagrams. Note that the COP411L does not contain D2, D3, G3, or CKO. Use of this option of course precludes use of D2, D3, G3, and CKO options. All other options are available for the COP411L.

b. Open-Drain Output

e. Open-Drain L Output


TL/DD/6919-13

i. Hi-Z Input


TL/DD/6919-17
g. TRI-STATE Push-Pull (L Output)


TL/DD/6919-15
h. Input with Load



TL/DD/6919-14

FIGURE 7. Input and Output Configurations

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. the following short program that illustrates this situation.
START:

```
        CLRA ;ENABLE THE Q
LEI 4 ;REGISTER TO L LINES
LBI TEST
STII 3
AISC 12
```

LOOP:
LBI TEST ;LOAD Q WITH X'C3
CAMQ
JP L00P

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the Q register may be temporarily loaded with the second byte of the CAMQ opcode ( $X^{\prime} 3 C$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under $2 \mu \mathrm{~s}$, although the exact value may vary due to data patterns, processing parameters, and L line loading. These false states are peculiar only to the CAMQ instruction and the L lines.

## Typical Performance Characteristics




Source Current for L0 through L7 in TRI-STATE Configuration (High Current Option)


Source Current for Standard Output Configuration


Source Current for LO through L7 in TRI-STATE Configuration (Low Current Option)


FIGURE 8a. COP410L/COP411L I/O DC Current Characteristics

## Typical Performance Characteristics (Continued)




Output Sink Current for SO and SK


LED Output Direct Segment and Direct Drive High Current Options on LO-L7 Very High Current Options on DO-D3


Output Sink Current for LO-L7 and Standard Drive Option for D0-D3 and G0-G3



FIGURE 8a. COP410L/COP411L I/O DC Current Characteristics (Continued)

## Typical Performance Characteristics (Continued)



Source Current for SO and SK In Push-Pull Configuration




Input Current for LO-L7 when Output Programmed Off by Software


Source Current for LO-L7 in TRI-STATE Configuration (High Current Option)


LED Output Source
Current (for High Current
LED Option)


Output Sink Current for D0-D3 with Very High
Current Option



Source Current for LO-L7 in TRI-STATE Configuration (Low Current Option)


Output Sink Current for SO and SK



TL/DD/6919-20

FIGURE 8b. COP310L/COP311L Input/Output Characteristics

## COP410L/411L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

TABLE II. COP410L/411L Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |

Symbol
Definition

## INSTRUCTION OPERAND SYMBOLS

d 4 -bit Operand Field, $0-15$ binary (RAM Digit Select)
r 2-bit Operand Field, 0-3 binary (RAM Register Select)
a 9-bit Operand Field, 0-511 binary (ROM Address)
y 4-bit Operand Field, $0-15$ binary (Immediate Data)
RAM(s) Contents of RAM location addressed by s
ROM(t) Contents of ROM location addressed by t

OPERATIONAL SYMBOLS
$+\quad$ Plus

- Minus
$\rightarrow \quad$ Replaces
$\longleftrightarrow \quad$ Is exchanged with
$=\quad$ Is equal to
$\bar{A} \quad$ The one's complement of $A$
$\oplus \quad$ Exclusive-OR
: Range of values

TABLE III. COP410L/411L Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 [0001 | $A+\operatorname{RAM}(B) \rightarrow A$ | None | Add RAM to A |
| AISC | y | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 10100 0000 | $\vec{A} \rightarrow A$ | None | One's complement of A to A |
| NOP |  | 44 | 0100/0100 | None | None | No Operation |
| RC |  | 32 | 0011 0010 | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | [0010 0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP410L/411L Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | [1111\|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ | $\frac{\left\{0110\|000\| a_{8}\right\}}{a_{7: 0}}$ | $\mathrm{a} \rightarrow \mathrm{PC}$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{1 \mid \quad a_{6: 0}}{\text { (pages } 2,3 \text { only) }} \\ \text { or } \\ \begin{array}{l} \|11\| \quad a_{5}: 0 \\ \text { (all other pages) } \end{array} \end{gathered}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 3) |
| JSRP | a | -- | 10\| $\mathbf{1 0 ]}^{5}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | $6-$ | $\begin{gathered} 0110\|100\| a_{8} \mid \\ a^{27: 0} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 010011000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | [0100\|1001 | $S B \rightarrow S A \rightarrow P C$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 | 0011 <br> 0011 <br> 0011100 | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| LD | r | -5 | 00\|r|0101 | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LQID |  | BF | [1011 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | 0 | 4 C | [0100\|1100 | $0 \rightarrow$ RAM $(B)_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | 01000101 | $0 \rightarrow \operatorname{RAM}(\mathrm{~B})_{1}$ |  |  |
|  | 2 | 42 | 010010010 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | 010010011 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4 D | $\underline{0100 \mid 1101 」}$ | $1 \rightarrow \operatorname{RAM}(B)_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | 01000111 | $1 \rightarrow \operatorname{RAM}(B)_{1}$ |  |  |
|  | 2 | 46 | 01000110 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{2}$ |  |  |
|  | 3 | 4B | 0100 1011 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |
| STII | y | 7- | $0111{ }^{\text {y }}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\underline{00\|r\| 0110 \mid}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & \mathrm{BF} \end{aligned}$ | 0010 0011 <br> 1011 1111 | $\operatorname{RAM}(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |
| XDS | $r$ | -7 | 200\|r10111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |
| XIS | r | -4 | $00 \mid r 10100$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd Exclusive-OR Br with r |


| TABLE III. COP410L/411L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | [0101/0000] | $A \rightarrow B d$ | None | Copy A to Bd |
| CBA |  | 4E | 1010011110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d |  | $\begin{gathered} \|00\| \mathbf{r} \mid(\mathrm{d}-1)\rfloor \\ (\mathrm{d}=0,9: 15) \end{gathered}$ | $\mathrm{r}, \mathrm{d} \rightarrow \mathrm{B}$ | Skip until not a LBI | Load B Immediate with r,d (Note 5) |
| LEI | y | $\begin{aligned} & 33 \\ & 6- \\ & \hline \end{aligned}$ | $0011 \mid 0011$ <br> $0110 \mid$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 001010000 |  | $\mathrm{C}=$ '1" | Skip if C is True |
| SKE |  | 21 | [0010\|0001 |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 0011 00011 ] |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  |  | 0010\|0001 |  |  | (all 4 bits) |
| SKGBZ |  | 33 | 00110011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | $0000 \mid 0001]$ |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 00010001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 000010011 | 2nd byte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 000110011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 10000\|0001 |  | $\operatorname{RAM}(B)_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 0001 0001 |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | $0001[0011]$ |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 0011 ] | $G \rightarrow A$ | None | Input G Ports to A |
|  |  |  | 0010 1010 |  |  |  |
| INL |  | 33 | 0011 0011 \| | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2E | 0010\|1110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 00110011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011 1110 |  |  |  |
| OMG |  | 33 | 0011 0011 | $R A M(B) \rightarrow G$ | None | Output RAM to G Ports |
|  |  | 3A | 0011 1010 |  |  |  |
| XAS |  | 4F | 0100 1111 \| | A S SIO, C $\rightarrow$ SKL | None | Exchange A with SIO <br> (Note 2) |
| Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register. |  |  |  |  |  |  |
| Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below. |  |  |  |  |  |  |
| Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page. |  |  |  |  |  |  |
| Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2. |  |  |  |  |  |  |
| Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the " d " data minus 1 , e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$. |  |  |  |  |  |  |
| Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN , where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.) |  |  |  |  |  |  |

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP410L/411L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO ) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8 -bit $Q$ register with the contents of ROM pointed to by the 9-bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}, \operatorname{RAM}(B)$ $\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of $P C$ to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP410L/411L program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

## Option List

The COP410L/411L mask-programmable options are assigned numbers which correspond with the COP410L pins.
The following is a list of COP410L options. The LED Direct Drive option on the L Lines cannot be used if higher $V_{C C}$ option is selected. When specifying a COP411L chip, Option 2 must be set to 3 , Options 20, 21, and 22 to 0 . The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option $1=0$ : Ground Pin — no options available
Option 2: CKO Output (no option available for COP411L)
$=0$ : Clock output to ceramic resonator
$=1$ : Pin is RAM power supply $\left(V_{R}\right)$ input
$=3$ : No connection
Option 3: CKI Input
= 0: Oscillator input divided by 8 ( 500 kHz max)
= 1: Single-pin RC controlled oscillator divided by 4
$=2$ : External Schmitt trigger level clock divided by 4
Option 4: $\overline{\operatorname{RESET}}$ Input
$=0$ : Load device to $V_{C C}$
= 1: Hi-Z input
Option 5: $L_{7}$ Driver
$=0$ : Standard output
$=1$ : Open-drain output
= 2: High current LED direct segment drive output
$=3$ : High current TRI-STATE push-pull output
$=4$ : Low-current LED direct segment drive output
$=5$ : Low-current TRI-STATE push-pull output
Option 6: $L_{6}$ Driver
same as Option 5
Option 7: $L_{5}$ Driver
same as Option 5
Option 8: L4 Driver
same as Option 5
Option 9: Operating voltage

$$
\begin{gathered}
\mathrm{COP} 41 \mathrm{XL} \\
=0:+4.5 \mathrm{~V} \text { to }+6.3 \mathrm{~V}
\end{gathered}
$$

COP31XL
option 10: $L_{3}$ Driver
same as Option 5
Option 11: L2 Driver same as Option 5
Option 12: $L_{1}$ Driver same as Option 5
Option 13: Lo Driver same as Option 5
Option 14: SI Input $=0$ : load device to $V_{C C}$ = 1: Hi-Z input
Option 15: SO Driver
$=0$ : Standard Output
= 1: Open-drain output
= 2: Push-pull output
Option 16: SK Driver
same as Option 15

## Option List (Continued)

Option 17: $\mathrm{G}_{0}$ I/O Port
$=0$ : Standard output
= 1: Open-drain output
Option 18: $\mathrm{G}_{1}$ I/O Port
same as Option 17
Option 19: $\mathrm{G}_{2}$ I/O Port
same as Option 17
Option 20: $\mathrm{G}_{3}$ I/O Port (no option available for COP411L) same as Option 17
Option 21: $\mathrm{D}_{3}$ Output (no option available for COP411L)
$=0$ : Very-high sink current standard output
= 1: Very-high sink current open-drain output
$=2$ : High sink current standard output
$=3$ : High sink current open-drain output
$=4$ : Standard LSTTL output (fanout $=1$ )
$=5$ : Open-drain LSTTL output (fanout $=1$ )
Option 22: $\mathrm{D}_{2}$ Output (no option available for COP411L) same as Option 21
Option 23: $\mathrm{D}_{1}$ Output same as Option 21
Option 24: Do Output same as Option 21

Option 25: L Input Levels
$=0$ : Standard TTL input levels (" 0 " $=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V}$ )
= 1: Higher voltage input levels ( $" 0$ " $=1.2 \mathrm{~V}, " 1 "=3.6 \mathrm{~V}$ )
Option 26: G Input Levels same as Option 25
Option 27: SI Input Levels same as Option 25
Option 28: COP Bonding
$=0:$ COP410L (24-pin device)
$=1$ : COP411L (20-pin device)
$=2$ : Both 24- and 20-pin versions

## TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP410L. With SO forced to logic "1", two test modes are provided, depending upon the value of Sl :
a. RAM and Internal Logic Test Mode $(S I=1)$
b. ROM Test Mode ( $\mathrm{SI}=0$ )

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## Option Table

The following option information is to be sent to National along with the EPROM.

| OPTION | $1 \text { VALUE }=\frac{\begin{array}{c} \text { Option Data } \\ 0 \end{array}}{\frac{1}{2}}$ | IS: GROUND PIN |
| :---: | :---: | :---: |
| OPTION | 2 VALUE $=$ | - IS: CKO PIN |
| OPTION | 3 VALUE | IS: CKI INPUT |
| OPTION | 4 VALUE $=$ | IS: RESET INPUT |
| OPTION | 5 VALUE $=$ | IS: L(7) DRIVER |
| OPTION | 6 VALUE $=$ | IS: L(6) DRIVER |
| OPTION | 7 VALUE $=$ | - IS: L(5) DRIVER |
| OPTION | 8 VALUE | IS: L(4) DRIVER |
| OPTION | 9 VALUE $=\ldots 0$ | IS: $V_{C C}$ PIN |
| OPTION | 0 VALUE | IS: L(3) DRIVER |
| OPTION | 11 VALUE = | - IS: L(2) DRIVER |
| OPTION | VALUE $=\ldots$ | IS: L(1) DRIVER |
| OPTION | VALUE | IS: L(0) DRIVER |
| OPTION | 14 VALUE $=$ | IS: SI INPUT |


|  | Option Data |
| :---: | :---: |
| OPTION 15 VALUE | - IS: SO DRIVER |
| OPTION 16 VALUE | - IS: SK DRIVER |
| OPTION 17 VALUE | _ IS: $\mathrm{G}_{0}$ I/O PORT |
| OPTION 18 VALUE | - IS: $\mathrm{G}_{1}$ I/O PORT |
| OPTION 19 VALUE | - IS: $\mathrm{G}_{2}$ I/O PORT |
| OPTION 20 VALUE | - IS: $\mathrm{G}_{3}$ I/O PORT |
| OPTION 21 VALUE | - IS: $\mathrm{D}_{3}$ OUTPUT |
| OPTION 22 VALUE | - IS: $\mathrm{D}_{2}$ OUTPUT |
| OPTION 23 VALUE | - IS: $\mathrm{D}_{1}$ OUTPUT |
| OPTION 24 VALUE | - IS: D0 OUTPUT |
| OPTION 25 VALUE | - IS: LINPUT LEVELS |
| PTION 26 VALUE | _ IS: G INPUT LEV ELS |
| PTION 27 VALUE | _ IS: SI INPUT LEV- |
| OPTION 28 VALUE | IS: COPS BOND- |

National
Semiconductor

## COP413L/COP313L Single Chip Microcontrollers

## General Description

The COP413L and COP313L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These Control Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, 15 I/O lines with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable highdensity fabrication techniques provide the medium to large volume customers with a customized Control Oriented Processor at a very low end-product cost.
The COP313L is an exact functional equivalent but extended temperature version of the COP413L.
The COP401L-R13 and COP410L-X13 should be used for exact emulation.

## Features

- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- 15 I/O lines
- Two-Level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time

■ Single supply operation ( $4.5 \mathrm{~V}-6.3 \mathrm{~V}$ )

- Low current drain ( 6 mA max.)
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose outputs
- High noise immunity inputs ( $\mathrm{V}_{\mathrm{IL}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.6 \mathrm{~V}$ )

■ Software/hardware compatible with other members of COP400 family

- Extended temperature range device COP313L $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )


## Block Diagram



FIGURE 1

## COP413L Absolute Maximum

Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature
-0.3 to +7 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temp. (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$

Power Dissipation COP413L
0.3 Watt at $70^{\circ} \mathrm{C}$

Total Source Current 25 mA
Total Sink Current
25 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  | 4.5 | 6.3 | V |
| Power Supply Ripple (Notes 1, 3) | Peak to Peak |  | 0.4 | $V$ |
| Operating Supply Current | All Inputs and Outputs Open |  | 6 | mA |
| Input Voltage Levels <br> CKI Input Levels <br> Ceramic Resonator Input ( $\div 8$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low (VIL) <br> CKI (RC), Reset Input Levels <br> Logic High <br> Logic Low <br> SO Input Level (Test Mode) <br> SI Input Level <br> Logic High <br> Logic Low <br> $\mathrm{L}, \mathrm{G}$ Inputs <br> Logic High <br> Logic Low | (Schmitt Trigger Input) <br> (Note 2) <br> (TTL Level) <br> (High.Trip Levels) | 3.0 $0.7 V_{C C}$ 2.5 2.0 3.6 | 0.4 <br> 0.6 <br> 0.8 <br> 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \end{aligned}$ |
| Input Capacitance (Note 3) |  |  | 7 | pF |
| Reset Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Current Levels Output Sink Current SO and SK Outputs (IOL) L0-L7 Outputs, G0-G3 CKO (lou) <br> Output Source Current L0-L7 and G0-G3 SO and SK Outputs ( $\mathrm{l}_{\mathrm{OH}}$ ) Push-Pull | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.4 \\ & 0.2 \\ & -25 \\ & -1.2 \\ & -25 \\ & \hline \end{aligned}$ |  | mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ |
| SI Input Load Source Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed L7-L4, G Port L3-LO Any Other Pin |  |  | $\begin{gathered} 4 \\ 4 \\ 2.0 \end{gathered}$ | mA <br> mA <br> mA |
| Total Source Current Allowed Each Pin |  |  | 1.5 | mA |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.
Note 3: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

COP313L Absolute Maximum

Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availablilty and specifications.
Voltage at Any Pin Relative to GND
-0.3 to +7 V
Ambient Operating Temperature
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ambient Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$

Power Dissipation COP313L
0.20 Watt at $85^{\circ} \mathrm{C}$

Total Source Current 25 mA
Total Sink Current 25 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $V_{C C}$ ) |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 1,3) | Peak to Peak |  | 0.4 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| ```Input Voltage Levels Ceramic Resonator Input ( }\div8\mathrm{ ) Logic High (VIH) Logic Low (VID) CKI (RC), Reset Input Levels Logic High Logic Low SO Input (Test Mode) SI Input Level Logic High Logic Low L,G Inputs Logic High Logic Low``` | (Schmitt Trigger Input) <br> (Note 2) <br> (TTL Level) <br> (High Trip Levels) | 3.0 $0.7 V_{C C}$ 2.5 2.2 3.6 | 0.3 <br> 0.4 <br> 0.6 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Capacitance (Note 3) |  |  | 7 | pF |
| Reset Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Current Levels <br> Output Sink Current SO and SK Outputs (IOL) L0-L7 Outputs, G0-G3 (IOL) CKO (loL) <br> Output Source Current L0-L7 and G0-G3 SO and SK Outputs (IOH) (Push-Pull) | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.8 \\ 0.4 \\ 0.2 \\ \\ -23 \\ -1.0 \\ -23 \\ \hline \end{gathered}$ |  | mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ |
| SI Input Load Source Current | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -200 | $\mu \mathrm{A}$ |
| ```Total Sink Current Allowed L7-L4, G Port L3-L0 Any Other Pin``` |  |  | $\begin{gathered} 4 \\ 4 \\ 1.5 \end{gathered}$ | mA <br> mA <br> mA |
| Total Source Current Allowed Each Pin |  |  | 1.5 | mA |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.
Note 3: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

AC Electrical Characteristics cop $413 \mathrm{~L}: 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ COP313L: $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{c}}$ |  | 16 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency - fi <br> Duty Cycle <br> Rise Time (Note 2) <br> Fall Time (Note 2) | $\begin{aligned} & \div 8 \text { Mode } \\ & \mathrm{fi}=0.5 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 30 \end{aligned}$ | $\begin{gathered} 0.5 \\ 60 \\ 500 \\ 200 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| CKI Using RC $(\div 4)$ Instruction Cycle Time (Note 1) | $\begin{aligned} & \mathrm{R}=56 \mathrm{k} \Omega \pm 5 \% \\ & \mathrm{C}=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{S}$ |
| Inputs: $\qquad$ <br> ${ }^{\text {tsETUP }}$ <br> thold <br> SI <br> tsetup <br> thold |  | $\begin{array}{r} 8.0 \\ 1.3 \\ \\ 2.0 \\ 1.0 \\ \hline \end{array}$ | , | $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| Output Propagation Delay <br> SO, SK Outputs tpd1, tpd0 <br> All Other Outputs tpd1, tpd0 | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | 4.0 $5.6$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.
Note 2: This parameter is only sampled and not $100 \%$ tested.

## Connection Diagram

## S.o. Wide and DIP



FIGURE 2
Order Number COP313L-XXX/D or COP413L-XXX/D See NS Hermetic Package Number D20A (D Pkg. for prototype only)

Order Number COP313L-XXX/WM or COP413L-XXX/WM
See NS Surface Mount Package Number M20B
Order Number COP313L-XXX/N or COP413L-XXX/N See NS Molded Package Number N20A

## Pin Descriptions

Pin
G3-G0
43-G0 4-bit bidirectionall/O port
SI Serial input (or counter input)
SO Serial output (or general purpose output)
SK Logic-controlled clock (or general purpose output) System oscillator input System oscillator output or NC
RESET System reset input
VCC Power Supply GND Ground


FIGURE 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)

## Functional Description

A block diagram of the COP413L is given in Figure 1．Data paths are illustrated in simplified form to depict how the vari－ ous logic elements communicate with each other in imple－ menting the instruction set of the device．Positive logic is used．When a bit is set，it is a logic＂ 1 ＂（greater than 2 V ）． When a bit is reset，it is a logic＂ 0 ＂（less than 0.8 V ）．
All functional references to the COP413L also apply to the COP313L．

## PROGRAM MEMORY

Program Memory consists of a 512－byte ROM．As can be seen by an examination of the COP413L instruction set， these words may be program instructions，program data，or ROM addressing data．Because of the special characteris－ tics associated with the JP，JSRP，JID and LQID instruc－ tions，ROM must often be thought of as being organized into 8 pages of 64 words each．
ROM addressing is accomplished by a 9 －bit PC register．Its binary value selects one of the 5128 －bit words contained in ROM．A new address is loaded into the PC register during each instruction cycle．Unless the instruction is a transfer of control instruction，the PC register is loaded with the next sequential 9－bit binary count value．Two levels of subroutine nesting are implemented by the 9－bit subroutine save regis－ ters，SA and SB，providing a last－in，first out（LIFO）hard－ ware subroutine stack．

ROM instruction words are fetched，decoded and executed by the Instruction Decode，Control and Skip Logic circuitry．

## DATA MEMORY

Data memory consists of a 128 －bit RAM，organized as 4 data registers of 8 4－bit digits．RAM addressing is imple－ mented by a 6 －bit B register whose upper 2 bits（ Br ）select 1 of 4 data registers and lower 3 bits of the 4 －bit Bd select 1 of 8 4－bit digits in the selected data register．While the 4－bit contents of the selected RAM digit（ $M$ ）is usually loaded into or from，or exchanged with，the A register（accumulator），it may also be loaded into the $Q$ latches or loaded from the $L$ ports．RAM addressing may also be performed directly by the XAD 3， 15 instruction．
The most significant bit of Bd is not used to select a RAM digit．Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below．The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15，but NOT between 7 and 8 （see Table III）．

## INTERNAL LOGIC

The 4－bit A register（accumulator）is the source and destina－ tion register for most I／O，arithmetic，logic and data memory access operations．It can also be used to load the Bd por－ tion of the $B$ register，to load 4 bits of the 8 －bit $Q$ latch data， to input 4 bits of the 8 －bit L I／O port data and to perform data exchanges with the SIO register．
A 4－bit adder performs the arithmetic and logic functions of the COP413L，storing its results in A．It also outputs a carry bit to the 1 －bit C register，most often employed to indicate arithmetic overflow．The C register，in conjunction with the XAS instruction and the EN register，also serves to control the SK output．C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time． （See XAS instruction and EN register description，below．）
The $G$ register contents are outputs to 4 general purpose bidirectional I／O ports．


TL／DD／8371－4
FIGURE 4．RAM Digit Address to Physical RAM Digit Mapping
The Q register is an internal，latched， 8 －bit register，used to hold data loaded from $M$ and $A$ ，as well as 8 －bit data from ROM．Its contents are output to the LI／O ports when the L drivers are enabled under program control．（See LEl instruc－ tion．）
The 8 L drivers，when enabled，output the contents of latched Q data to the LI／O ports．Also，the contents of $L$ may be read directly into $A$ and $M$ ．
The SIO register functions as a 4－bit serial－in／serial－out shift register or as a binary counter depending on the contents of the EN register．（See EN register description，below．）Its contents can be exchanged with A，allowing it to input or output a continuous serial data stream．SIO may also be used to provide additional parallel I／O by connecting SO to external serial－in／parallel－out shift registers．
The XAS instruction copies C into the SKL Latch．In the counter mode，SK is the output of SKL in the shift register mode，SK outputs SKL ANDed with internal instruction cycle clock．
The EN register is an internal 4－bit register loaded under program control by the LEI instruction．The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register（ $\mathrm{EN}_{3}-\mathrm{EN}_{0}$ ）．
1．The least significant bit of the enable register，$E N_{0}$ se－ lects the SIO register as either a 4－bit shift register or a 4－ bit binary counter．With $E N_{0}$ set， SIO is an asynchronous binary counter，decrementing its value by one upon each low－going pulse（＂ 1 ＂to＂ 0 ＇）occurring on the SI input． Each pulse must be at least two instruction cycles wide． SK outputs the value of SKL．The SO output is equal to the value of $E N_{3}$ ．With $E N_{0}$ reset，SIO is a serial shift register shifting with each instruction cycle time．The data present at SO goes into the least significant bit of SIO． SO can be enabled to output the most significant bit of SIO each cycle time．（See 4 below．）The SK output be－ comes a logic－controlled clock．
2．$E N_{1}$ is not used．It has no effect on COP413L operation．

Functional Description (Continued)
TABLE I. Enable Register Modes - Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift | 0 | If $S K L=1, S K=$ Clock |
|  |  |  | Register |  | If $S K L=0, S K=0$ |
| 1 | 0 | Shift Register | Input to Shift | Serial | If $S K L=1, S K=$ Clock |
|  |  |  | Register | Out | If $S K L=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  | Counter |  | If $S K L=0, S K=0$ |
| 1 | 1 | Binary Counter | Input to Binary | 1 | If $S K L=1, S K=1$ |
|  |  |  | Counter |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the $S O$ output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table I provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/8371-5
FIGURE 5. Power-Up Clear Circuit
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 6.
a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8 .
b. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO becomes no connection.

TL/DD/8371-6
FIGURE 6. COP413L Oscillator
Ceramic Resonator Oscillator

| Resonator <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 ( $\Omega$ ) | R2 ( $\Omega$ ) | C1 (pF) | C2 (pF) |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> (in $\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$220 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$

## Functional Description (Continued)


a. Standard Output

b. Push-Pull Output

c. Standard L Output

d. Input with Load

e. Hi-Z Input

FIGURE 7. Input and Output Configurations

## I/O CONFIGURATIONS

COP413L inputs and outputs have the following configurations, illustrated in Figure 7:
a. G0-G3-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$.
b. SO, SK-an enhancement mode device to ground in conjunction with a depletion-mode device paralleled by an
enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
c. L0-L7-same as a., but may be disabled.
d. SI has on-chip depletion load device to $V_{C C}$.
e. $\overline{\text { RESET }}$ has a $\mathrm{Hi}-\mathrm{Z}$ input which must be driven to a " 1 " or " 0 " by external components.

## Typical Performance Characteristics



FIGURE 8a. COP413L I/O DC Current Characteristics



Source Current for L0-L7, G0-G3 Standard Output Configuration


Output Sink Current for L0-L7, G0-G3
(Standard Drive)


FIGURE 8b. COP313L I/O DC Current Characteristics

## COP413L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table. Table III provides the mnemonic, oper-
and, machine code data flow, skip conditions and description associated with each instruction in the COP413L instruction set.

TABLE II. COP413L Instruction Set Table Symbols

| Symbol | Definition |
| :---: | :---: |
| Internal Architecture Symbols |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of $B$ (digit address) |
| C | 1-bit Carry Register |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8 -bit TRI-STATE® I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8 -bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9 -bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic Controlled Clock Output |
| Instruction Operand Symbols |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 9 -bit Operand Field, 0-511 binary (ROM Address) |
| \% | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by $t$ |
| Operational Symbols |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| = | is equal to |
| $\bar{A}$ | The one's complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |


| COP413L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) | Data Flow | Skip Conditions | Description |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | \|0011|0000 | $\begin{aligned} & A+C+\operatorname{RAM}(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 \| | $\mathrm{A}+\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Add RAM to A |
| AISC | $y$ | 5- | 0101\| y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 0000\|0000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of $A$ to A |
| NOP |  | 44 | 010010100 | None | None | No Operation |
| RC |  | 32 | 0011 0010 | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 001010010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ | 10110\|000|a8 | $a \rightarrow P C$ | None | Jump |
|  |  | - | - 97:0 |  |  |  |
| JP | a |  | $\begin{array}{\|l\|l\|} \hline 1 \mid \mathrm{a}_{6}: 0 \\ \text { (pages } 2,3 \text { only) } \end{array}$ | $\mathrm{a} \rightarrow \mathrm{PC}_{6: 0}$ | None | Jump within-Page (Note 3) |
|  |  |  | $\begin{gathered} \text { or } \\ \frac{\|11\| \text { as:0 }}{\text { (all other pages) }} \end{gathered}$ | $a \rightarrow P C_{5: 0}$ |  |  |
| JSRP | a | - | \|10| as:0 | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
|  |  |  |  | $\mathrm{a} \rightarrow \mathrm{PC}_{5: 0}$ |  |  |
| JSR | a | 6- |  | $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ | None | Jump to Subroutine |
|  |  | - | 1 37:0 | $a \rightarrow P C$ |  |  |
| RET |  | 48 | [0100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|1001| | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 | 0011 0011 | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | 00111100 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| LD | $r$ | -5 | O0\|r| 0101 | RAM $(B) \rightarrow A$ | None | Load RAM into A, |
|  |  |  |  | $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ |  | Exclusive-OR Br with r |
| LQID |  | BF | 1011 \|1111 | $\mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q}$ | None | Load Q Indirect (Note 2) |
|  |  |  |  | $\mathrm{SA} \rightarrow \mathrm{SB}$ |  |  |
| RMB | 0 | 4C | 0100\|1100| | $0 \rightarrow$ RAM $(B)_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | 0100\|0101] | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | \|0100|0010| | $0 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | 0100\|0011 | $0 \rightarrow$ RAM $(B)_{3}$ |  |  |
| SMB | 0 | 4D | 0100\|1101 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | [0100\|0111 | $1 \rightarrow \operatorname{RAM}(B)_{1}$ |  |  |
|  | 2 | 46 | \|0100|0110| | $1 \rightarrow \operatorname{RAM}(B)_{2}$ |  |  |
|  | 3 | 4B | 0100\|1011 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |


| COP413L Instruction Set (Continued) <br> TABLE III. COP413L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| STII | $y$ | $7-$ | 10111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | $r$ | -6 | $\underline{00\|r\| 01101}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with $r$ |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & B F \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0010 \mid 0011 \\ \hline 1011 \mid 1111 \end{array}$ | $\operatorname{RAM}(3,15) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM $(3,15)$ |
| XDS | $r$ | -7 | [00\|r10111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd. Exclusive-OR Br with $r$ |
| XIS | r | -4 | $\underline{00\|r\| 0100 \mid}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd, Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 0101\|0000 | $A \rightarrow B d$ | None | Copy A to Bd |
| CBA |  | 4E | [0100\|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | - | $\bigcirc 00\|r\|(d-1)$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B immediate with |
|  |  |  | ( $\mathrm{d}=0,9: 15$ ) |  |  | r,d (Note 5) |
| LEI | $y$ | 33 | 0011\|0011 | $y \rightarrow E N$ | None | Load EN Immediate |
|  |  | 6- | $\underline{0110 \mid y-1}$ |  |  | (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 10010\|0000 |  | $C=" 1 "$ | Skip if C is True |
| SKE |  | 21 | 0010\|0001] |  | $A=\operatorname{RAM}(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 001110011 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | 0010\|0001] |  |  | (all 4 bits) |
| SKGBZ |  | 33 | 001110011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 0000\|00011 | $\} 2 n$ | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 000110001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | -0001\|0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 10000\|0001 |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | [0001 0001 ] |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 000110011 |  | RAM $(B)_{3}=0$ |  |

COP413L Instruction Set (Continued)

| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine <br> Language Code <br> (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 00011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | 0010\|1010 |  |  |  |
| INL |  | 33 | 0011 0011 | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(B)$ | None | Input L Ports to RAM, A |
|  |  | 2E | 0010\|1110 | $L^{\text {L }}$ :0 $\rightarrow$ A |  |  |
| OMG |  | 33 | 0011 0011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | 10011 1010 |  |  |  |
| XAS |  | 4F | -0100\|1111 | $\mathrm{A} \longleftrightarrow \mathrm{SIO}, \mathrm{C} \rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicity defined (e.g., Br and Bd are explicitly defined) Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $\mathrm{A}_{3}$ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1 e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP413L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}$, RAM (B)
$\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" ( $(S B \rightarrow S A \rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP413L program (ROM address 0) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or will access data in the next group of 4 pages.

## Description of Selected

 Instructions（Continued）
## TEST MODE（NON－STANDARD OPERATION）

The SO output has been configured to provide for standard test procedures for the custom－programmable COP413L． With SO forced to logic＂ 1 ＂，two test modes are provided， depending upon the value of SI ：
a．RAM and internal Logic Test Mode $(S I=1)$
b．ROM Test Mode（ $\mathrm{SI}=0$ ）
These special test modes should not be employed by the user；they are intended for manufacturing test only．

## Option List

The option selected must be sent in with the EPROM of ROM Code for a Mask order of 413L．Make xerox copy of the table，select the appropriate option，and send it in with the EPROM．

## COP 413L／COP 313L

Option 1：Oscillator Selection
$=0$ Ceramic Resonator or external input frequency divided by 8 ．CKO is oscillator output．
$=1$ Single pin RC controlled oscillator divided by 4. CKO is no connection．

## NOTE：

The following option information is to be sent to National along with the EPROM
Option 1：Value＝ $\qquad$ is：Oscillator Selection

## COP413C/COP413CH/COP313C/COP313CH Single-Chip CMOS Microcontrollers

## General Description

The COP413C, COP413CH, COP313C, and COP313CH fully static, single-chip CMOS microcontrollers are members of the COPSTM family, fabricated using double-poly, silicongate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP 413 CH is identical to the COP413C except for operating voltage and frequency. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide a customized controller-oriented processor at a low end-product cost.
The COP313C/COP313CH is the extended temperature range version of the COP413C/COP413CH.
For emulation use the ROMless COP404C.

## Features

■ Lowest power dissipation ( $40 \mu \mathrm{~W}$ typical)

- Low cost
- Power-saving HALT Mode
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- $15 \mathrm{I} / \mathrm{O}$ lines
- Two-level subroutine stack
- DC to $4 \mu \mathrm{~s}$ instruction time
- Single supply operation ( 3 V to 5.5 V )
- General purpose and TRI-STATE® outputs
- Internal binary counter register with MICROWIRETM compatible serial I/O
- Software/hardware compatible with other members of the COP400 family
- Extended temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) devices available


## Block Diagram



FIGURE 1. COP413C/413CH

## COP413C/COP413CH

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallablilty and specifications.
Supply Voltage
Voltage at Any Pin
Total Allowable Source Current
Total Allowable Sink Current

Operating Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP413C |  | COP413CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Operating Voltage |  | 3.0 | 5.5 | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 4, 5) |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 1) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{t}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \left(\mathrm{t}_{\mathrm{C}}\right. \text { is inst. cycle) } \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ |  | 2000 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{1}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~F}_{1}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ |  | 30 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Input Voltage Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V} \mathrm{CC} \end{aligned}$ | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| RESET, SI Input Leakage |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance (Notes 5, 6) |  |  | 7 |  | 7 | pF |
| Output Voltage Levels (SO, SK, L Port) <br> Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | 0.2 | $V_{C C}-0.2$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Current Levels <br> Sink (Note 3) <br> Source (SO, SK, L Port) <br> Source (G Port) | $\begin{aligned} & V_{C C}=M i n, V_{O U T}=V_{C C} \\ & V_{C C}=M i n, V_{\text {OUT }}=0 V \\ & V_{C C}=M i n, V_{O U T}=0 V \end{aligned}$ | $\begin{gathered} 0.2 \\ -0.1 \\ -8 \end{gathered}$ | -150 | $\begin{gathered} 1.2 \\ -0.5 \\ -30 \\ \hline \end{gathered}$ | -330 | mA <br> mA $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin (Note 3) |  |  | 5 |  | 5 | mA |
| TRI-STATE Leakage Current |  | -2 | +2 | -2 | +2 | $\mu \mathrm{A}$ |

## COP413C/COP413CH

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP413C |  | COP413CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Instruction Cycle Time |  | 16 | DC | 4 | DC | $\mu \mathrm{S}$ |
| Operating CKI Frequency | $\div 8$ Mode | DC | 500 | DC | 2000 | kHz |
| Instruction Cycle Time RC Oscillator $\div 4$ | $\begin{aligned} & \mathrm{R}=30 \mathrm{k} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \% \end{aligned}$ |  |  | 8 | 16 | $\mu \mathrm{S}$ |
| Instruction Cycle Time RC Oscillator $\div 4$ (Note 6) | $\begin{aligned} & R=56 k \pm 5 \%, V_{C C}=5 V \\ & C=100 \mathrm{pF} \pm 5 \% \end{aligned}$ | 16 | 32 | 16 | 32 | $\mu \mathrm{S}$ |
| Duty Cycle (Note 5) | $\mathrm{Fi}=$ Max freq ext clk | 40 | 60 | 40 | 60 | \% |
| Rise Time ( Note 5) | $\mathrm{Fi}=$ Max freq ext clk |  | 60 |  | 60 | ns |
| Fall Time (Note 5) | $\mathrm{Fi}=$ Max freq ext clk |  | 40 |  | 40 | ns |
| Inputs (See Figure 3) tsetup <br> $t_{\text {HOLD }}$ | G Inputs <br> SI Input <br> L Inputs | $\begin{gathered} \mathrm{tc} / 4+2.8 \\ 1.2 \\ 6.8 \\ 1.0 \end{gathered}$ |  | $\begin{gathered} \mathrm{tc} / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Propagation Delay tPD1, tpD0 | $\begin{aligned} & V_{\text {OUT }}=1.5, C_{L}=100 \mathrm{pF} \\ & R_{L}=5 \mathrm{k} \end{aligned}$ |  | 4.0 |  | 1.0 | $\mu \mathrm{S}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled to VCC with 5 K resistors.
Note 2: The Halt mode will stop CKI from oscillating.
Note 3: SO output sink current must be limited to keep $V_{O L}$ less tha $0.2 V_{C C}$ when part is running in order to prevent entering test mode.
Note 4: Voltage change must be less than 0.5 V in a 1 ms period.
Note 5: This parameter is only sampled and not $100 \%$ tested.
Note 6: Variation due to the device included.

## COP313C/COP313CH

## Absolute Maximum Ratings

If Milltary/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage
Voltage at Any Pin
Total Allowable Source Current

| Total Allowable Sink Current | 25 mA |
| :--- | ---: |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and $A C$ electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP313C |  | COP313CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Operating Voltage |  | 3.0 | 5.5 | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 4, 5) |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | $V$ |
| Supply Current (Note 1) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & V_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \left(\mathrm{t}_{\mathrm{c}}\right. \text { is inst. cycle) } \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 360 \end{aligned}$ |  | 2500 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Halt Mode Current (Note 2) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{Fi}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Fi}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{array}{r} 50 \\ 20 \\ \hline \end{array}$ |  | 50 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Input Voltage Levels RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $0.9 \mathrm{~V}_{\mathrm{CC}}$ $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{C C} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| RESET, SI Input Leakage |  | -2 | +2 | -2 | +2 | $\mu \mathrm{A}$ |
| Input Capacitance (Notes 5, 6) |  |  | 7 |  | 7 | pF |
| $\qquad$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | 0.2 | $V_{C C}-0.2$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Current Levels <br> Sink (Note 3) <br> Source (SO, SK, L Port) <br> Source (G Port) | $\begin{aligned} & V_{C C}=\operatorname{Min}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=M i n, V_{O U T}=O V \\ & V_{C C}=M i n, V_{\text {OUT }}=O V \end{aligned}$ | $\begin{gathered} 0.2 \\ -0.1 \\ -8 \end{gathered}$ | -200 | $\begin{gathered} 1.2 \\ -0.5 \\ -30 \end{gathered}$ | -440 | mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin (Note 3) |  |  | 5 |  | 5 | mA |
| TRI-STATE Leakage Current (Note 3) |  | -4 | + 4 | -4 | +4 | $\mu \mathrm{A}$ |

## COP313C/COP313CH

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP313C |  | COP313CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | - Min | Max |  |
| Instruction Cycle Time |  | 16 | DC | 4 | DC | $\mu \mathrm{s}$ |
| Operating CKI Frequency | $\div 8$ Mode | DC | 500 | DC | 2000 | kHz |
| Instruction Cycle Time RC Oscillator $\div 4$ | $\begin{aligned} & R=30 k \pm 5 \%, V_{C C}=5 V \\ & C=82 \mathrm{pF} \pm 5 \% \end{aligned}$ |  |  | 8 | 16 | $\mu \mathrm{S}$ |
| Instruction Cycle Time RC Oscillator $\div 4$ (Note 6) | $\begin{aligned} & R=56 \mathrm{k} \pm 5 \%, V_{C C}=5 \mathrm{~V} \\ & \mathrm{C}=100 \mathrm{pF} \pm 5 \% \end{aligned}$ | 16 | 32 | 16 | 32 | $\mu \mathrm{S}$ |
| Duty Cycle (Note 5) | $\mathrm{Fi}=$ Max Freq Ext Clk | 40 | 60 | 40 | 60 | \% |
| Rise Time (Note 5) | Fi = Max Freq Ext Clk |  | 60 |  | 60 | ns |
| Fall Time (Note 5) | Fi $=$ Max Freq Ext Clk |  | 40 |  | 40 | ns |
| Inputs (See Figure 3) ${ }^{t}$ SETUP <br> thold | G Inputs <br> SI Input <br> L Inputs | $\begin{gathered} \mathrm{tc} / 4+2.8 \\ 1.2 \\ 6.8 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{tc} / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Output Propagation Delay tPD1, ${ }_{\text {PPD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \end{aligned}$ |  | 4.0 |  | 1.0 | $\mu \mathrm{S}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{C C}$ with $5 k$ resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating.
Note 3: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 4: Voltage change must be less than 0.5 V in a 1 ms period.
Note 5: This parameter is only sampled and not $100 \%$ tested.
Note 6: Variation due to the device included.

## Connection Diagram

## Pin Descriptions

| Pin | $\quad$Description <br> $L_{7}-L_{0}$ |
| :--- | :--- |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 8-bit bidirectional I/O port with TRI-STATE |
| 4-bit bidirectional I/O port |  |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock |
|  | (or general purpose output) |
| CKI | System oscillator input |
| CKO | Crystal oscillator output, or NC |
| RESET | System reset input |
| $V_{C C}$ | System power supply |
| GND | System Ground |

FIGURE 2
Order Number COP313C-XXX/D, COP313CH-XXX/D, COP413C-XXX/D or COP413CH-XXX/D
See NS Hermetic Package Number D20A
Order Number COP313C-XXX/N, COP313CH-XXX/N,
COP413C-XXX/N or COP413CH-XXX/N
See NS Molded Package Number N20A
Order Number COP313C-XXX/WM or COP413C-XXX/WM
See NS Small Outline Package Number M20B

## Timing Waveform



## Development Support

The MOLE (Microcontroller On Line Emulator) is a low cost development system and real time emulator for COPS' products. They also include TMP, 8050 and the new 16 bit HPC microcontroller family. The MOLE provides effective support for the development of both software and hardware in the user's application.
The purpose of the MOLE is to provide a tool to write and assemble code, emulate code for the target microcontroller and assist in debugging of the system.
The MOLE can be connected to various hosts, IBM PC, STARPLEXTM, Kaypro, Apple and Intel systems, via RS-232 port. This link facilitates the up loading/down loading of code, supports host assembly and mass storage.
The MOLE consists of three parts; brain, personality and optional host software.

The brain board is the computing engine of the system. It is a self-contained computer with its own firmware which provides for all system operation, emulation control, communication, from programming and diagnostic operation. It has three serial ports which can be connected to a terminal, host system, printer, modem or to other MOLE's in a multiMOLE environment.

The personality board contains the necessary hardware and firmware needed to emulate the target microcontrolier. The emulation cable which replaces the target controller attaches to this board. The software contains a cross assembler and a communications program for up loading and down loading code from the MOLE.

| MOLE Ordering Information |  |
| :---: | :---: |
| P/N | Description |
| MOLE-BRAIN | MOLE Computer Board |
| MOLE-COPS-PB1 | COPS Personality Board |
| MOLE-XXX-YYY | Optional Software |
| Where XXX $=$ COPS |  |
| YYY $=$ | Host System, IBM, Apple, |
| KAY (Kaypro), CP/M |  |

## Functional Description

To ease reading of this description, only COP413C is referenced; however, all such references apply equally to COP413CH, COP313C, and COP313CH.
A block diagram of the COP413C is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 "; when a bit is reset, it is a logic " 0 ".

## PROGRAM MEMORY

Program memory consists of a 512-byte ROM. As can be seen by an examination of the COP413C instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words (bytes) each.

## ROM ADDRESSING

ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by two 9 -bit subroutine save registers, SA and SB.
ROM instruction words are fetched, decoded, and executed by the instruction decode, control and skip logic circuitry.

## DATA MEMORY

Data Memory consists of a 128-bit RAM, organized as four data registers of $8 \times 4$-bit digits. RAM addressing is implemented by a 6 -bit $B$ register whose upper two bits ( Br ) selects one of four data registers and lower three bits of the 4bit Bd select one of eight 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit $(M)$ are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into the $Q$ latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence, each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 to 15, but not between 7 and 8 (see Table III).

## INTERNAL LOGIC

The internal logic of the COP413C is designed to ensure fully static operation of the device.
The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load four bits of the 8 -bit Q latch data and to perform data exchanges with the SIO register.
The 4-bit adder performs the arithmetic and logic functions of the COP413C, storing its results in A. It also outputs the carry information to a 1-bit carry register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description below.)
The G register contents are outputs to four general purpose bidirectional I/O ports.
The Q register is an internal, latched, 8-bit register, used to hold data loaded from RAM and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The eight $L$ drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and RAM.


TL/DD/8537-4
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter, depending upon the contents of the EN register. (See EN register description below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. With SIO functioning as a serial-in/serial-out shift register and SK as a sync clock, the COP413C is MICROWIRE compatible. The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic " 0 ". The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-ENO).

1. The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With ENO reset, SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each instruction cycle time. (See 4, below.) The SK output becomes a logic-controlled clock.
2. EN 1 is not used, it has no effect on the COP413C.
3. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the LI/O ports in a high impedance input state.
4. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected), SO will output the value loaded into EN3. With ENO reset (serial shift
register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected, disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ".

## INITIALIZATION

The external RC network shown in Figure 5 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


FIGURE 5. Power-Up Clear Circuit

TABLE I. Enable Register Modes-Bits ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :--- | :---: | :--- |
| 0 | 0 | Shift Register | Input to Shift | 0 | If SKL $=1$, SK $=$ clock |
|  |  |  | Register |  | If SKL $=0$, SK $=0$ |
| 0 | 1 | Shift Register | Input to Shift | Serial | If SKL $=1$, SK $=$ clock |
|  |  |  | Register | out | If SKL $=0$, SK $=0$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK $=$ SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK $=$ SKL |

## Functional Description (Continued)

## HALT MODE

The COP413C is a fully static circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may be halted by the HALT instruction. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.
The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic " 1 " state. The circuit can be awakened only by the $\overline{\text { RESET function. }}$

## POWER DISSIPATION

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, to minimize power consumption, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to ensure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal- or resonator-generated clock will draw more than a square-wave input. An RC oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate the COP413C current drain.

$$
\begin{aligned}
& \mathrm{Ic}=\mathrm{Iq}+(\mathrm{V} \times 20 \times \mathrm{Fi})+(\mathrm{V} \times 1280 \times \mathrm{FI} / \mathrm{Dv}) \\
& \text { where } \mathrm{Ic}=\text { chip current drain in microamps } \\
& \mathrm{Iq}=\text { quiescent leakage current (from curve) } \\
& \mathrm{FI}=\mathrm{CKI} \text { frequency in megahertz } \\
& \mathrm{V}=\text { chip } \mathrm{V}_{\mathrm{CC}} \text { in volts } \\
& \mathrm{DV}=\text { divide by option selected } \\
& \text { For example, at } 5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}} \text { and } 400 \mathrm{kHz}(\text { divide by } 8), \\
& \mathrm{Ic}=30+(5 \times 20 \times 0.4)+(5 \times 1280 \times 0.4 / 8) \\
& \mathrm{Ic}=30+40+320=390 \mu \mathrm{~A}
\end{aligned}
$$

## OSCILLATOR OPTIONS

There are two options available that define the use of CKI and CKO.
a. Cyrstal-Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 8.
b. RC-Controlled Oscillator. CKI is configured as a single pin RC-controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is NC.
The RC oscillator is not recommended in systems that require accurate timing or low current. The RC oscillator draws more current than an external oscillator (typically an additional $100 \mu \mathrm{~A}$ at 5 V ). However, when the part halts, it stops with CKI high and the halt current is at the minimum.

FIGURE 6. COP413C Oscillator


Crystal or Resonator

| Crystal or Resonator |  |  |  |  | RC-Controlled Oscillator |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal | Component Value |  |  |  | Cycle |  |  |  |
| Value | R1 | R2 | C1 pF | C2 pF | R | C | Time | $\mathrm{V}_{\text {cc }}$ |
| 32 kHz | 220k | 20M | 30 | 5-36 | 15k | 82 pF | 4-9 $\mu \mathrm{s}$ | $\geq 4.5 \mathrm{~V}$ COP413CH Only |
| 455 kHz | 5k | 10M | 80 | 40 | 30k | 82 pF | 8-16 $\mu \mathrm{s}$ | $\geq 4.5 \mathrm{~V}$ COP413CH Only |
| 2.000 MHz | 2k | 1M | 30 | 6-36 | 47k | 100 pF | 16-32 $\mu \mathrm{s}$ | 3.0 to 4.5V COP413C Only |
|  |  |  |  |  | 56k | 100 pF | 16-32 $\mu \mathrm{s}$ | $\geq 4.5 \mathrm{~V}$ |
|  |  |  |  |  | Note: $15 \mathrm{k} \leq \mathrm{R} \leq 150 \mathrm{k}$, $50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$ |  |  |  |

## Functional Description (Continued)

## I/O CONFIGURATIONS

COP413C outputs have the following configurations, illustrated in Figure 7:
a. Standard SO, SK Output. A CMOS push-pull buffer with an N -channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL.
b. Low Current G Output. This is the same configuration as (a) above except that the sourcing current is much less.
c. Standard TRI-STATE L Output. L output is a CMOS output buffer similar to (a) which may be disabled by program control.

a. Standard Push-Pull Output

c. Standard TRI-STATE
"L" Output

The SI and RESET inputs are Hi Z inputs (Figure $7 d$ ).
When using the G I/O port as an input, set the output register to a logic " 1 " level. The P-channel device will act as a pull-up load. When using the LI/O port as an input, disable the $L$ drivers with the LEl instruction. The drivers are then in TRI-STATE mode and can be driven externally.
All output drivers use one or more of three common devices numbered 1 to 3 . Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations.

b. Low Current Push-Pull Output


TL/DD/8537-7
d. Hi-Z Input


SO, SK, L Port Standard Minimum Source Current


COP313C/COP313CH
Low Current G Port
Maximum Source Current


FIGURE 8


Maximum Quiescent Current


## COP413C Instruction Set

Table $I I$ is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP413C instruction set.

TABLE II. COP413C Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |

Symbol
Definition

## INSTRUCTION OPERAND SYMBOLS

| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| :--- | :--- |
| r | 2-bit Operand Field, $0-3$ binary (RAM Register |

OPERATIONAL SYMBOLS
$+\quad$ Plus

- Minus
$\rightarrow \quad$ Replaces
$\longleftrightarrow$ Is exchanged with
$=$ Is equal to
$\bar{A} \quad$ The one's complement of $A$
$\oplus \quad$ Exclusive-OR
: Range of values

TABLE III. COP413C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | $\underline{001110000}$ | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 | $A+\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Add RAM to A |
| AISC | y | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 0000\|0000 | $0 \rightarrow \mathrm{~A}$ | None | Clear A |
| COMP |  | 40 | 10100\|0000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of A to A |
| NOP |  | 44 | 0100\|0100 | None | None | No Operation |
| RC |  | 32 | 0011 ${ }^{10010}$ | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 0010\|0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 000010010 | $A \oplus \operatorname{RAM}(\mathrm{~B}) \rightarrow \mathrm{A}$ | None | Exclusive-OR RAM with A |


| COP413C Instruction Set (Continued) <br> TABLE III. COP413C Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|111|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | 6- | $\begin{gathered} 0110\|000\| a_{8} \mid \\ \mathrm{a}_{7}: 0 \\ \hline \end{gathered}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \begin{array}{\|l\|} 1 \mid \quad a_{6: 0} \\ \text { (pages 2, } 3 \text { only) } \\ \text { or } \end{array} \\ \begin{array}{l} \text { (all other pages) } \end{array} \\ \text { (11 } a_{5: 0} \end{gathered}$ | $\begin{aligned} & a \rightarrow P C_{6: 0} \\ & a \rightarrow P C_{5: 0} \end{aligned}$ | None | Jump within Page (Note 1) |
| JSRP | a | - | 10\| $\mathrm{a}_{5 ; 0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 2) |
| JSR | a | $6-$ | $\begin{array}{\|c\|c\|c\|c\|} \hline 0110\|100\| a_{8} \\ \hline \mathrm{a}_{7: 0} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100 1000 | $S B \rightarrow S A \rightarrow P C$ | None | Return from Subroutine |
| RETSK |  | 49 | $0100 \mid 10011$ | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | $\begin{aligned} & 33 \\ & 38 \end{aligned}$ | 0011 0011 <br> 0011 1000 |  | None | Halt processor |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & \hline 33 \\ & 3 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| LD | $r$ | -5 | [00\|r|0101 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A Exclusive-OR Br with r |
| LQID |  | BF | \|1011 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow \text { RAM }(B)_{0} \\ 0 & \rightarrow \text { RAM }(B)_{1} \\ 0 & \rightarrow \text { RAM }(B)_{2} \\ 0 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | 0 1 2 3 | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | 0111) y | $\begin{aligned} & y \rightarrow \operatorname{RAM}(\mathrm{~B}) \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| $x$ | r | -6 | (00\|r|0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & \mathrm{RF} \end{aligned}$ | 0010 0011 <br> 1011 1111 | $\operatorname{RAM}(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |



[^1]
## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP413C programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register.) If SIO is selected as a shift register, an XAS instruction must be performed once every four instruction cycle times to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower eight bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}, \mathrm{PC}_{8}$ is not affected by this instruction.
Note: JID uses two instruction cycles if executed, one if skipped.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table look-up or code conversion such as BCD to 7 -segment. The LQID instruction "pushes" the stack (PC $+1 \rightarrow$ SA $\rightarrow \mathrm{SB}$ ) and replaces the least significant eight bits of the PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}$, $R A M(B) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC ), restoring the saved value of the PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB , the previous contents of SB are lost.
Note: LQID uses two instruction cycles if executed, one if skipped.

## INSTRUCTION SET NOTES

a. The first word of a COP413C program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed (except JID and LQID).
c. The ROM is organized into eight pages of 64 words each. The program counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: A JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word in page 3 or 7 will access data in the next group of four pages.

## COPS Programming Manual

For detailed information on writing. COPS programs, the COPS Programming Manual 424410284-001 provides an indepth discussion of the COPS architecture, instruction set and general techniques of COPS programming. This manual is written with the programmer in mind.

## OPTION LIST-OSCILLATOR SELECTION

The oscillator option selected must be sent in with the EPROM of ROM Code for masking into the COP413C. Select the appropriate option, make a photocopy of the table and send it with the EPROM.

## COP413C/COP313C

Option 1: Oscillator selection
$=0$ Ceramic Resonator input frequency divided by 8. CKO is oscillator output.
$=1$ Single pin RC controlled oscillator divided by 4. CKO is no connection.
Note: The following option information is to be sent to Na tional along with the EPROM.
Option 1: Value = $\qquad$ is Oscillator Selected.

## COP414L/COP314L Single-Chip N-Channel Microcontrollers

## General Description

The COP414L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. This Controller Oriented Processor is a complete microcomputer containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP414L is an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The COP314L is an exact functional equivalent but extended temperature version of COP414L

The COP414L can be emulated by the COP404C. The COP401L should be used for exact emulation.

## Features

- Late waferfab programming of ROM and I/O for fast delivery of units
- Low cost

Powerful instruction set

- $512 \times 8$ ROM, $32 \times 4$ RAM
- 15 I/O lines
- Two-level subroutine stack
- $16 \mu$ s instruction time
- Single supply operation (4.5V-6.3V)
- Low current drain ( 6 mA max)

Internal binary counter register with MICROWIRETM serial I/O capability

- General purpose and TRI-STATE® ${ }^{\circledR}$ outputs
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device
- COP314L ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

■ Wider supply range ( $4.5 \mathrm{~V}-6.3 \mathrm{~V}$ ) optionally available

## Block Diagram



FIGURE 1. COP414L

## COP414L

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Voltage at Any Pin Relative to GND Ambient Operating Temperature -0.5 V to +10 V $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 6.3 | V |
| Power Supply Ripple (Note 1) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 6 | mA |
| ```Input Voltage Levels CKI Input Levels Ceramic Resonator Input ( \(\div 8\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low``` | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> (Note 2) $V_{C C}=M a x$ <br> With TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> With High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ 3.6 \\ -0.3 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.6 \\ & 0.6 \\ & 2.5 \\ & \\ & 0.8 \\ & 1.2 \\ & \hline \end{aligned}$ | V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMOS Operation Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.

COP414L
DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Ouputs (loL) | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.2 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.9 |  | mA |
| $L_{0}-L_{7}$ Outputs, $\mathrm{G}_{0}-\mathrm{G}_{3}$ and | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| LSTTL $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs ( $\mathrm{l}_{0}$ ) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| CKI (Single-pin RC Oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5, \mathrm{~V}_{\text {IH }}=3.5 \mathrm{~V}$ | 2 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -75 | -480 | $\mu \mathrm{A}$ |
| All Outputs ( $\mathrm{IOH}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -30 | -250 | $\mu \mathrm{A}$ |
| Push-Pull Configuration | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -1.4 |  | mA |
| SO and SK Outputs ( IOH ) | $V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ | -1.2 |  | mA |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -10 | $-140$ | $\mu \mathrm{A}$ |
| Open Drain Output Leakage |  | -2.5 | $+2.5$ | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}, \mathrm{G}$ Port |  |  | 4 | mA |
| $L_{3}-L_{0}$ |  |  | 4 | mA |
| Any Other Pin |  |  | 2.0 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pin |  |  | 1.5 | mA |

## COP314L

## Absolute Maximum Ratings

| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| :--- | ---: |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature <br> (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


| Power Dissipation |  |
| :--- | ---: |
| COP314L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.20 W at $85^{\circ} \mathrm{C}$ |
| Total Source Current | 120 mA |
| Total Sink Current | 100 mA |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

## DC Electrical Characteristics

COP314L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak to Peak |  | 0.5 | $\checkmark$ |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| ```Input Voltage Levels Ceramic Resonator Input ( \(\div 8\) ) Crystal Input Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low Input Capacitance``` | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> (Note 2) $V_{C C}=M a x$ <br> With TTL Trip Level Options Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ With High Trip Level Options Selected | $\begin{gathered} 3.0 \\ 2.2 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{cc}} \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{cc}} \\ -0.3 \\ 2.2 \\ \\ 3.0 \\ 2.2 \\ -0.3 \\ 3.6 \\ -0.3 \end{gathered}$ | $\begin{gathered} 0.3 \\ 0.4 \\ 0.4 \\ 2.5 \\ \\ 0.6 \\ 1.2 \\ 7 \end{gathered}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & v \\ & V \\ & V \\ & \\ & V \\ & V \\ & V \\ & V \\ & V \\ & p F \end{aligned}$ |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMOS Operation Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & v \\ & v \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.

DC Electrical Characteristics (Continued)
COP314L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Outputs (loU) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.0 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.8 |  | mA |
| $L_{0}-L_{7}$ Outputs, $\mathrm{G}_{0}-\mathrm{G}_{3}$ and | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| LSTTL, $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| CKI (Single-pin RC Oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ | 1.5 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -55 | -600 | $\mu \mathrm{A}$ |
| All Outputs ( $\mathrm{IOH}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -28 | -350 | $\mu \mathrm{A}$ |
| Push-Pull Configuration SO and SK Outputs ( $\mathrm{l}_{\mathrm{OH}}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} -1.1 \\ -1.2 \end{array}$ |  | $\mathrm{mA}$ $\mathrm{mA}$ |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -10 | $-200$ | $\mu \mathrm{A}$ |
| Open Drain Output Leakage |  | -5 | +5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}, \mathrm{G}$ Port |  |  | 4 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 4 | mA |
| Any Other Pins |  |  | 1.5 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pins |  |  | 1.5 | mA |

## AC Electrical Characteristics

COP414L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 6.3 \mathrm{~V}$ unless otherwise noted
COP314L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{C}}$ CKI |  | 16 | 40 | $\mu \mathrm{s}$ |
| Input Frequency - $f_{i}$ | $\begin{aligned} & \div 8 \text { Mode } \\ & \div 4 \text { Mode } \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 0.5 \\ 0.25 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Duty Cycle |  | 30 | 60 | \% |
| Rise Time | $\mathrm{f}_{\mathrm{l}}=0.5 \mathrm{MHz}$ |  | 500 | ns |
| Fall Time |  |  | 200 | ns |
| CKI Using RC ( $\div 4$ ) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ |  |  |  |
| Instruction Cycle Time (Note 1) |  | 16 | 28 | $\mu \mathrm{s}$ |
| CKO as SYNC Input tsync |  | 400 |  | ns |
| Inputs |  |  |  |  |
| $\begin{aligned} & \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0} \\ & \mathrm{t}_{\text {SETUP }} \\ & \mathrm{t}_{\text {HOLD }} \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 1.3 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $\begin{array}{cl} \mathrm{SI} \\ \mathrm{t}_{\text {SETUP }} \\ \mathbf{t}_{\text {HOLD }} \\ \hline \end{array}$ |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Propagation Delay <br> SO, SK Outputs $t_{p d 1}, t_{p d o}$ All Other Outputs $\mathrm{t}_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd} 0}$ | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | 4.0 <br> 5.6 | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.

## Connection Diagram



FIGURE 2

## Pin Descriptions

| Pin | $\quad$ Description |
| :--- | :--- |
| $L_{7}-L_{0}$ | 8 bidirectional I/O ports with TRI-STATE |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general purpose output) |


| Pin | $\quad$ Description |
| :--- | :--- |
| CKI | System oscillator input |
| CKO | System oscillator output |
| RESET | System reset input |
| V $_{\text {CC }}$ | Power supply |
| GND | Ground |

## Timing Diagrams



FIGURE 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)


TL/DD/8814-4
FIGURE 3a. Synchronization Timing

## Functional Description

A block diagram of the COP414L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).
All functional references to the COP414L also apply to the COP314L, and COP214L.

## PROGRAM MEMORY

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP414L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128 -bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 84 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it
may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3,15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).


TL/DD/8814-5
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP414L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The G register contents are outputs to 4 general-purpose bidirectional I/O ports.
The Q register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\mathrm{EN}_{3}-\mathrm{EN}_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon
each low-going pulse (" 1 " to " 0 ") occuring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $E N_{1}$ is not used. It has no effect on COP414L operation.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table I provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the $\overline{\text { RESET }}$ pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{Cc}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.

$R C \geq 5 \times$ Power Supply Rise Time TL/DD/8814-6
FIGURE 5. Power-Up Clear Circuit

TABLE I. Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{\mathbf{0}}$

| $\mathbf{E N}_{\mathbf{3}}$ | $\mathbf{E N}_{\mathbf{0}}$ | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=$ Clock <br> If $S K L=0, S K=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If $S K L=1, S K=$ Clock <br> If $S K L=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $S K L=1, S K=1$ <br> If $S K L=0, S K=0$ <br> If $S K L=1, S K=1$ <br> If $S K L=0, S K=0$ |

## Functional Description (Continued)

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


TL/DD/8814-7
Ceramic Resonator Oscillator

| Resonator <br> Value | Components Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{R 1}(\Omega)$ | $\mathbf{R 2}(\Omega)$ | $\mathbf{C 1}(\mathrm{pF})$ | $\mathbf{C 2}(\mathrm{pF})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathrm{pF})$ | Instruction <br> Cycle Time <br> in $\mu \mathbf{s}$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega .360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$. Does not include tolerances.
FIGURE 6. COP414L Oscillator

## OSCILLATOR

There are four basic clock oscillator configurations available as shown by Figure 6.
a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8 .
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 4 to give the instruction frequency time. CKO is no connection.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is no connection.

## CKO PIN OPTIONS

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. CKO is no connection for External or RC controlled oscillator.

## I/O OPTIONS

COP414L inputs and outputs have the following optional configurations, illustrated in Figure 7:
a. Standard-an enhancement-mode device to ground in conjunction with a depletion-mode device to $V_{C C}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK and all D and G outputs.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on $L$ outputs only.
e. Open Drain L--same as b., but may be disabled. Available on L outputs only.
f. An on-chip depletion load device to $V_{C C}$.
g. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP414L system.
The SO, SK outputs can be configured as shown in a., b., or c. The $G$ outputs can be configured as shown in $\mathbf{a}$. or $\mathbf{b}$. Note that when inputting data to the G ports, the G outputs should be set to " 1 ". The L outputs can be configured as in d., or e .

An important point to remember if using configuration d. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current. (See Figure 8, device 2.) However, when the L port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic "1".

Functional Description (Continued)
a. Standard Output

b. Open-Drain Output
No-l $\stackrel{\Gamma}{\square}$
TL/DD/8814-9
c. Push-Pull Output
TL/DD/8814-8
d. Standard L Output

/DD/8814-11
f. Input with Load

g. Hi-Z Input

TL/DD/8814-13
FIGURE 7. Input and Output Configurations

## Typical Performance Curves



FIGURE 8a. COP414 I/O DC Current Characteristics

Typical Performance Curves (Continued)




TL/DD/8814-17
FIGURE 8b. COP314L Input/Output Characteristics

## COP414L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP414L instruction set.

TABLE II. COP414L Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 bina |
| $r$ | 2-bit Operand Field, 0-3 binary Select) |
| a | 9-bit Operand Field, 0-511 bin |
|  | 4-bit Operand Field, 0-15 bina |
| RAM(s) | Contents of RAM location add |
| ROM(t) | Contents of ROM location add |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\bar{A}$ | The one's complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE III. COP414L Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | [0011\|0000' | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | [0011 0001 ] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| AISC | y | 5- | 0101 y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\bar{A} \rightarrow A$ | None | One's complement of A to A |
| NOP |  | 44 | 10100\|0100 | None | None | No Operation |
| RC |  | 32 | 10011\|0010 | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | -0010\|0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


|  |  |  | TABLE III. | OP414L Instruction Set | Continued) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|111|1111 | $\begin{aligned} & \mathrm{ROM}_{\mathrm{PO}}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ | $\frac{\|0110\| 000\left\|a_{8}\right\|}{a_{7: 0}}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  |  | $\begin{aligned} & \mathrm{a} \rightarrow \mathrm{PC}_{6: 0} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump within Page (Note 3) |
| JSRP | a | - - | \|10| $\mathrm{a}_{5: 0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | $6-$ | $\frac{0110\|100\| a_{8} \mid}{\square a_{7: 0}}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 0100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|1001 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & \hline 33 \\ & 3 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{Q}_{7: 4} \\ & \mathrm{RAM}(\mathrm{~B}) \end{aligned} \mathrm{Q}_{3: 0}$ | None | Copy A, RAM to Q |
| LD | r | -5 | 00\|r|0101| | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with $r$ |
| LQID |  | BF | \|1011|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | 0 1 2 3 | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow \text { RAM(B) })_{0} \\ 0 & \rightarrow \text { RAM(B) } \\ 0 & \rightarrow \text { RAM(B) })_{2} \\ 0 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | 0 1 2 3 | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM(B) } \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | \|0111| y | $\begin{aligned} & \mathrm{y} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | $r$ | -6 | 00\|r|0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with $r$ |
| XAD | 3, 15 | 23 $B F$ | 0010 0011 <br> 1011 1111 | $\operatorname{RAM}(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |
| XDS | $r$ | -7 | 00\|r|0111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |
| XIS | r | -4 | 00\|r10100 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd Exclusive-OR Br with r |

TABLE III. COP414L Instruction Set (Continued)

| Mnemonic | Operand | $\begin{gathered} \text { Hex } \\ \text { Code } \end{gathered}$ | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | $\underline{010110000}$ | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | 1010011110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | -- | $\frac{\|00\| r\|(d-1)\|}{(d=0,9: 15)}$ | $\mathrm{r}, \mathrm{d} \rightarrow \mathrm{B}$ | Skip until not a LBI | Load B Immediate with r,d (Note 5) |
| LEI | y | $\begin{aligned} & 33 \\ & 6- \end{aligned}$ | $\begin{array}{\|} \hline 0011\|0011\| \\ \hline 0010 \mid y \\ \hline \end{array}$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 001010000 |  | $\mathrm{C}=$ "1" | Skip if C is True |
| SKE |  | 21 | 1001010001 |  | $\mathrm{A}=\mathrm{RAM}(\mathrm{B})$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | $0011 \mid 0011$ <br> $0010 \mid 0001$ |  | $\mathrm{G}_{3: 0}=0$ | Skip if $G$ is Zero (all 4 bits) |
| SKGBZ |  | 33 | 0011 0011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 | 2nd byte | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 0001\|0001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 00000011 |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0001/0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 1000010001 |  | RAM (B) ${ }_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 00010001 |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | RAM $(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 00010011 |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 001110011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | 0010\|1010 |  |  |  |
| INL |  | 33 | 0011\|0011 |  | None | Input LPorts to RAM, A |
|  |  | 2 E | $0010 \mid 1110$ |  |  |  |
| OBD |  | 33 | 0011 00111 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011\|1110 |  |  |  |
| OMG |  | 33 | 0011 0011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | 0011\|1010 |  |  |  |
| XAS |  | 4F | 0100/1111 | A $\longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1 , e.g., to load the lower four bits of $B$ (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Option List

The COP414L mask-programmable options are assigned numbers which correspond with the COP414L pins.
The following is a list of COP414L options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option 1: $L_{4}$ Driver
$=0$ : Standard output
= 1: Open-drain output
Option 2: $\mathrm{V}_{\mathrm{CC}}$ Pin
$=0$ : Standard $\mathrm{V}_{\mathrm{CC}}$
Option 3: $L_{3}$ Driver
same as Option 1
Option 4: $\mathrm{L}_{2}$ Driver
same as Option 1
Option 5: $\mathrm{L}_{1}$ Driver same as Option 1
Option 6: Lo Driver same as Option 1
Option 7: SI Input
$=0$ : load device to $V_{C C}$
= 1: Hi-Z Output
Option 8: SO Driver
=0: Standard output
= 1: Open-drain output
= 2: Push-pull output
Option 9: SK Driver
same as Option 8
Option 10:
= 0: Ground Pin-no options available
Option 11: $\mathrm{G}_{0}$ I/O Port
$=0$ : Standard output
= 1: Open-drain output
Option 12: $\mathrm{G}_{1}$ I/O Port
same as Option 11
Option 13: $\mathrm{G}_{2}$ I/O Port same as Option 11
Option 14: $\mathrm{G}_{3}$ I/O Port
same as Option 11
Option 15: CKO Output
$=0$ : Clock output to ceramic resonator/crystal
= 1: No connection
Option 16: CKI Input
$=0$ : Ocillator input divided by $8(500 \mathrm{kHz}$ max)
= 1: Single pin RC controlled oscillator divided by 4
= 2: External Schmitt trigger level clock divided by 4
Option 17: $\overline{\operatorname{RESET}}$ Input
$=0$ : Load device to $V_{C C}$
= 1: Hi-Z Input
Option 18: $L_{7}$ Driver
same as Option 1

Option 19: L6 Driver same as Option 1
Option 20: L $L_{5}$ Driver same as Option 1
Option 21: L Input Levels
$=0$ : Standard TTL input levels (" 0 " $=0.8 \mathrm{~V}, " 1 "=$ 2.0V)
= 1: Higher voltage input levels (" 0 " = 1.2V, " 1 " = 3.6V)

Option 22: G Input Levels same as Option 21
Option 23: SI Input Levels
same as Option 21

## TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP414L. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of S :
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode $(\mathrm{SI}=0)$

These special test modes should not be employed by the user; they are intended for manufacturing tests only.

## COP414L Option List

Please fill out the Option List and send it with the EPROM. Option Data


## COP420/COP421/COP422 and COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers

## General Description

The COP420, COP421, COP422, COP320, COP321 and COP322 Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP421 is identical to the COP420, except with 19 I/O lines instead of 23; the COP422 has 15 I/O lines. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.
The COP320 is the extended temperature range version of the COP420 (likewise the COP321 and COP322 are the extended temperature range versions of the COP421/ COP422). The COP320/321/322 are exact functional equivalents of the COP420/421/422.

## Block Diagram



FIGURE 1

## COP420/COP421/COP422 and COP320/COP321/COP322

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin
Operating Temperature Range
COP420/COP421/COP422 COP320/COP321/COP322
Storage Temperature Range
Total Sink Current
Total Source Current
-0.3 V to +7 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
75 mA
95 mA

| Package Power Dissipation | 750 mW at $25^{\circ} \mathrm{C}$ |
| :--- | ---: |
| 24 and 28 pin | 400 mW at $70^{\circ} \mathrm{C}$ |
|  | 250 mW at $85^{\circ} \mathrm{C}$ |
| Package Power Dissipation | 650 mW at $25^{\circ} \mathrm{C}$ |
| 20 pin | 300 mW at $70^{\circ} \mathrm{C}$ |
|  | 200 mW at $85^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Absolute maximum ratings indicate limits beyond which |  |
| damage to the device may occur. DC and AC electrical |  |
| specifications are not ensured when operating the device at |  |
| absolute maximum ratings. |  |

## COP420/COP421/COP422

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage |  | 4.5 | 6.3 | V |
| Power Supply Ripple | Peak to Peak (Note 3) |  | 0.4 | V |
| Supply Current | Outputs Open |  | 38 | mA |
| Supply Current | Outputs Open, $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 | mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input <br> Logic High <br> Logic High <br> Logic Low <br> TTL Input Logic High Logic Low <br> Schmitt Trigger Inputs <br> RESET, CKI ( $\div 4$ ) <br> Logic High <br> Logic Low <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Input Levels High Trip Option Logic High <br> Logic Low | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> (Note 2) $\begin{aligned} & V_{C C}=M a x . \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 2.0 \\ -0.3 \\ \\ \\ 0.7 V_{\mathrm{CC}} \\ -0.3 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 <br> 0.8 <br> 0.6 <br> 3.0 <br> 0.8 <br> 1.2 |  |
| Input Load Source Current CKO <br> All Others | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\begin{gathered} -4 \\ -100 \end{gathered}$ | $\begin{aligned} & -800 \\ & -800 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Capacitance (Note 3) |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels Standard Outputs TTL Operation Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS Operation (Note 1) Logic High Logic Low | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: TRI-STATE and LED configurations are excluded.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.
Note 3: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## COP420/COP421/COP422

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels <br> LED Direct Drive Output Logic High CKI Sink Current (R/C Option) CKO (RAM Supply Current) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{B}}=3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2.5 \\ 2 \end{gathered}$ | $\begin{aligned} & 14 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Output Current Levels Output Sink Current (IOL) Output Source Current ( $\mathrm{IOH}_{\mathrm{O}}$ ) | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | +1.6 |  | mA |
| Standard Configuration All Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} -200 \\ -100 \\ \hline \end{array}$ | $\begin{array}{r} -900 \\ -500 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Push-Pull Configuration SO, SK Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -0.4 \end{aligned}$ |  | $\frac{\mathrm{mA}}{\mathrm{~mA}}$ |
| TRI-STATE Configuration $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.8 \\ & -0.9 \end{aligned}$ |  | $\frac{\mathrm{mA}}{\mathrm{~mA}}$ |
| LED Configuration $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -0.5 \end{aligned}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| Allowable Sink Current Per Pin (L, D, G) Per Pin (All Others) Per Port (L) Per Port (D, G) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Allowable Source Current Per Pin (L) Per Pin (All Others) |  |  | $\begin{aligned} & -15 \\ & -1.5 \end{aligned}$ | $\frac{\mathrm{mA}}{\mathrm{~mA}}$ |

COP420/COP421/COP422/COP320/COP321/COP322

## COP320/COP321/COP322

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage |  | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak (Note 3) |  | 0.4 | V |
| Supply Current | $T_{A}=-40^{\circ} \mathrm{C}$, Outputs Open |  | 40 | mA |
|  |  |  |  |  |
| CKI Input Levels Crystal Input Logic High Logic Low | $V_{C C}=M a x$ | $\begin{gathered} 2.2 \\ -0.3 \end{gathered}$ | 0.3 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| TTL Input Logic High Logic Low | $V_{C C}=5 V \pm 5 \%$ | $\begin{gathered} 2.2 \\ -0.3 \end{gathered}$ | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Schmitt Trigger Inputs <br> RESET, CKI ( $\div 4$ ) <br> Logic High <br> Logic Low |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ $-0.3$ | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| SO Input Level (Test Mode) | (Note 2) | 2.0 | 3.0 | V |
| All Other Inputs <br> Logic High Logic High Logic Low | $\begin{aligned} & V_{C C}=M a x . \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{gathered} 3.0 \\ 2.2 \\ -0.3 \end{gathered}$ | 0.6 | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Input Levels High Trip Option Logic High Logic Low |  | $\begin{gathered} 3.6 \\ -0.3 \\ \hline \end{gathered}$ | 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Input Load Source Current CKO All Others | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\begin{gathered} -4 \\ -100 \end{gathered}$ | $\begin{aligned} & -800 \\ & -800 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Capacitance (Note 3) |  |  | 7 | pF |
| Hi Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels Standard Outputs TTL Operation Logic High Logic Low CMOS Operation (Note 1) Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-75 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ \mathrm{~V}_{\mathrm{CC}}-1 \\ -0.3 \end{gathered}$ | 0.4 0.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> LED Direct Drive Output Logic High <br> CKI Sink Current (R/C Option) <br> CKO (RAM Supply Current) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}(\text { Note } 4) \\ & \mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.0 \\ 2 \end{gathered}$ |  | mA <br> mA <br> mA |
| TRI-STATE or Open Drain Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |
| Allowable Sink Current <br> Per Pin (L, D, G) <br> Per Pin (All Others) <br> Per Port (L) <br> Per Port (D, G) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA |
| Allowable Source Current Per Pin (L) Per Pin (All Others) |  |  | $\begin{array}{r} -15 \\ -1.5 \\ \hline \end{array}$ | $\mathrm{mA}$ $\mathrm{mA}$ |

Note 1: TRI-STATE and LED configurations are excluded.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.
Note 3: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## AC Electrical Characteristics

COP420/COP421/COP422 $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted
COP320/COP321/COP322 $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 4 | 10 | $\mu \mathrm{S}$ |
| Operating CKI Frequency | $\begin{aligned} & \div 16 \text { mode } \\ & \div 8 \text { mode } \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 2.0 \end{aligned}$ | MHz <br> MHz |
| CKI Duty Cycle (Note 1) Rise Time (Note 3) Fall Time (Note 3) | $\begin{aligned} & \text { Freq. }=4 \mathrm{MHz} \\ & \text { Freq. }=4 \mathrm{MHz} \end{aligned}$ | 40 | $\begin{aligned} & 60 \\ & 60 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \\ & \hline \end{aligned}$ |
| CKI Using RC (Figure 8c) <br> Frequency <br> Instruction Cycle Time (Note 2) | $\begin{aligned} & \div 4 \operatorname{mode} \\ & R=15 \mathrm{k} \Omega \pm 5 \%, C=100 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 0.5 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1.0 \\ 8 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \mu \mathrm{~s} \end{gathered}$ |
| Inputs: <br> SI <br> tsetup <br> thold <br> All Other Inputs <br> $t_{\text {SETUP }}$ <br> thold |  | $\begin{gathered} 0.3 \\ 250 \\ \\ 1.7 \\ 300 \end{gathered}$ | * | $\mu \mathrm{s}$ ns <br> $\mu \mathrm{S}$ <br> ns |
| Output Propagation Delay <br> SO and SK <br> $t_{\text {pd1 }}$ <br> $t_{\text {pdo }}$ <br> CKO <br> $t_{\text {pd1 }}$ <br> $t_{\text {pdo }}$ <br> All Other Outputs <br> ${ }^{t}{ }^{\text {pd1 }}$ <br> $t_{\text {pd }}$ | Test Conditions: $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ | 300 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \\ & 0.25 \\ & 0.25 \\ & \\ & 1.4 \\ & 1.4 \end{aligned}$ | ns <br> $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ |

Note 1: Duty cycle $=t_{w_{1}} /\left(t_{w_{1}}+t_{w_{0}}\right)$.
Note 2: Variation due to the device included.
Note 3: This parameter is only sampled and not $100 \%$ tested.


COP421, COP321
DIP and SO Wide


TL/DD/6921-3
Top View
Order Number COP321-XXX/N or COP421-XXX/N
See NS Molded Package N24A
Order Number COP321-XXX/D or COP421-XXX/D
See NS Hermetic Package D24C
(Prototyping Pkg. Only)
Order Number COP321-XXX/WM or COP421-XXX/WM
See NS Surface Mount Package M24B

## Pin Descriptions

| Pin | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 bidirectional I/O ports with TRI-STATE | SK | Logic-controlled clock (or general purpose out- |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports |  | put) |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs | CKI | System oscillator input |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 general purpose inputs (COP420/320 only) | CKO | System oscillator output (or general purpose input |
| SI | Serial input (or counter input) |  | or RAM power supply) |
| SO | Serial output (or general purpose output | RESET | System reset input |
|  |  | $\mathrm{V}_{\mathrm{cc}}$ GND | Power supply |

## Timing Diagrams



TL/DD/6921-5
FIGURE 3. Input/Output Timing Diagrams (Crystal Divide by 16 Mode)


FIGURE 3A. Synchronization Timing

FIGURE 3B. CKO Output Timing


TL/DD/6921-7

## Functional Description COP420/COP421/COP422, COP320/COP321/COP322

For ease of reading this description, only COP420 and/or COP421 are referenced; however, all such references apply equally to the COP422, COP322, COP320 and/or COP321, respectively.
A block diagram of the COP420 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420/421 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.
ROM addressing is accomplished by a 10 -bit PC register. Its binary value selects one of the 1,0248 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of 256 -bit RAM, organized as 4 data registers of 164 -bit digits. RAM addressing is implemented by a 6 -bit $B$ register whose upper 2 bits $(\mathrm{Br})$ select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( $M$ ) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most $1 / O$, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load the input 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.

## Functional Description COP420/COP421/COP422, COP320/COP321/COP322 (Continued)

A 4-bit adder performs the arithmetic and logic functions of the COP420/421, storing its results in A. It also outputs a carry bit to the 1 -bit $\mathbf{C}$ register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
Four general-purpose inputs, $\mathbb{I N}_{3}-\mathbb{N}_{0}$, are provided; $\mathbb{N}_{1}$, $\mathrm{IN}_{2}$ and $\mathrm{IN}_{3}$ may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS applications.
The $\mathbf{D}$ register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The $\mathbf{G}$ register contents are outputs to 4 general-purpose bidirectional I/O ports. $\mathrm{G}_{0}$ may be mask-programmed as an output for MICROBUS applications.
The $\mathbf{Q}$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application \#2.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-E N_{0}$ ).

1. The least significant bit of the enable register, $\mathrm{EN}_{0}$ selects the SIO register as either a 4 -bit shift register or a 4bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 " occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting let each instruction cycle time. The data present at DI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With the $E N_{1}$ set the $\mathrm{IN}_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $\mathrm{EN}_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting EN enables SO as the output of the SIO shift register outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". The table below provides summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{1}$.

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by Figure 8.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optional by 8).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply $\left(\mathrm{V}_{\mathrm{R}}\right)$ of as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for non-timing functions.

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=C L O C K \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=C L O C K \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

# Functional Description COP420/COP421/COP422, COP320/COP321/COP322 (Continued) 



External Oscillator

TL/DD/6921-10
Crystal Oscillator

Crystal Oscillator

| Crystal <br> Value | Component Values |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | R1( $\Omega$ ) | R2( $\Omega$ ) | C1(pF) | $\mathbf{C 2 ( p F )}$ |
| 4 MHz | 4.7 k | 1 M | 22 | 22 |
| 3.58 MHz | 3.3 k | 1 M | 22 | 27 |
| 2.09 MHz | 8.2 k | 1 M | 47 | 33 |


| $\mathbf{R ( k} \Omega)$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 12 | 100 | $5 \pm 20 \%$ |
| 6.8 | 220 | $5.3 \pm 23 \%$ |
| 8.2 | 300 | $8 \pm 29 \%$ |
| 22 | 100 | $8.6 \pm 16 \%$ |

Note: $50 \mathrm{k} \Omega \geq R \geq 5 \mathrm{k} \Omega$
$360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$

FIGURE 8. COP420/421/COP320/321 Oscillator

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin ( $V_{R}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP420/421 system timing configuration does not require use of the CKO pin.

## RAM KEEP-ALIVE OPTION (NOT AVAILABLE ON COP422)

Selecting CKO as the RAM power supply ( $V_{R}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes below spec during power off; $V_{C C}$ must be within spec before RESET goes high on power up.
2. $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip, and equal to $\mathrm{V}_{\mathrm{CC}} \pm 1 \mathrm{~V}$ during normal operation.
3. $V_{\mathrm{R}}$ must be $\geq 3.3 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{CC}}$ off.

INTERRUPT
The following features are associated with the $I N_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC
$+1)$ onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC})$. Any previous contents of SC are lost. The program counter is set to hex address $0 F F$ (the last word of page 3) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $\mathrm{EN}_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{N}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address 0FF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their

## Functional Description COP420/COP421/COP422, COP320/COP321/COP322 (Continued)

popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic, internal to the COP420/421, will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the $\overline{\text { EESET }}$ pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$.
Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, D, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


TL/DD/6921-13
FIGURE 7. Power-Up Clear Circuit

## I/O OPTIONS

COP420/421 outputs have the following optional configurations, illustrated in Figure 9a:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with TTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on L outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L outputs only.

## Functional Description COP420/COP421/COP422, COP320/COP321/COP322 (Continued)

f. LED Direct Drive-an enhancement-mode device to ground and to $V_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $\mathrm{V}_{\mathrm{C}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.
COP420/COP421 inputs have the following optional configurations:
h. An on-chip depletion load device to $\mathrm{V}_{\mathrm{CC}}$.
l. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and VOUT) curves are given in Figure $9 b$ for each
of these devices to allow the designer to effectively use these I/O configurations in designing a COP420/421 system.
The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the $G$ ports, the $G$ outputs should be set to " 1 ." The L outputs can be configured as in d., e., f. or g.
An important point to remember if using configuration $\mathbf{d}$. or $f$. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 9b, device 2); however, when the $L$ lines are used as input, the disabled depletion device can not be relied on to source sufficient current to pull an input to logic " 1 ".

## COP421

If the COP420 is bonded as a 24-pin device, it becomes the COP421, illustrated in Figure 2, COP420/421 Connection Diagrams. Note that the COP421 does not contain the four general purpose $\operatorname{IN}$ inputs $\left(\mathrm{N}_{3}-\mathrm{IN}_{0}\right)$. Use of this option precludes, of course, use of the IN options and interrupt feature. All other options are available for the COP421.


TL/DD/6921-14
a. Standard Output


TL/DD/6921-15
b. Open-Drain Output


TL/DD/6921-16


TL/DD/6921-17


TL/DD/6921-18
e. Open-Drain L Output

( $\Delta$ is Depletion Device)
TL/DD/6921-19
f. LED (L Output)


TL/DD/6921-20


TL/DD/6921-21
h. Input with Load


TL/DD/6921-22
i. Hi-Z Input

FIGURE 9a. Input/Output Configurations

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. The following short program illustrates this situation.

START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the $Q$ register may be temporarily loaded with the second byte of the CAMQ opcode ( $\mathrm{X}^{\prime} 3 \mathrm{C}$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under 2 microseconds, although the exact value may vary due to data patterns, processing parameters, and $L$ line loading. These false states are peculiar only to the CAMQ instruction and the $L$ lines.

Typical Performance Characteristics


FIGURE 9b. COP420/COP421 Input/Output Characteristics

Typical Performance Characteristics (Continued)




TRI-STATE Output Source Current


L Output Depletion Load OFF Source Current



LED Output Direct LED Drive



## Instruction Set

Table $I$ is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP420/COP421/COP422 instruction set.

TABLE I. COP420/421/422/320/321/322 Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit latches associated with the IN ${ }_{3}$ or |
|  | INO inputs |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by |
|  | B Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 10-bit Subroutine Save Register A |
| SB | 10-bit Subroutine Save Register B |
| SC | 10 Subroutine Save Register A |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | l Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
|  | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 10-bit Operand Field, 0-1023 binary (ROM Address) |
|  | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by t |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\overline{\mathrm{A}}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE II. COP420/421/422/320/321/322 Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 0100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 10101 y | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CASC |  | 10 | 0001/0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 010010000 | $\bar{A} \rightarrow A$ | None | One's complement of A to A |
| NOP |  | 44 | 10100\|0100 | None | None | No Operation |
| RC |  | 32 | 001110010 | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 0010/0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 0000 0010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE II. COP420/421/422/320/321/322 Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | 1111 11111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \rightarrow \end{aligned}$ | None | Jump Indirect (Note 3) |
|  | a | 6-- |  | $a \rightarrow P C$ | None | Jump |
| JP | a |  |  | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- | 10\| $\mathbf{a}_{5} \mathbf{0}$ | $\begin{aligned} & \begin{array}{l} \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ 010 \rightarrow \mathrm{PC}_{8: 6} \\ \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{array} \\ & \hline \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a |  |  | $\underset{\mathrm{PC}+1}{\mathrm{PCP}} \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ | None | Jump to Subroutine |
| RET |  | 48 | $0100 \mid 1000$ | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100 1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\underset{\mathrm{A} \rightarrow \mathrm{Q}_{7: 4}}{\operatorname{RAM}(\mathrm{~B})} \mathrm{Q}_{3: 0}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 & 0011 \\ \hline 0010 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \text { RAM(B) } \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| LD | r | -5 | $\underline{00\|r\| 0101 ~}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A Exclusive-OR Br with $r$ |
| LDD | r,d | 23 | $\begin{array}{\|l\|l\|l\|} \hline 0010 & 0011 \\ \hline 00\|r\| r \mid \\ \hline \end{array}$ | RAM(r,d) $\rightarrow$ A | None | Load A with RAM pointed to directly by $\mathrm{r}, \mathrm{d}$ |
| LQID |  | BF | 1011 1111] | $\begin{aligned} & \operatorname{ROM(PC9:B,A,M}) \rightarrow Q \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | $\begin{array}{\|c\|c\|c\|} \hline 0100 & 1100 \\ \hline 0100 & 0101 \\ \hline 0100 & 0010 \\ \hline 0100 & 0011 \\ \hline \end{array}$ | $\begin{aligned} 0 & \rightarrow \text { RAM(B) })_{0} \\ 0 & \rightarrow \text { RAM(BM })_{1} \\ 0 & \rightarrow \text { RAM(B) })_{2}(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0100 \mid 1101 \\ \hline 0100 & 1101 \\ \hline 0100 & 0110 \\ \hline 0100 & 1011 \\ \hline \end{array}$ | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B){ }_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set Ram Bit |
| STII | y | 7- | $10111]^{\text {y }}$ | $\underset{\mathrm{Bd}+1 \xrightarrow{\mathrm{RAM}(\mathrm{~B})}}{\mathrm{Bd}}$ | None | Store Memory Immediate and Increment Bd |
| x | r | -6 | L00\|r10110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r,d | $23$ | $\begin{array}{\|l\|l\|l\|} \hline 0010\|0011\| \\ \hline 10\|r\| d \mid \\ \hline \end{array}$ | RAM $(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange $A$ with RAM pointed to directly by r ,d |



| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE II. COP420/421/422/320/321/322 Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 0011 | $G \rightarrow A$ | None | Input G Ports to A |
|  |  | 2 A | 0010\|1010 |  |  |  |
| ININ |  | 33 | 0011 10011 | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | 001011000 |  |  |  |
| INIL |  | 33 | 00110011 | $\mathrm{IL}_{3}, \mathrm{CKO}, ~ " 0$ ', $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 0010 1001 |  |  | (Note 3) |
| INL |  | 33 | 001110011 | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2E | 0010\|1110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 001110011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011/1110 |  |  |  |
| OGI | $y$ | 33 | 0011 0011 | $y \rightarrow G$ | None | Output to G Ports Immediate |
|  |  | $5-$ | \|0101 ${ }^{101}$ |  |  |  |
| OMG |  | 33 | 0011 0011 \| | RAM (B) $\rightarrow$ G | None | Output RAM to G Ports |
|  |  | 3A | 0011 1010 |  |  |  |
| XAS |  | 4F | 01001111 | A | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit register.
Note 2: The ININ instruction is not available on the COP421/COP321 and COP422/COP322 since these devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(\mathbf{1 1 1 1}_{2}\right)$.
Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420/421 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If

SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10 -bit word, $\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## Description of Selected Instructions (Continued)

INIL INSTRUCTION
INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 10) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and $A O$ respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathbb{N}_{3}$ and $\mathbb{N}_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $I N_{3}-I N_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.
Note: IL. latches are not cleared on reset.


## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10 -bit word $\mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow$ $\mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execu-
tion. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the content of SB are placed in SC (SB $\rightarrow$ SC). Note that LQID takes two instruction cycle times to execute.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420/421 to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency $\div 16$ ) and the binary counter output pulse frequency will be 128 Hz . For time-ofday or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

## INSTRUCTION SET NOTES

a. The first word of a COP420/421 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instruction are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7,11 or 15 will access data in the next group of four pages.

## Option List

The COP420/421/422 mask-programmable options are assigned numbers which correspond with the COP420 pins.
The following is a list of COP420 options. When specifying a COP421 or COP422 chip, Options 9, 10, 19, 20 and 29 must all be set to zero. When specifying a COP422 chip, Options 21, 22, 27 and 28 must also be zero, and Option 2 must not be a 1. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option $1=0$ : Ground-no options available
Option 2: CKO Pin
$=0$ : clock generator output to crystal 0 not available if option $3=4$ or 5)
$=1$ : Pin is RAM power supply $\left(V_{R}\right)$ input
(Not available on COP422/COP322)
= 2: general purpose input with load device
= 4: general purpose Hi Z input
Option 3: CKI Input
$=0$ : crystal input devided by 16
$=1$ : crystal input divided by 8
= 2: TTL external clock input divided by 16
= 3: TTL external clock input divided by 8
$=4$ : single-pin RC controlled oscillator $(\div 4)$
$=5$ : External Schmitt trigger clock input ( $\div 4$ )
Option 4: RESET Pin
$=0$ : load devices to $V_{C C}$
$=1$ : Hi-Z input
Option 5: $\mathrm{L}_{7}$ Driver
$=0$ : Standard output (Figure 9D)
$=1$ : Open-Drain output ( E )
$=2$ : LED direct drive output (F)
= 3: TRI-STATE push-pull output (G)
Option 6: $\mathrm{L}_{6}$ Driver same as Option 5
Option 7: $\mathrm{L}_{5}$ Driver same as Option 5
Option 8: L $L_{4}$ Driver same as Option 5
Option 9: $\mathbb{N}_{1}$ Input $=0$ : load devices to $\mathrm{V}_{\mathrm{CC}}(\mathrm{H})$
$=1: \mathrm{Hi}-\mathrm{Z}$ input ( I )
Option 10: $\mathbb{I N}_{2}$ Input same as Option 9
Option $11=0$ : $V_{C C}$ Pin-no options available
Option 12: $\mathrm{L}_{3}$ Driver same as Option 5
Option 13: L2 Driver same as Option 5
Option 14: $L_{1}$ Driver same as Option 5
Option 15: Lo Driver same as Option 5

Option 16: SI Input same as Option 9
Option 17: SO Driver $=0$ : standard output (A)
$=1$ : open-drain output (B)
= 2: push-pull output (C)
Option 18: SK Driver same as Option 17
Option 19: $\mathrm{IN}_{0}$ Input same as Option 9
Option 20: $\mathrm{IN}_{3}$ Input same as Option 9
Option 21: G I/O Port $=0$ : Standard output (A) $=1$ : Open-Drain output (B)
Option 22: $\mathrm{G}_{1}$ I/O Port same as Option 21
Option 23: $\mathrm{G}_{2}$ 1/O Port same as Option 21
Option 24: $\mathrm{G}_{3}$ I/O Port same as Option 21
Option 25: $\mathrm{D}_{3}$ Output $=0$ : Standard output (A) $=1$ : Open-Drain output $(B)$
Option 26: $\mathrm{D}_{2}$ Output same as Option 25
Option 27: $\mathrm{D}_{1}$ Output same as Option 25
Option 28: $\mathrm{D}_{0}$ Output same as Option 25
Option 29: COP Function $=0$ : normal operation
Option 30: COP Bonding $=0$ : COP420 (28-pin device) = 1: COP421 (24-pin device) $=2: 28$ - and 24 -pin device = 3: COP422 (20-pin device) $=4: 28$ - and 20 -pin device $=5: 24-$ and $20-$ pin device $=6: 28$-, 24- and 20 -pin device
Option 31: In Input Levels $=0$ : normal input levels $=1$ : Higher voltage input levels (" 0 " = 1.2V, " 1 " = 3.6V)
Option 32: G Input Levels same as Option 31
Option 33: L Input Levels same as Option 31
Option 34: CKO Input Levels same as Option 31
Option 35: SI Input Levels same as Option 31

## Option List (Continued)

## COP OPTION LIST

The following option information is to be sent to National along with the EPROM.


## TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP420. With SO forced to logic "1", two test modes are provided, depending upon the value of SI :
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode $(\mathrm{SI}=0)$

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## APPLICATION \# 1: COP420 General Controller

Figure 8 shows an interconnect diagram for a COP420 used as a general controller. Operation of the system is as follows:

1. The $L_{7}-L_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.
2. The $D_{3}-D_{0}$ outputs drive the digits of the mulitplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $\mathrm{IN}_{3}-I N_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a $V_{R}$ RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive option description).
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional G I/O ports $\left(\mathrm{G}_{3}-\mathrm{G}_{0}\right)$ are available for use as required by the user's application.

## APPLICATION \# 2: MUSICAL ORGAN AND MUSIC BOX

Software is available on Dial-A-Helper.
Play Mode: Twenty-five musical keys and 25 LEDs are provided to denote $F$ to $F$ with half notes in between. All the keys and LEDs are directly detected and driven by the microprocessor. Depression of the key will give the corresponding musical note and light up the corresponding LED. Clear: Memory is provided to store a played tune. Depression of the CLEAR key erases the memory and the microprocessor is ready to store new musical notes. A maximum of 28 notes can be stored where each note can be of one to eight musical beats. (Two bytes of memory are required to store one musical note. Any note longer than eight musical beats will require additional memory space for storage.)
Playback: Depression of this button will playback the tune stored in the memory since last "clear."
Preprogrammed Tunes: There are ten preprogrammed tunes (each has an average of 55 notes) masked in the chip. Any tune can be recalled by depressing the "Tune Button" followed by the corresponding "Sharp Key."
Learn Mode: This mode is for the player to learn the ten preprogrammed tunes. By pressing the "Learn Button" followed by the corresponding "Sharp Key," the LEDs will be lighted up one by one to indicate the notes of the selected tune. The LED will remain "on" until the player presses the correct musical key; the LED for the next note will then be lighted up.
Pause: In addition to the 25 musical keys, there is a special pause key. The depression of this key generates a blank note to the memory.
Note: In the Learn Mode when playing "Oh Susanna," the pause key must be used.
Tempo: This is a control input to the musical beat time oscillator for varying the speed of the musical tunes.
Vibrato: This is a switch control to vary the frequency vibration of the note.
Tunes Listing: The following is a listing of the ten preprogrammed tunes: 1) Jingle Bells, 2) Twinkle, Twinkle Little Star, 3) Happy Birthday, 4) Yankee Doodle, 5) Silent Night, 6) This Old Man, 7) London Bridge is Falling Down, 8) Auld Lang Syne, 9) Oh Susanna, 10) Clementine.

## Typical Applications



TL/DD/6921-26
FIGURE 11. COP420 Keyboard Display Interface

Circuit Diagram of COP420 Musical Organ

Typical Applications (Continued)


TL/DD/6921-29
Auto Power Shut-Off Circult


## COP420L/COP421L/COP422L/COP320L/COP321L/ COP322L Single-Chip N-Channel Microcontrollers

## General Description

The COP420L, COP421L, COP422L, COP320L, COP321L, and COP322L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP421L and COP422L are identical to the COP420L, but with 19 and 15 I/O lines, respectively, instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.
The COP320L, COP321L, and COP322L are exact functional equivalents, but extended temperature range versions, of the COP420L, COP421L, and COP422L respectively.

## Features

■ Low cost

- Powerful instruction set
- $1 \mathrm{k} \times 8$ ROM, $64 \times 4$ RAM
- 23 I/O lines (COP420L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time

■ Single supply operation (4.5V-6.3V)

- Low current drain ( 9 mA max)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O
■ General purpose and TRI-STATE ${ }^{\circledR}$ outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device-

COP320L/COP321L/COP322L ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

Block Diagram


TL/DD/8825-1
*Not available on COP422L/COP322L
FIGURE 1

## COP420L/COP421L/COP422L

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature
Lead Temperature (Soldering, 10 sec .)

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
300^{\circ} \mathrm{C}
\end{array}
$$

| Power Dissipation |  |
| :--- | ---: |
| COP420L/COP421L | 0.75 W at $25^{\circ} \mathrm{C}$ |
|  | 0.4 W at $70^{\circ} \mathrm{C}$ |
| COP422L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.3 W at $70^{\circ} \mathrm{C}$ |
| Total Source Current | 120 mA |
| Total Sink Current | 120 mA |
| Absolute maximum ratings indicate limits beyond which |  |
| damage to the device may occur. DC and AC electrical |  |
| specifications are not ensured when operating the device at |  |
| absolute maximum ratings. |  |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 6.3 | V |
| Power Supply Ripple (Notes 1, 4) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 9 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input ( \(\div 32, \div 16, \div 8\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) ) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIU) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low``` | $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> Schmitt Trigger Input <br> (Note 3) $V_{C C}=M a x$ <br> with TTL Trip Level Options Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ with High Trip Level Options Selected | 3.0 2.0 -0.3 $0.7 V_{C C}$ -0.3 $0.7 V_{C C}$ -0.3 2.0 3.0 2.0 -0.3 3.6 -0.3 | 0.4 <br> 0.6 <br> 0.6 <br> 2.5 <br> 0.8 <br> 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( V OH ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{IOH}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{ma} \\ & \hline \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS Operation (Note 2) <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.8 V for normal operation.
Note 4: This parameter is only sampled and not $100 \%$ tested.

## COP420L/COP421L/COP422L

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels Output Sink Current SO and SK Outputs (IOU) <br> $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs and Standard $\mathrm{G}_{0}-\mathrm{G}_{3}, \mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (IoL) $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs with High Current Options (loL) $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs with Very High Current Options (loL) CKI (Single-Pin RC Oscillator) CKO | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.9 \\ 0.4 \\ 0.4 \\ 11 \\ 7.5 \\ 22 \\ 15 \\ 2 \\ 0.2 \\ \hline \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Output Source Current <br> Standard Configuration, All Outputs (IOH) <br> Push-Pull Configuration SO and SK Outputs ( $\mathrm{lOH}^{\mathrm{OH}}$ ) <br> LED Configuration, $L_{0}-L_{7}$ <br> Outputs, Low Current <br> Driver Option ( $\mathrm{lOH}_{\mathrm{O}}$ ) <br> LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ <br> Outputs, High Current Driver Option (IOH) <br> TRI-STATE Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (IOH) TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option ( $\left(\mathrm{IOH}_{\mathrm{O}}\right)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -75 \\ & -30 \\ & -1.4 \\ & -1.2 \\ & -1.5 \\ & \\ & -3.0 \\ & \\ & -0.8 \\ & -0.9 \\ & \\ & -1.6 \\ & -1.8 \end{aligned}$ | $\begin{aligned} & -480 \\ & -250 \\ & -13 \\ & -25 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Input Load Source Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| TRI-STATE Output Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| ```Total Sink Current Allowed All Outputs Combined D, G Ports L L All Other Pins``` |  |  | $\begin{gathered} 120 \\ 120 \\ 4 \\ 4 \\ 1.5 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed <br> All I/O Combined $L_{7}-L_{4}$ $L_{3}-L_{0}$ <br> Each L Pin <br> All Other Pins |  |  | $\begin{aligned} & 120 \\ & 60 \\ & 60 \\ & 30 \\ & 1.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |

## COP320L/COP321L/COP322L

## Absolute Maximum Ratings

| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| :--- | ---: |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Power Dissipation |  |
| COP320L/COP321L | 0.75 W at $25^{\circ} \mathrm{C}$ |
|  | 0.4 W at $70^{\circ} \mathrm{C}$ |
|  | 0.25 W at $85^{\circ} \mathrm{C}$ |
| COP322L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.20 W at $70^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 1, 4) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 11 | mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input <br> Logic High ( $\mathrm{V}_{1 \mathrm{H}}$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low (VIV) <br> Schmitt Trigger Input <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low ( $\mathrm{V}_{\mathrm{IL}}$ ) <br> RESET Input Levels <br> Logic High <br> Logic Low <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Logic High <br> Logic Low | $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> Schmitt Trigger Input <br> (Note 3) <br> $V_{C C}=M a x$ <br> with TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> with High Trip Level Options <br> Selected | 3.0 2.2 -0.3 $0.7 V_{\mathrm{CC}}$ -0.3 $0.7 \mathrm{~V}_{\mathrm{CC}}$ -0.3 2.2 3.0 2.2 -0.3 3.6 -0.3 | $\begin{aligned} & 0.3 \\ & 0.4 \\ & 0.4 \\ & 2.5 \\ & \\ & 0.6 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ V $v$ V V $v$ v $v$ V $V$ $v$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.6 V for normal operation.
Note 4: This parameter is only sampled and not $100 \%$ tested.

COP320L/COP321L/COP322L
DC Electrical Characteristics
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels Output Sink Current SO and SK Outputs (lou) <br> $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs and Standard $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs ( OL ) $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with High Current Options (loL) $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs with Very High Current Options (loL) CKI (Single-Pin RC Oscillator) CKO | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.0 \\ 0.8 \\ 0.4 \\ 0.4 \\ 9 \\ 7 \\ 18 \\ 14 \\ 2 \\ 0.2 \\ \hline \end{gathered}$ |  | mA mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Output Source Current <br> Standard Configuration, All Outputs ( IOH ) <br> Push-Pull Configuration SO and SK Outputs ( $\mathrm{IOH}^{(\mathrm{O})}$ <br> LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ <br> Outputs, Low Current Driver Option ( $\mathrm{I}_{\mathrm{OH}}$ ) <br> LED Configuration, $L_{0}-L_{7}$ <br> Outputs, High Current Driver Option (IOH) TRI-STATE Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (l) TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option ( $\mathrm{I}_{\mathrm{OH}}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -55 \\ & -28 \\ & -1.1 \\ & -1.2 \\ & -1.4 \\ & -0.7 \\ & -2.7 \\ & -1.4 \\ & \\ & -0.6 \\ & -0.9 \\ & \\ & -1.2 \\ & -1.8 \end{aligned}$ | $\begin{aligned} & -600 \\ & -350 \\ & -17 \\ & -15 \\ & \\ & -34 \\ & -30 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $m A$ <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -10 | -200 | $\mu \mathrm{A}$ |
| TRI-STATE Output Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D, G Ports $\mathrm{L}_{7}-\mathrm{L}_{4}$ $\mathrm{L}_{3}-\mathrm{L}_{0}$ All Other Pins |  |  | $\begin{gathered} 120 \\ 120 \\ 4 \\ 4 \\ 1.5 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined $\mathrm{L}_{7}-\mathrm{L}_{4}$ $\mathrm{L}_{3}-\mathrm{L}_{0}$ Each L Pin All Other Pins |  |  | $\begin{aligned} & 120 \\ & 60 \\ & 60 \\ & 30 \\ & 1.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |

## AC Electrical Characteristics

COP420L/COP421L/COP422L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted
COP320L/COP321L/COP322L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time-- $\mathrm{t}_{\mathrm{C}}$ |  | 16 | 40 | $\mu \mathrm{S}$ |
| CKI <br> Input Frequency-fi <br> Duty Cycle <br> Rise Time (Note 2) <br> Fall Time (Note 2) | $\div 32$ Mode <br> $\div 16$ Mode <br> $\div 8$ Mode <br> $\div 4$ Mode <br> $f_{1}=2 \mathrm{MHz}$ | $\begin{aligned} & 0.8 \\ & 0.4 \\ & 0.2 \\ & 0.1 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.0 \\ 1.0 \\ 0.5 \\ 0.25 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> \% <br> ns <br> ns |
| CKI Using RC ( $\div 4$ ) <br> Instruction Cycle Time (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{S}$ |
| CKO as SYNC Input $t_{\text {SYNC }}$ |  | 400 |  | ns |
| INPUTS: ```IN3-IN N,GG}-\mp@subsup{G}{0}{\prime},\mp@subsup{L}{7}{\prime}-\mp@subsup{L}{0}{ tsETUP thold Sl tsetup tHOLD``` |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & \\ & 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| OUTPUT PROPAGATION DELAY <br> SO, SK Outputs <br> $t_{\text {pd }}, t_{\text {pd }}$ <br> All Other Outputs <br> $t_{p d 1}, t_{p d 0}$ | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |

Note 1: Variation due to the device included.
Note 2: This parameter is only sampled and not $100 \%$ tested.

## Timing Diagrams



FIGURE 3. Input/Output Timing Diagrams (Crystal Divide-by-16 Mode)


TL/DD/8825-6
FIGURE 3a. Synchronization Timing

Connection Diagrams


## Top View

Order Number COP422L-XXX/N
or COP322L-XXX/N
See NS Molded Package Number N24A
Order Number COP322L-XXX/D
or COP422L-XXX/D
See NS Hermetic Package Number D20A
(Prototyping Package Only)
Order Number COP322L-XXX/WM or COP422L-XXX/WM
See NS Surface Mount Package Number M20B



TL/DD/8825-3
Top View
Order Number COP421L-XXX/N or COP321L-XXX/N
See NS Molded Package Number N20A
Order Number COP321L-XXX/D or COP421L-XXX/D
See NS Hermetic Package Number D24C (Prototyping Package Only)

Order Number COP321L-XXX/WM or COP421L-XXX/WM
See NS Surface Mount Package Number M24B

Order Number COP420L-XXX/N or COP320L-XXX/N
See NS Molded Package Number N28B
Order Number COP320L-XXX/D or COP420L-XXX/D
See NS Hermetic Package Number D28C

## Pin Descriptions

$\mathrm{L}_{7}-\mathrm{L}_{0} \quad 8$ bidirectional I/O ports with TRI-STATE
$\mathrm{G}_{3}-\mathrm{G}_{0} 4$ bidirectional I/O ports
$D_{3}-D_{0} \quad 4$ general purpose outputs
$\mathrm{IN}_{3}-\mathrm{IN}_{0} 4$ general purpose inputs (COP420L only)
SI Serial input.(or counter input)
SO Serial output (or general purpose output)
SK Logic-controlled clock (or general purpose output)
CKI System oscillator input
CKO System oscillator output or general purpose input
RESET System reset input
$V_{C C} \quad$ Power supply
GND Ground

## Functional Description

For ease of reading this description, only COP420L and/or COP421L are referenced; however, all such references apply also to COP320L, COP321L, COP322L, or COP422L.
A block diagram of the COP420L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420L/421L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.
ROM addressing is accomplished by a 10 -bit PC register. Its binary value selects one of the 1,0248 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10 -bit binary count value. Three levels of subroutine nesting are implemented by the 10 -bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 256-bit RAM, organized as 4 data registers of 164 -bit digits. RAM addressing is implemented by a 6 -bit $B$ register whose upper 2 bits $(\mathrm{Br})$ select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( M ) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions is based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the $B$ register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP420/421L, storing its results in A. It also outputs a carry bit to the 1 -bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunctions with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or
can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
Four general-purpose inputs, $\mathrm{IN}_{3}-\mathrm{IN}_{0}$, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The $D$ outputs can be directly connected to the digits of a multiplexed LED display.
The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. (See LEl instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into $A$ and $M$. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application \#2.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ') occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $\mathbb{I N}_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables

Functional Description (Continued)
the $L$ drivers, placing the LI/O ports in a high-impedance input state.
4. $\mathrm{EN}_{3}$, in conjunction with $\mathrm{EN}_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted
data each instruction time. Resetting $E N_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with $A$ via an XAS instruction but SO remains reset to " 0 ". The table below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $E N_{0}$.

Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } \mathrm{SKL}=1, \mathrm{SK}=\text { Clock } \\ & \text { If } \mathrm{SKL}=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

## INTERRUPT

The following features are associated with the $\mathrm{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once aknowledged as explained below, pushes the next sequential program counter address (PC +1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(P C+1 \rightarrow S A \rightarrow S B \rightarrow S C)$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $E N_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $I N_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be
nested within the interrupt servicing routine since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, D, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


RC $\geq 5 \times$ Power Supply Rise Time

## Functional Description (Continued)

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by Figure 4.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8 ).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8 ) to give the instruction cycle time. CKO is now available to be used as the RAM power supply ( $V_{R}$ ) or as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) or as a general purpose input.

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin ( $V_{R}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP420L/421L system timing configuration does not require use of the CKO pin.

Crystal Oscillator


TL/DD/8825-8
RC Controlled Oscillator

| Crystal <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 ( $\Omega$ ) | R2 ( $\Omega)$ | C1 (pF) | $\mathbf{C 2 ( p F )}$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |
| 2.097 MHz | 1 k | 1 M | 30 | $6-36$ |


| $R(\mathbf{k} \Omega)$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \geq \mathrm{R} \geq \mathbf{2 5 k}$
$360 \mathrm{pF} \geq \mathrm{C} \leq 50 \mathrm{pF}$

FIGURE 4. COP420L/421L Oscillator

## Functional Description (Continued)

## I/O OPTIONS

COP420L/421L outputs have the following optional configurations, illustrated in Figure 5:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $V_{C C}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on L outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L outputs only.
f. LED Direct Drive-an enhancement-mode device to ground and to $V_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{C C}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
COP420L/COP421L inputs have the following optional configurations:
h. An on-chip depletion load device to $V_{C C}$.
i. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (IOUT and VOUT) curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP420L/421L system.
The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the $G$ ports, the G outputs should be set to " 1 ". The L outputs can be configured as in d., e., f. or $\mathbf{g}$.
An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the $L$ lines are used as inputs, the disabled depletion device cannot be relied on to source sufficient current to pull an input to a logic 1.

## COP421L

If the COP420L is bonded as a 24 -pin device, it becomes the COP421L, illustrated in Figure 2, COP420L/421L Connection Diagrams. Note that the COP421L does not contain the four general purpose IN inputs $\left(\mathrm{IN}_{3}-\mathbb{N}_{0}\right)$. Use of this option precludes, of course, use of the IN options and the interrupt feature. All other options are available for the COP421L.

## COP422L

If the COP421L is bonded as a 20 -pin device, it becomes the COP422L, as illustrated in Figure 2. Note that the COP422L contains all the COP421L pins except $D_{0}, D_{1}, G_{0}$, and $\mathrm{G}_{1}$.


TL/DD/8825-9
a. Standard Output


TL/DD/8825-10
b. Open-Drain Output

FIGURE 5. Output Configurations


TL/DD/8825-11
c. Push-Pull Output

Functional Description (Continued)


FIGURE 5. Output Configurations (Continued)

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. the following short program that illustrates this situation.

```
START:
            CLRA 
            LBI TEST
            STII }
            AISC 12
LOOP:
    LBI TEST ;LOAD Q WITH X'C3
    CAMQ
    JP LOOP
```

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the $Q$ register may be temporarily loaded with the second byte of the CAMQ opcode ( $\mathrm{X}^{\prime} 3 \mathrm{C}$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under $2 \mu \mathrm{~s}$, although the exact value may vary due to data patterns, processing parameters, and $L$ line loading. These false states are peculiar only to the CAMQ instruction and the L. lines.

## Typical Performance Characteristics



LED Output Source Current (Low Current LED Option)


Output Sink Current for SO and SK


FIGURE 6. COP420L/COP421L/COP422L Input/Output Characteristics

## Typical Performance Characteristics (Continued)



Input Current for $L_{0}-L_{7}$ when Output Programmed OFF by Software


Source Current for $L_{0}-L_{7}$ in TRI-STATE Configuration (High Current Option)



Source Current for $L_{0}-L_{7}$ in TRI-STATE Configuration (Low Current Option)


Typical Performance Characteristics (Continued)


## COP420L/COP421L Instruction Set

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

TABLE I. COP420L/421L Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit Latches associated with the IN ${ }_{3}$ or |
|  | INo inputs |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 10-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 10-bit Subroutine Save Register A |
| SB | 10-bit Subroutine Save Register B |
| SC | 10-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 10-bit Operand Field, 0-1023 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM (t) | Contents of ROM location addressed by t |
| OPERATIONAL SYMBOLS |  |
| $+$ | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\overline{\mathrm{A}}$ | The ones complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

Instruction Set (Continued)
TABLE II. COP420L/421L Instruction Set

| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 1001110000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | 0101\| y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | 000110000 | $\begin{aligned} & \bar{A}+\operatorname{RAM}(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Compliment and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\bar{A} \rightarrow A$ | None | Ones complement of A to A |
| NOP |  | 44 | 10100\|0100 | None | None | No Operation |
| RC |  | 32 | 001110010 | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 1001010010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | $10000 \mid 0010$ | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | 1111 1111 | $\begin{aligned} & \mathrm{ROM}_{\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right)} \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| JMP | a | $6-$ | $\begin{gathered} \|0110\| 00\left\|a_{9: 8}\right\| \\ L a_{7: 0} \\ \hline \end{gathered}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $1 \mid$ $a_{6: 0}$ <br> (pages 2,3 only)  <br> or <br> $\|11\|$ <br> $a_{5: 0}$ <br> 1 <br> (all other pages) | $\begin{aligned} & a \rightarrow P C_{6: 0} \\ & a \rightarrow P C_{5: 0} \end{aligned}$ | None | Jump within Page (Note 4) |
| JSRP | a | - | 10\| $\mathrm{a}_{5: 0}$ | $\begin{aligned} & P C+1 \rightarrow S A \rightarrow \\ & S B \rightarrow S C \\ & 0010 \rightarrow P_{9: 6} \\ & a \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $6 \text { - }$ | $\begin{array}{\|c\|c\|c\|} \hline 0110\|10\| a_{9: 8} \\ \hline a_{7: 0} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \\ & \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 0100 1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | $0100 \mid 1001]$ | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |


| TABLE II. COP420L/421L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & \operatorname{RAM}(B) \rightarrow Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | 33 20 | $0011\|0011\|$ <br> $0010\|1100\|$ | $\begin{aligned} & Q_{7: 4} \rightarrow R A M(B) \\ & Q_{3: 0} \rightarrow A \end{aligned}$ | None | Copy Q to RAM, A |
| LD | r | -5 | $\underline{00\|r\| 01011}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r,d | 23 | $\begin{array}{\|l\|l\|} \hline 0010 & 0011 \\ \hline 00 \mid & \mathbf{r} \\ \hline \end{array}$ | $\mathrm{RAM}(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | [1011 1111 | $\begin{aligned} & \operatorname{ROM}\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | 0 | 4 C | 10100 $1100 \mid$ | $0 \rightarrow R \mathrm{RAM}(\mathrm{B})_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | 010010101 | $0 \rightarrow$ RAM $(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | 010010010 | $0 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | 0100\|0011 | $0 \rightarrow$ RAM $(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4D | 0100\|1101 | $1 \rightarrow$ RAM $(\mathrm{B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | 10100 1101 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{1}$ |  |  |
|  | 2 | 46 | 010010110 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{2}$ |  |  |
|  | 3 | 4B | 0100\|1011 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |
| STII | $y$ | $7-$ | 0111 ${ }^{\text {y }}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | 00\|r10110 | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r,d | 23 | 0010 0011  <br> 10 r d | $R A M(r, d) \longleftrightarrow A$ | None | Exchange A with RAM pointed to directly by ( $\mathrm{r}, \mathrm{d}$ ) |
| XDS | r | -7 | 00\|r|0111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with $A$ and Decrement Bd, Exclusive-OR Br with $r$ |
| XIS | $r$ | -4 | $\underline{00\|r\| 0100 \mid}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with r |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE II. COP420L/421L Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | [010110000) | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | 10100\|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | $\mathrm{r}, \mathrm{~d}$ | $33$ | $00\|r\|(d-1) \mid$ <br> $(\mathrm{d}=0,9: 15)$ <br> or$0011\|0011\|$ <br> $10\|\mathrm{r}\| \mathrm{d}$ <br> (any d$)$ | $r, d \rightarrow B$ | Skip until not an LBI | Load B Immediate with r,d (Note 6) |
| LEI | $y$ | 33 $6-$ | $0011 \mid 0011$ <br> 0110 <br> $10 y$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 7) |
| XABR |  | 12 | 10001 0010 | $A \longleftrightarrow \operatorname{Br}\left(0,0 \rightarrow A_{3}, A_{2}\right)$ | None | Exchange A with Br |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 10010\|0000 |  | $C=" 1 "$ | Skip if C is True |
| SKE |  | 21 | [0010\|0001| |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | $0011\|0011\|$ <br> $0010 / 0001$ |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero (all 4 bits) |
| SKGBZ |  | 33 | 001110011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 | ) | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 000110001 | 2nd byte | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 0000 0011 | 2nd byte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 000110011 | ) | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 000010001 |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 000110001 |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 000110011 |  | $\operatorname{RAM}(\mathrm{B})_{3}=0$ |  |
| SKT |  | 41 | 010010001) |  | A time-base counter carry has occurred since last test | Skip on Timer (Note 3) |



Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit A register.
Note 2: The ININ instruction is only available on the 28-pin COP420L as the other devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM iocation within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ "' data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected <br> Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420L/421L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If

SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10 -bit word, $\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## Description of Selected Instructions (Continued)

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 8) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{IN}_{3}$ and ${ }^{\operatorname{IN}} \mathrm{N}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an $\operatorname{INIL}$ inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathbb{N}_{3}$ and $\mathbb{N}_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{IN}_{3}-\mathrm{N}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. IL latches are not cleared on reset.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10 -bit word $\mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow$ $\mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes $\mathrm{SB} \rightarrow \mathrm{SC}$, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC). Note the LQID takes two instruction cycle times to execute.


TL/DD/8825-21
FIGURE 8. INIL Hardware Implementation

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420L/421L to generate its own timebase for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div 32$ ) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## INSTRUCTION SET NOTES

a. The first word of a COP420L/421L program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11$, or 15 will access data in the next group of four pages.

## Option List

The COP420L/421L mask-programmable options are assigned numbers which correspond with the COP420L pins.
The following is a list of COP420L options. When specifying a COP421L chip, Options 9, 10, 19, and 20 must all be set to zero. When specifying a COP422L chip, options $9,10,19$, and 20 must all be set to zero; options 21 and 22 may not be set to one, three or five; and option 2 may not be set to one. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
The Option Table should be copied and sent in with your EPROM or disc.

Option $1=0$ : Ground Pin-no options available
Option 2: CKO Output
$=0$ : clock generator output to crystal/resonator ( 0 not allowable value if Option $3=3$ )
= 1: not an option
$=2$ : general purpose input with load device to $V_{C C}$
= 3: general purpose input, $\mathrm{Hi}-\mathrm{Z}$
Option 3: CKI Input
= 0 : oscillator input divided by 32 (2 MHz max.)
$=1$ : oscillator input divided by 16 ( 1 MHz max. )
$=2$ : oscillator input divided by 8 ( 500 kHz max.)
$=3$ : single-pin RC controlled oscillator $(\div 4)$
$=4$ : External Schmitt trigger clock input $(\div 4)$
Option 4: RESET Input
$=0$ : load device to $V_{C C}$
= 1: Hi-Z Input
Option 5: L7 Driver
= 0 : Standard output
$=1$ : Open-drain output
$=2$ : High current LED direct segment drive output
= 3: High current TRI-STATE push-pull output
= 4: Low-current LED direct segment drive output
= 5: Low-current TRI-STATE push-pull output
Option 6: $\mathrm{L}_{6}$ Driver same as Option 5
Option 7: L5 Driver same as Option 5
Option 8: L $\mathrm{L}_{4}$ Driver same as Option 5
Option 9: $\mathrm{IN}_{1}$ Input
$=0$ : load device to $V_{C C}$
$=1$ : Hi-Z input
Option 10: $\mathrm{IN}_{2}$ Input same as Option 9
Option 11: $\mathrm{V}_{\mathrm{CC}}$ pin $=0$ : Standard $V_{C C}$
Option 12: L3 Driver same as Option 5
Option 13: $\mathrm{L}_{2}$ Driver same as Option 5
Option 14: $\mathrm{L}_{1}$ Driver same as Option 5
Option 15: $\mathrm{L}_{0}$ Driver same as Option 5
Option 16: SI Input same as Option 9
Option 17: SO Driver $=0$ : standard output
= 1: open-drain output
= 2: push-pull output
Option 18: SK Driver same as Option 17

Option 19: $\mathrm{IN}_{0}$ Input same as Option 9
Option 20: $\mathrm{IN}_{3}$ Input
same as Option 9
Option 21: $\mathrm{G}_{0}$ I/O Port
$=0$ : very-high current standard output
$=1$ : very-high current open-drain output
$=2$ : high current standard output
$=3$ : high current open-drain output
$=4$ : standard LSTTL output (fanout $=1$ )
$=5$ : open-drain LSTTL output (fanout $=1$ )
Option 22: $\mathrm{G}_{1}$ I/O Port same as Option 21
Option 23: $\mathrm{G}_{2}$ I/O Port same as Option 21
Option 24: $\mathrm{G}_{3}$ I/O Port same as Option 21
Option 25: $\mathrm{D}_{3}$ Output same as Option 21
Option 26: $\mathrm{D}_{2}$ Output same as Option 21
Option 27: $\mathrm{D}_{1}$ Output same as Option 21
Option 28: $\mathrm{D}_{0}$ Output same as Option 21
Option 29: L Input Levels $=0$ : standard TTL input levels (" 0 " $=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V}$ ) = 1: higher voltage input levels
(" 0 " = 1.2V, " 1 " = 3.6V)
Option 30: IN Input Levels same as Option 29
Option 31: G Input Levels same as Option 29
Option 32: SI Input Levels same as Option 29
Option 33: $\overline{\operatorname{RESET}}$ Input $=0$ : Schmitt trigger input $=1:$ standard TTL input levels $=2$ : higher voltage input levels
Option 34: CKO Input Levels
(CKO = input; Option $2=2,3$ )
same as Option 29
Option 35: COP Bonding
$=0:$ COP420L (28-pin device)
$=1:$ COP421L (24-pin device)
$=2: 28$ - and 24-pin versions
$=3$ : COP422L (20-pin device)
$=4: 28$ - and 20 -pin versions
= 5: 24- and 20-pin versions
$=5$ : 28-, 24-, and 20 -pin versions
Option 36: Internal Initialization Logic
$=0$ : normal operation
$=1$ : no internal initialization logic

## Option Table

The following EPROM option information is to be sent to National along with the EPROM.

| OPTION DATA |  |
| :---: | :---: |
| OPTION 1 VALUE | IS: GROUND PIN |
| OPTION 2 VALUE | IS: CKO OUTPUT |
| OPTION 3 VALUE | IS: CKI INPUT |
| OPTION 4 VALUE | IS: RESET INPUT |
| OPTION 5 VALUE | IS: $L_{7}$ DRIVER |
| OPTION 6 VALUE | IS: $L_{6}$ DRIVER |
| OPTION 7 VALUE | IS: $L_{5}$ DRIVER |
| OPTION 8 VALU | IS: L ${ }_{4}$ DRIVER |
| OPTION 9 VALUE | IS: IN1 INPUT |
| OPTION 10 VALUE | IS: IN2 INPUT |
| OPTION 11 VALUE | IS: VCC PIN |
| OPTION 12 VALUE | IS: $L_{3}$ DRIVER |
| OPTION 13 VALUE | IS: $L_{2}$ DRIVER |
| OPTION 14 VALUE | IS: $L_{1}$ DRIVER |
| OPTION 15 VALUE | IS: $L_{0}$ DRIVER |
| OPTION 16 VALUE = | IS: SI INPUT |
| OPTION 17 VALUE | IS: SO DRIVER |
| OPTION 18 VALUE = | IS: SK DRIVER |

## TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the customer-programmed COP420L. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI:
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode ( $\mathrm{SI}=0$ )

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## APPLICATIONS \# 1: COP420L General Controller

Figure 9 shows an interconnect diagram for a COP420L used as a general controller. Operation of the system is as follows:

1. The $L_{7}-L_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

## OPTION DATA

| OPTION 19 VALUE = | IS: IN INPUT |
| :---: | :---: |
| OPTION 20 VALUE | IS: $\mathrm{IN}_{3}$ INPUT |
| OPTION 21 VALUE | IS: $\mathrm{G}_{0}$ I/O PORT |
| OPTION 22 VALUE | IS: $\mathrm{G}_{1}$ I/O PORT |
| OPTION 23 VALUE | IS: $\mathrm{G}_{2}$ I/O PORT |
| OPTION 24 VALUE | IS: $\mathrm{G}_{3}$ I/O PORT |
| OPTION 25 VALUE | IS: $\mathrm{D}_{3}$ OUTPUT |
| OPTION 26 VALUE | IS: $\mathrm{D}_{2}$ OUTPUT |
| OPTION 27 VALUE | IS: $\mathrm{D}_{1}$ OUTPUT |
| OPTION 28 VALUE | IS: Do OUTPUT |
| OPTION 29 VALUE | IS: L INPUT LEVELS |
| OPTION 30 VALUE = | IS: IN INPUT LEVELS |
| OPTION 31 VALUE | IS: G INPUT LEVELS |
| OPTION 32 VALUE | IS: SI INPUT LEVELS |
| OPTION 33 VALUE | IS: $\overline{\text { RESET INPUT }}$ |
| OPTION 34 VALUE $=$ | IS: CKO INPUT LEVELS |
| OPTION 35 VALUE | IS: COP BONDING |
| OPTION 36 VALUE = | IS: INTERNAL INITIALIZATION LOGIC |

2. The $D_{3}-D_{0}$ outputs drive the digits of the multiplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $\mathbb{I N}_{3}-\mathbb{N}_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a general purpose input.
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional G I/O ports $\left(\mathrm{G}_{3}-\mathrm{G}_{0}\right)$ are available for use as required by the user's application.


## Typical Applications


*SO, SI, SK may also be used for Serial I/O
FIGURE 9. COP420L Keyboard/Display Interface
APPLICATION \#2:
Digitally Tuned Radio Controller and Clock
Keyboard Matrix Configuration


## Typical Applications (Continued)



TL/DD/8825-24
FIGURE 10. Digital Tuning System Block

## Functional Description

LOGIC I/Os
CKI Input: This input accepts an external 500 kHz signal, divides it by eight and outputs the quotient at the CLK output as the system clock.
$\overline{\text { RST }}$ Input: Schmitt trigger input to clear device upon initialization.
SDT Input: Interrupt input for station detection. The SDT signal is generated by the radio's station detector and used by the COP420L to determine if there is a valid station on the active frequency. The status of the SDT input is only relevant during station searching mode. A high on SDT will temporarily terminate the search mode for eight seconds.
ALM Input: A high on ALM will activate alarm output via slave device at alarm time. A low on the input will disable alarm function.

DATA Output: Push-pull output providing serial data to external devices.
CLK Output: Push-pull output providing system clock at data transmitting time.
50 Hz Input: A normally high input to accept a 50 Hz external time base for real-time calculation.

## MOMENTARY KEYS DESCRIPTION

MEM 1-MEM 10: Each memory represents data of a favorite station in a certain band. Depression of one of these
keys will recall the previous stored data and transmit it to the PLL. The PLL will in turn change the radio's receiving frequency as well as the band if necessary. Memory recall keys can also turn on the radio.
UP: This key will manually increment receiving frequency. The first four steps of increment will be for fine tuning a station, after which will be fast slewing meant for manual receive frequency changing.
DOWN: Has the same function as UP key except that frequency is decremented.
MEMORY SCAN: This will start the radio scanning through all ten memories automatically at eight seconds per memory starting from Memory 1. This will also turn on the radio if it was off.
MEMORY STORE: Enables the memory store mode which lasts for three seconds. Depression of any memory key will store the active frequency and band in that memory and disable the store mode. Any function key will also disable the mode to prevent memory data being accidentally destroyed.
HALT: Depression of the HALT key will stop the search and scan functions at current frequency or memory. HALT also turns on the radio during off time and recall frequency display in signal display mode.
SEARCH: Activates station searching in the current band. Search speed is 50 ms per frequency step with wrapping

## Functional Description (Continued)

around at end of band. An 8 -second stop will take place on reaching a valid station. The HALT key or any function key will terminate the search. Search direction will normally be upwards unless the DOWN key has been depressed prior to the SEARCH key or during the search function in which case search direction will be downwards.
OFF: Turns off the radio or alarm when active.
AM/FM: Radio band switch.
SLEEP: Activates sleep mode, turns on radio on depression and off radio at the end of sleep period. Setting of sleep period is done by depressing the SLEEP and MINUTE key simultaneously.
ALARM: Enables alarm time setting. Depressing the HOUR or MINUTE key and ALARM key simultaneously will set the alarm hour and minute respectively.
HOUR: Sets the hour digits of time-related functions.
MINUTE: Sets the minute digits of time-related functions.

## DIODE STRAPS CONNECTIONS

STRAP 0: Controls the on and off of radio. In applications where a toggle type ON/OFF switch is used, momentary OFF key can be omitted; connecting the strap will turn on the radio and vice versa. Must be connected to use momentary OFF key.
STRAP 1, 2: Selects the AM IF options.
STRAP 3: 12/24-hour clock select.
STRAP 4: $3 / 5 \mathrm{kHz}$ AM step size select.
STRAP 5, 6: FM IF offsets select.

|  | STRAP 0 | STRAP 3 | STRAP 4 |
| :--- | :---: | :---: | :---: |
| Connected | Radio ON | 12 hour | 5 kHz step |
| Open | Radio OFF | 24 hour | 3 kHz step |

## AM/FM IF OPTIONS

| AM | STRAP 1 | STRAP 2 |
| :---: | :---: | :---: |
| 455 kHz | X | $X$ |
| 460 kHz | X | $\nu$ |
| 450 kHz | $\checkmark$ | X |
| 260 kHz | $\checkmark$ | $\nu$ |
| FM | STRAP 5 | STRAP 6 |
| 10.7 MHz | X | X |
| 10.75 MHz | X | $\checkmark$ |
| 10.65 MHz | $\checkmark$ | X |
| 10.8 MHz | $\checkmark$ | $\checkmark$ |

$X=$ No connection.
$\nu=$ Diode inserted.

## INDIRECT FEATURES AND OPTIONS

As indicated in Figure 10, there are a few options and indirect features provided via the help of a slave device, namely the Phase Lock Loop, DS8906N.

## DISPLAY OPTIONS

As mentioned above, the COP420L-HSB is MICROWIRE compatible. Internal circuitry enables it to directly interface with all of National's serial input MICROWIRE compatible display drivers whether they are of a direct drive or multiplex drive format. On Figure 10 is a list of drivers available for the system. EN1 and EN2 are optional enable outputs meant for a dual display system in which EN3 will not be used. By dual display, it means that one display will be constantly showing time information and the other showing frequency information. Whereas in conventional single display systems, the display shows both time and frequency information in a time-sharing method. The National system provides a timeprioritized display-sharing method. That is, whenever a tuning function is completed, the frequency information will stay on the display for eight seconds then time display will take over. This is achieved by using EN3 for the driver's enable logic.

## CONTROL OUTPUTS

Six open collector outputs controlled by the COP420L are provided from DS8906N, the phase lock loop for controlling radio switching circuits.
Radio ON/OFF: A high from this output indicates that the radio should be switched on and vice versa.
AM/FM: Output for controlling the AM/FM bandswitch. A high level output indicates FM and a low indicates the AM band.
MUTE: For muting the audio output when performing any frequency related function. The output will go high prior to the frequency change except when doing fine tuning.
ALARM ENABLE: Active high output for turning on the alarm circuit at alarm time.
50 kHz IND: For driving the 50 kHz indicator in FM band or the LSB in a 5 -digit display. Output is active high.
MEM STORE IND: For driving the memory store mode indicator. Output is active high.

## TYPICAL IMPLEMENTATION ALTERNATIVES

A full keyboard or any portion of it can be implemented with various applications for features/functions vs. cost/size.
Figure 11 shows two keyboard configurations with 22-key and 11-key keyboards for a desk-top/tuner system or autoradio system, respectively.

Functional Description (Continued)


FIGURE 11

# National Semiconductor 

## COP424C, COP425C, COP426C, COP324C, COP325C, COP326C and COP444C, COP445C, COP344C, COP345C Single-Chip 1k and 2k CMOS Microcontrollers

## General Description

The COP424C, COP425C, COP426C, COP444C and COP445C fully static, Single-Chip CMOS Microcontrollers are members of the COPSTM family, fabricated using dou-ble-poly, silicon gate microCMOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP424C and COP444C are 28 pin chips. The COP425C and COP445C are 24 -pin versions (4 inputs removed) and COP426C is 20-pin version with 15 I/O lines. Standard test procedures and reliable high-density techniques provide the medium to large volume customers with a customized microcontroller at a low end-product cost. These microcontrollers are appropriate choices in many demanding control environments especially those with human interface.
The COP424C is an improved product which replaces the COP420C.

## Features

- Lowest power dissipation (50 $\mu \mathrm{W}$ typical)
- Fully static (can turn off the clock)
- Power saving IDLE state and HALT mode
- $4 \mu \mathrm{~s}$ instruction time, plus software selectable clocks
- $2 \mathrm{k} \times 8$ ROM, $128 \times 4$ RAM (COP444C/COP445C)
- $1 \mathrm{k} \times 8$ ROM, $64 \times 4$ RAM (COP424C/COP425C/ COP426C)
- 23 I/O lines (COP444C and COP424C)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- Single supply operation ( 2.4 V to 5.5 V )
- Programmable read/write 8-bit timer/event counter
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS output compatible
- MicrobusTM compatible
- Software/hardware compatible with COP400 family
- Extended temperature range devices COP324C/ COP325C/COP326C and COP344C/COP345C ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
- Military devices $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ to be available

Block Diagram


TL/DD/5259-1

FIGURE 1

## COP424C/COP425C/COP426C and COP444C/COP445C

## Absolute Maximum Ratings

| Supply Voltage (VCC) | 6 V |
| :--- | ---: |
| Voltage at any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Total Allowable Source Current | 25 mA |
| Total Allowable Sink Current | 25 mA |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| $\quad$ (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise speciified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Notes 4, 5) | Peak to Peak | 2.4 | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{tc}=64 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=4 \mu \mathrm{~s} \\ & \text { (tc is instruction cycle time) } \end{aligned}$ |  | $\begin{gathered} 120 \\ 700 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, F_{I N}=0 \mathrm{kHz} \\ & V_{C C}=2.4 \mathrm{~V}, \mathrm{~F}_{I N}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Voltage Levels <br> RESET, CKI, $D_{0}$ (clock input) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \end{aligned}$ |
| Input Pull-Up Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0$ | -30 | -330 | $\mu \mathrm{A}$ |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | $\begin{aligned} & \text { Standard Outputs } \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.7 \\ \mathrm{~V}_{\mathrm{CC}}-0.2 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Output Current Levels (except CKO) Sink (Note 6) <br> Source (Standard Option) <br> Source (Low Current Option) <br> CKO Current Levels (As Clock Out) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V}, \mathrm{CKI}=V_{C C}, V_{O U T}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, C K I=0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -6 \\ \\ 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \end{gathered}$ | $\begin{gathered} -330 \\ -80 \end{gathered}$ | mA mA mA mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ <br> mA mA mA mA mA mA |
| Allowable Sink/Source Current per Pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKO (as HALT) |  |  | 100 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{I N}=0.2 \mathrm{~V}_{\mathrm{CC}} \\ & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=0.7 \mathrm{~V} C \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 1.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |

## COP324C/COP325C/COP326C and COP344C/COP345C

## Absolute Maximum Ratings

Supply Voltage<br>Voltage at any Pin<br>Total Allowable Source Current<br>Total Allowable Sink Current<br>Operating Temperature Range<br>Storage Temperature Range Lead Temperature<br>(soldering, 10 seconds)<br>6 V<br>-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$<br>25 mA 25 mA<br>$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Notes 4, 5) | Peak to Peak | 3.0 | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{tc}=64 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=4 \mu \mathrm{~s} \\ & \text { (tc is instruction cycle time) } \end{aligned}$ |  | $\begin{gathered} 180 \\ 800 \\ 3600 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| ```Input Voltage Levels RESET, CKI, \(D_{\mathrm{O}}\) (clock input) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Pull-Up Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0$ | -30 | -440 | $\mu \mathrm{A}$ |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | $\begin{aligned} & \text { Standard Outputs } \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{IOH}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \\ & \mathrm{IOH}^{2}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.7 \\ \mathrm{~V}_{\mathrm{CC}}-0.2 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Current Levels (except CKO) Sink (Note 6) <br> Source (Standard Option) <br> Source (Low Current Option) <br> CKO Current Levels (As Clock Out) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=3.0 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=3.0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=3.0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V}, \mathrm{CKI}=V_{\mathrm{CC}}, V_{\text {OUT }}=V_{\mathrm{CC}} \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{~V}, V_{\mathrm{OUT}}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -8 \\ \\ 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \end{gathered}$ | $\begin{aligned} & -440 \\ & -200 \end{aligned}$ | mA mA mA mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current per Pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKO (as HALT) |  |  | 100 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & \mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=0.2 \mathrm{~V} \mathrm{VC} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.9 \\ & 2.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |

COP424C/COP425C/COP426C and COP444C/COP445C
AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter \& Conditions \& Min \& Max \& Units \\
\hline Instruction Cycle Time (tc) \& \[
\begin{aligned}
\& V_{C C} \geq 4.5 \mathrm{~V} \\
\& 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V}
\end{aligned}
\] \& \[
\begin{gathered}
4 \\
16
\end{gathered}
\] \& \[
\begin{aligned}
\& \mathrm{DC} \\
\& \mathrm{DC}
\end{aligned}
\] \& \[
\begin{aligned}
\& \mu \mathrm{s} \\
\& \mu \mathrm{~s} \\
\& \hline
\end{aligned}
\] \\
\hline \(\left.\begin{array}{lr}\text { Operating CKI } \& \div 4 \text { mode } \\ \text { Frequency } \& \div 8 \text { mode } \\ \& \div 16 \text { mode } \\ \& \div 4 \text { mode } \\ \& \div 8 \text { mode } \\ \& \div 16 \text { mode }\end{array}\right\}\) \& \[
V_{C C} \geq 4.5 \mathrm{~V}
\]
\[
4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V}
\] \& \[
\begin{aligned}
\& \mathrm{DC} \\
\& \mathrm{DC} \\
\& \mathrm{DC} \\
\& \mathrm{DC} \\
\& \mathrm{DC} \\
\& \mathrm{DC} \\
\& \hline
\end{aligned}
\] \& \[
\begin{array}{r}
1.0 \\
2.0 \\
4.0 \\
250 \\
500 \\
1.0
\end{array}
\] \& \begin{tabular}{l}
MHz \\
MHz \\
MHz \\
kHz \\
kHz \\
MHz
\end{tabular} \\
\hline Duty Cycle (Note 4) \& \(\mathrm{f}_{1}=4 \mathrm{MHz}\) \& 40 \& 60 \& \% \\
\hline Rise Time ( Note 4) \& \(\mathrm{f}_{1}=4 \mathrm{MHz}\) External Clock \& \& 60 \& ns \\
\hline Fall Time (Note 4) \& \(\mathrm{f}_{1}=4 \mathrm{MHz}\) External Clock \& \& 40 \& ns \\
\hline Instruction Cycle Time RC Oscillator (Note 4) \& \[
\begin{aligned}
\& R=30 \mathrm{k} \pm 5 \%, V_{C C}=5 \mathrm{~V} \\
\& \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode })
\end{aligned}
\] \& 5 \& 11 \& \(\mu \mathrm{S}\) \\
\hline \begin{tabular}{l}
Inputs: (See Figure 3) \(t_{\text {SETUP }}\) \\
\(t_{\text {thold }}\)
\end{tabular} \& \[
\begin{aligned}
\& \text { G Inputs } \\
\& \text { SI Input } \\
\& \text { All Others } \\
\& \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\
\& 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V}
\end{aligned}
\] \& \[
\begin{gathered}
\mathrm{tc} / 4+.7 \\
0.3 \\
1.7 \\
0.25 \\
1.0
\end{gathered}
\] \& \&  \\
\hline Output Propagation Delay tpD1 t \(_{\text {PDO }}\) tpD1 , \(\mathrm{t}_{\mathrm{PD}}\) \& \[
\begin{aligned}
\& V_{O U T}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\
\& \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\
\& 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \\
\& \hline
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 1.0 \\
\& 4.0 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& \mu \mathrm{s} \\
\& \mu \mathrm{~s} \\
\& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Microbus Timing \\
Read Operation (Figure 4) \\
Chip Select Stable before \(\overline{\mathrm{RD}}-\mathrm{t}_{\mathrm{CSR}}\) \\
Chip Select Hold Time for \(\overline{R D}-t_{\text {RCS }}\) \\
\(\overline{R D}\) Pulse Width - \(\mathrm{t}_{\text {RR }}\) \\
Data Delay from \(\overline{\mathrm{RD}}\) - \(\mathrm{t}_{\mathrm{RD}}\) \\
\(\overline{\mathrm{RD}}\) to Data Floating - \(\mathrm{t}_{\mathrm{DF}}\) (Note 4) \\
Write Operation (Figure 5) \\
Chip Select Stable before \(\overline{W R}-t^{C S W}\) \\
Chip Select Hold Time for WR - twCS \\
WR Pulse Width - tww \\
Data Set-Up Time for \(\overline{W R}-t_{D W}\) \\
Data Hold Time for \(\overline{W R}\) - twD \\
INTR Transition Time from \(\overline{\mathrm{WR}}\) - \(\mathrm{t}_{\mathrm{WI}}\)
\end{tabular} \& \(C L=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\) \& \begin{tabular}{l}
400 \\
65 \\
20 \\
400 \\
320 \\
100
\end{tabular} \& 375
250

700 \&  <br>
\hline
\end{tabular}

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{\text {CC }}$ with 5 k resistors. See current drain equation on page 17.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to VCC, L lines in TRI-STATE mode and tied to ground, all outputs low and tied to ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: Voltage change must be less than 0.5 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $\mathrm{V}_{\mathrm{OL}}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.

## COP324C/COP325C/COP326C and COP344C/COP345C

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 3.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $\left.\begin{array}{lr}\text { Operating CKI } & \div 4 \text { mode } \\ \text { Frequency } & \div 8 \text { mode } \\ & \div 16 \text { mode } \\ & \div 4 \text { mode } \\ & \div 8 \text { mode } \\ & \div 16 \text { mode }\end{array}\right\}$ | $\mathrm{V}_{\mathrm{Cc}} \geq 4.5 \mathrm{~V}$ $4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{Cc}} \geq 3.0 \mathrm{~V}$ | DC <br> DC <br> DC <br> DC <br> DC <br> DC | $\begin{array}{r} 1.0 \\ 2.0 \\ 4.0 \\ 250 \\ 500 \\ 1.0 \\ \hline \end{array}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | 60 | ns |
| Fall Time ( Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | 40 | ns |
| Instruction Cycle Time RC Oscillator (Note 4) | $\begin{aligned} & \mathrm{R}=30 \mathrm{k} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 5 | 11 | $\mu \mathrm{S}$ |
| Inputs: (See Figure 3) tsetup <br> $t_{\text {HOLD }}$ | $\begin{aligned} & \text { G Inputs } \\ & \text { SI Inputs } \\ & \text { All Others } \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 3.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{tc} / 4+.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $\begin{gathered} \text { Output Propagation Delay } \\ \text { tpD1 }, \text { t PDO }^{t_{\text {PD1 }}, t_{\text {PDO }}} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Microbus Timing <br> Read Operation (Figure 4) <br> Chip Select Stable before $\overline{\mathrm{RD}}$-tcSR <br> Chip Select Hold Time for $\overline{R D}$ - $t_{\text {RCS }}$ <br> $\overline{R D}$ Pulse Width - $t_{\text {RR }}$ <br> Data Delay from $\overline{R D}-t_{\text {RD }}$ <br> $\overline{R D}$ to Data Floating $-t_{D F}$ (Note 4) <br> Write Operation (Figure 5) <br> Chip Select Stable before $\overline{W R}-t_{\text {CSW }}$ <br> Chip Select Hold Time for $\overline{W R}$ - $t_{\text {WCS }}$ <br> WR Pulse Width - ${ }^{\text {W }}$ WW <br> Data Set-Up Time for $\overline{W R}$ - $t_{\text {DW }}$ <br> Data Hold Time for $\overline{W R}-t_{\text {w }}$ <br> INTR Transition Time from $\overline{W R}-t_{\text {wI }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ | $\begin{gathered} 65 \\ 20 \\ 400 \\ \\ \\ 65 \\ 20 \\ 400 \\ 320 \\ 100 \end{gathered}$ | $\begin{aligned} & 375 \\ & 250 \end{aligned}$ |  |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{C C}$ with $5 k$ resistors. See current drain equation on page 17.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to $V_{C C}$, L lines in TRI-STATE mode and tied to ground, all outputs low and tied to ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: Voltage change must be less than 0.5 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 V_{C C}$ when part is running in order to prevent entering test mode.

## Connection Diagrams



## Dual-In-Line Package



Top View
Order Number COP324C-XXX/D, COPC324-XXX/WM, COP344C-XXX/D, COP424C-XXX/D, COPC424-XXX/WM or COP444C-XXX/D See NS Hermetic Package D28C
(Prototype Package Only)
Order Number COP324C-XXX/N, COP344C-XXX/N, COPC344-XXX/WM, COP424C-XXX/N, COP444C-XXX/N or COPC444-XXX/WM See NS Molded Package N28B

FIGURE 2

| Pin | Description |
| :--- | :--- |
| L7-LO | 8-bit bidirectional port with TRI-STATE |
| G3-GO | 4-bit bidirectional I/O port |
| D3-DO | 4-bit output port |
| IN3-INO | 4-bit input port (28-pin package only) |
| SI | Serial input or counter input |
| SO | Serial or general purpose output |


| Pin | Description |
| :--- | :--- |
| SK | Logic controlled clock output |
| CKI | Chip oscillator input |
| CKO | Oscillator output, HALT I/O port or general |
|  | purpose innut |
| $\overline{\text { RESET }}$ | Reset input |
| VCC | Most positive power supply |
| GND | Ground |

## Functional Description

The internal architecture is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 ", when a bit is reset, it is a logic " 0 ".
For ease of reading only the COP424C/425C/COP426C/ 444C/445C are referenced; however, all such references apply equally to COP324C/325C/COP326C/344C/345C.

## PROGRAM MEMORY

Program Memory consists of ROM, 1024 bytes for the COP424C/425C/426C and 2048 bytes for the COP444C/ 445 C . These bytes of ROM may be program instructions, constants or ROM addressing data.
ROM addressing is accomplished by a 11-bit PC register which selects one of the 8 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call or interrupt pushes the next PC address into the stack. Each return pops the stack back into the PC register.

## DATA MEMORY

Data memory consists of a 512-bit RAM for the COP444C/ 445 C , organized as 8 data registers of $16 \times 4$-bit digits. RAM addressing is implemented by a 7 -bit B register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register.
Data memory consists of a 256-bit RAM for the COP424C/ $425 \mathrm{C} / 426 \mathrm{C}$, organized as 4 data registers of $16 \times 4$-bits digits. The $B$ register is 6 bits long. Upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or $T$ counter or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.
The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit $Q$ latch or $T$ counter, to input 4 bits of LI/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register. A 4-bit adder performs the arithmetic and logic functions, storing the results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.
The 8-bit T counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instructions. When the T counter overflows, an overflow flag will be set (see SKT and IT instructions below). The T counter is cleared on reset. A functional block diagram of the timer/ counter is illustrated in Figure 10a.
Four general-purpose inputs, IN3-INO, are provided. IN1, IN2 and IN3 may be selected, by a mask-programmable option as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in Microbus application.
The $D$ register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. In the dual clock mode, DO latch controls the clock selection (see dual oscillator below).
The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. GO may be mask-programmed as an output for Microbus applications.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. With the Microbus option selected, $Q$ can also be loaded with the 8 -bit contents of the LI/O ports upon the occurrence of a write strobe from the host CPU.
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the LI/O port. Also, the contents of L may be read directly into $A$ and $M$. As explained above, the Microbus option allows LI/O port data to be latched into the $Q$ register.

## Functional Description (Continued)

The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with A.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
EN is an internal 4-bit register loaded by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:
0 . The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon
each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output equals the value of EN3. With ENO reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK outputs SKL ANDed with the instruction cycle clock.

1. With EN1 set, interrupt is enabled. Immediately following an interrupt, EN1 is reset to disable further interrupts.
2. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O port. Resetting EN2 disables the L drivers, placing the LI/O port in a high-impedance input state.


TL/DD/5259-4
FIGURE 3. Input/Output Timing Diagrams (divide by 8 mode)


TL/DD/5259-5
FIGURE 4. Microbus Read Operation Timing


FIGURE 5. Microbus Write Operation Timing

## Functional Description (Continued)

3. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected) SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to " 0 ".

## INTERRUPT

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once recognized as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.
b. An interrupt will be recognized only on the following conditions:

1. EN1 has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide has occurred on the $\mathrm{IN}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g. if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt service routine, since their popping of the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The instruction at hex address OFF must be a NOP.
e. An LEl instruction may be put immediately before the RET instruction to re-enable interrupts.

## MICROBUS INTERFACE

The COP444C/424C has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). IN1, IN2 and IN3 general purpose inputs become Microbus compatible read-strobe, chip-select, and write-strobe lines, respectively. IN1 becomes $\overline{R D}$ - a logic " 0 " on this input will cause $Q$ latch data to be enabled to the $L$ ports for input to the uP. IN2 becomes CS - a logic " 0 " on this line selects the COP444C/424C as the uP peripheral device by enabling the operation of the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ lines and allows for the selection of one of several peripheral components. IN3 becomes $\overline{W R}$ - a logic " 0 " on this line will write bus data from the $L$ ports to the $Q$ latches for input to the COP444C/424C. G0 becomes INTR a "ready" output, reset by a write pulse from the UP on the $\overline{\mathrm{WR}}$ line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP444C/424C.
This option has been designed for compatibility with National's Microbus - a standard interconnect system for 8 -bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See Microbus National Publication.) The functioning and timing relationships between the signal lines affected by this option are as specified for the Microbus interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection of the COP444C/424C to the Microbus is shown in Figure 6.


TL/DD/5259-7

FIGURE 6. Microbus Option Interconnect

TABLE I. Enable Register Modes - Bits ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\left\{\begin{array}{l} \text { If } S K L=1, S K=\text { clock } \\ \text { If } S K L=0, S K=0 \end{array}\right.$ |
| 0 | 1 | Shift Register | Input to Shift Register | Serial out | $\begin{aligned} & \text { If } S K L=1, S K=\text { clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK=SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK $=$ SKL |

## Functional Description (Continued)

## INITIALIZATION

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 7 must be connected to the RESET pin (the conditions in Figure 7 must be met). The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{C C}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
Note: If CKI clock is less than 32 kHz , the internal reset logic (option * $29=1$ ) MUST be disabled and the external RC circuit must be used.


TL/DD/5259-8
FIGURE 7. Power-Up Circuit
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, IL, T and G registers are cleared. The SKL latch is set, thus enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


Crystal or Resonator

| Crystal <br> Value | Component Values |  |  |  |
| :---: | ---: | :---: | :---: | :---: |
|  | R1 | R2 | C1(pF) | C2(pF) |
| 32 kHz | 220 k | 20 M | 30 | $6-36$ |
| 455 kHz | 5 k | 10 M | 80 | 40 |
| 2.096 MHz | 2 k | 1 M | 30 | $6-36$ |
| 4.0 MHz | 1 k | 1 M | 30 | $6-36$ |

TIMER
The timer can be operated as a time-base counter. The instruction cycle frequency generated from CKI passes through a 2-bit divide-by-4 prescaler. The output of this prescaler increments the 8 -bit T counter thus providing a 10 -bit timer. The pre-scaler is cleared during execution of a CAMT instruction and on reset.
For example, using a 4 MHz crystal with a divide-by-16 option, the instruction cycle frequency of 250 kHz increments the 10 -bit timer every $4 \mu \mathrm{~s}$. By presetting the counter and detecting overflow, accurate timeouts between $16 \mu \mathrm{~s}$ ( 4 counts) and 4.096 ms ( 1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.

## HALT MODE

The COP444C/445C/424C/425C/426C is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by the HALT instruction or by forcing CKO high when it is mask-programmed as an HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The chip may be awakened by one of two different methods:

- Continue function: by forcing CKO low, if it mask-programmed as an HALT I/O port, the system clock is reenabled and the circuit continues to operate from the point where it was stopped.
- Restart: by forcing the $\overline{\text { RESET }}$ pin low (see Initialization).


TL/DD/5259-9
RC Controlled Oscillator ( $\pm 5 \% \mathrm{R}, \pm 5 \% \mathrm{C}$ )

| $\mathbf{R}$ | $\mathbf{C}$ | Cycle <br> Time | $\mathbf{V}_{\text {cC }}$ |
| :---: | :---: | :---: | :---: |
| 30 k | 82 pF | $5-11 \mu \mathrm{~s}$ <br> 60 k | $\geq 4.5 \mathrm{~V}$ <br> 100 pF |
| $12-24 \mu \mathrm{~s}$ | $2.4-4.5 \mathrm{~V}$ |  |  |

Note: $15 k \leq R \leq 150 k$
$50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$

FIGURE 8. Oscillator Component Values

## Functional Description (Continued)

The HALT mode is the minimum power dissipation state.
Note: If the user has selected dual-clock with DO as external oscillator (option 30=2) AND the COP444C/424C is running with the DO clock, the HALT mode - either hardware or software - will NOT be entered. Thus, the user should switch to the CKI clock to HALT. AIternatively, the user may stop the DO clock to minimize power.

## CKO PIN OPTIONS

a. Two-pin oscillator - (Crystal). See Figure 9A.

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. The HALT mode may be entered by program control (HALT instruction) which forces CKO high, thus inhibiting the crystal network. The circuit can be awakened only by forcing the RESET pin to a logic "0" (restart).
b. One-pin oscillator - (RC or external). See Figure 9B.

If a one-pin oscillator system is chosen, two options are available for CKO:

- CKO can be selected as the HALT I/O port. In that case, it is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and CKO output will stay high to keep the chip stopped if the external driver returns to high impedance state. By forcing a low level to CKO, the chip will continue and CKO will stay low.
- As another option, CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction.


## OSCILLATOR OPTIONS

There are four basic clock oscillator configurations available as shown by Figure 8.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency optionally divided by 4,8 or 16.
b. External Oscillator. The external frequency is optionally divided by 4, 8 or 16 to give the instruction cycle time. CKO is the HALT I/O port or a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port or a general purpose input.
d. Dual oscillator. By selecting the dual clock option, pin DO is now a single pin oscillator input. Two configurations are available: RC controlled Schmitt trigger oscillator or external oscillator.
The user may software select between the DO oscillator (in that case, the instruction cycle time equals the D0 oscillation frequency divided by 4) by setting the DO latch high or the CKI (CKO) oscillator by resetting DO latch low. Note that even in dual clock mode, the counter, if maskprogrammed as a time-base counter, is always connected to the CKI oscillator.
For example, the user may connect up to a 1 MHz RC circuit to DO for faster processing and a 32 kHz watch crystal to CKI and CKO for minimum current drain and time keeping.
Note: CTMA instruction is not allowed when chip is running from D0 clock.

Figures 10A and 108 show the clock and timer diagrams with and without Dual clock.

## COP445C AND COP425C 24-PIN PACKAGE OPTION

If the COP $444 \mathrm{C} / 424 \mathrm{C}$ is bonded in a 24 -pin package, it becomes the COP445C/425C, illustrated in Figure 2, Connection diagrams. Note that the COP445C/425C does not contain the four general purpose $\operatorname{IN}$ inputs (IN3-INO). Use of this option precludes, of course, use of the IN options, interrupt feature, external event counter feature, and the Microbus option which uses IN1-IN3. All other options are available for the COP445C/425C.

Note: If user selects the 24-pin package, options 9, 10, 19 and 20 must be selected as a " 0 " (load to $V_{C C}$ on the IN inputs). See option list.

## COP426C 20-PIN PACKAGE OPTION

If the COP425C is bonded as 20-pin device it becomes the COP426C. Note that the COP426C contains all the COP425C pins except $D_{0}, D_{1}, G_{0}$, and $G_{1}$.

Block Diagram (Continued)


FIGURE 9A. Halt Mode - Two-Pin Oscillator


FIGURE 9B. Halt Mode - One-Pin Oscillator


TL/DD/5259-12
FIGURE 10A. Clock and Timer without Dual-Clock


FIGURE 10B. Clock and Timer with Dual-Clock

## U

Table II is a symbol table providing internal architecture, instruction operan and operation symbols used in the instruction set table.
TABLE II. Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| Internal Architecture Symbols |  |
| A | 4-bit accumulator |
| B | 7-bit RAM address register (6-bit for COP424C) |
| Br | Upper 3 bits of B (register address) <br>  <br> (2-bit for COP424C) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit carry register |
| D | 4-bit data output port |
| EN | 4-bit enable register |
| G | 4-bit general purpose I/O port |
| IL | two 1-bit (INO and IN3) latches |
| IN | 4-bit input port |
| L | 8-bit TRI-STATE I/O port |
| M | 4-bit contents of RAM addressed by B |
| PC | 11-bit ROM address program counter |
| Q | 8-bit latch for L port |
| SA,SB,SC | 11-bit 3-level subroutine stack |
| SIO | 4-bit shift register and counter |
| SK | Logic-controlled clock output |
| SKL | 1-bit latch for SK output |
| T | 8-bit timer |

Table III provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

| Instruction Operand Symbols |  |
| :--- | :--- |
| d | 4-bit operand field, $0-15$ binary (RAM digit select) <br> $r$ |
| 3(2)-bit operand field, $0-7(3)$ binary <br> (RAM register select) |  |
| a | 11-bit operand field, $0-2047$ (1023) |
| $y$ | 4-bit operand field, $0-15$ (immediate data) |
| RAM $(x)$ | RAM addressed by variable $x$ |
| ROM $(x)$ | ROM addressed by variable $x$ |


| Operational Symbols |  |
| :--- | :--- |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\bar{A}$ | One's complement of $A$ |
| $\oplus$ | Exclusive-or |
| $:$ | Range of values |

TABLE III. COP444C/445C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language <br> Code <br> (Binary) | Data Flow | Skip <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |

## ARITHMETIC INSTRUCTIONS

| ASC |  | 30 | 0011 10000 | $\begin{aligned} & A+C+\operatorname{RAM}(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD |  | 31 | [0011 00001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4 A | \|0100|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 0101 y ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate. Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CASC |  | 10 | 10001 0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | $0000 \mid 0000$ | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | Ones complement of $A$ to $A$ |
| NOP |  | 44 | 0100/0100 | None | None | No Operation |
| RC |  | 32 | 0011\|0010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 001010010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 0000/0010 | $A \oplus R A M(B) \longrightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Table III. COP444C/445C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | - Data Flow | Skip Conditions | Description |
| TRANSFER CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\mathrm{ROM}\left(\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{PC}_{7: 0}$ | None | Jump Indirect (Notes 1, 3) |
| JMP | a | $\begin{aligned} & 6- \\ & -- \end{aligned}$ | $\frac{\|0110\| 0\left\|a_{10: 8}\right\|}{\left[a_{7: 0}\right]}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  |  | $\mathrm{a} \rightarrow \mathrm{PC}_{6: 0}$ $\mathrm{a} \rightarrow \mathrm{PC}_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $\begin{aligned} & 6- \\ & -- \end{aligned}$ | $\begin{aligned} & \|0110\| 1 \mid a_{10: 8} \\ & \hline a_{7: 0} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | -0100\|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 10100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 | 001110011 |  | None | HALT Processor |
|  |  | 38 | 00111000 |  |  |  |
| IT |  | 33 | 00110011 |  |  | IDLE till Timer |
|  |  | 39 | 0011 1001 |  | None | Overflows then Continues |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMT |  | 33 | 0011 0011 | $A \rightarrow \mathrm{~T}_{7: 4}$ |  |  |
|  |  | 3 F | 0011 1111 | RAM $(\mathrm{B}) \rightarrow \mathrm{T}_{3} \mathbf{0}$ | None | Copy A, RAM to T |
| CTMA |  | 33 | 0011 00011 | $\mathrm{T}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ |  |  |
|  |  | 2 F | 0010\|1111 | $\mathrm{T}_{3: 0} \rightarrow \mathrm{~A}$ | None | Copy T to RAM, A (Note 9) |
| CAMQ |  | 33 | 0011\|0011 | $\mathrm{A} \rightarrow \mathrm{Q}_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | 0011 1100 | $\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| CQMA |  | 33 | 10011 0011 | $\mathrm{Q}_{7: 4} \rightarrow$ RAM(B) | None | Copy Q to RAM, A |
|  |  | 2 C | 0010\|1100 | $\mathrm{Q}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| LD | $r$ | $-5$ | $\underbrace{00\|r\| 0101 \mid}_{(r=0: 3)}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with $r$ |
| LDD | r,d | $23$ - - | $\begin{array}{\|l\|l\|l\|} \hline 0010 & 0011 \\ \hline 0 & r & d \\ \hline \end{array}$ | RAM $(r, d) \rightarrow A$ | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | 1011\|1111 | $\begin{aligned} & \operatorname{ROM}\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow Q \\ & S B \rightarrow \text { SC } \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | 0 | 4 C | 10100\|1100 | $0 \rightarrow \operatorname{RAM}(\mathrm{~B})_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | 0100 0101 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | 010010010 | $0 \rightarrow \operatorname{RAM}(\mathrm{~B})_{2}$ |  |  |
|  | 3 | 43 | 010010011 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4 D | 10100\|1101 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | 0100\|0111 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{1}$ |  |  |
|  | 2 | 46 | $0100 \mid 0110$ | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 4B | 10100\|1011 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |


| Table III. COP444C/445C Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| STII | $y$ | 7- | 0111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate 1 and Increment Bd |
| X | r | -6 | $\frac{00 \int \mathbf{r} \mid 0110 j}{(\mathbf{r}=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{~B} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with $r$ |
| XAD | r,d | 23 | \|0010|0011| | RAM (r,d) $\longleftrightarrow A$ | None | Exchange A with RAM <br> Pointed to Directly by r,d |
| XDS | r | -7 | $\frac{100\|r\| 0111 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd. Exclusive-OR Br with $r$ |
| XIS | r |  | $\frac{100\|r\| 0100 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \leftrightarrows \\ & \mathrm{Bd}+1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd <br> increments past 15 | Exchange RAM with A and Increment Bd , Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | [0101 0000 ] | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | $\underline{0100 \mid 1110]}$ | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d |  | $\|00\| r\|(d-1)\|$ <br> $(r=0: 3: 3$ <br> $d=0,9: 15)$ <br> $o r$ <br> $0011\|0011\|$ <br> $1\|r\| d \mid$ <br> (any $r$, any $d)$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
| LEI | y | 83- | $\begin{aligned} & 10011\|0011\| \\ & 0110 / \mathrm{y} \\ & \hline \end{aligned}$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 7) |
| XABR |  | 12 | $\underline{000110010]}$ | $\mathrm{A} \longleftrightarrow \mathrm{Br}$ | None | Exchange A with Br ( Note 8 ) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 1001010000 |  | $\mathrm{C}=$ "1" | Skip if C is True |
| SKE |  | 21 | 10010\|0001 |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | $00011,0011 \mid$ <br> 0010,0001 |  | $\mathrm{G}_{3: 0}=0$ | Skip if $G$ is Zero <br> (all 4 bits) |
| SKGBZ |  | 33 | 000110011 | 1st byte <br> 2nd byte |  | Skip if $G$ Bit is Zero |
|  | 0 | 01 | 0000/0001 |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 00010001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\mathrm{G}_{2}=0$ |  |
|  |  | 13 | 0001 ,0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | [000010001 |  | RAM $(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  |  | 11 | 00010001 |  | RAM (B) ${ }_{1}=0$ |  |
|  | 2 | 03 | 0000/0011 |  | $\mathrm{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 000110011 |  | $\operatorname{RAM}(\mathrm{B})_{3}=0$ |  |
| SKT |  | 41 | $\underline{010010001}$ |  | A time-base counter carry has occurred since last test | Skip on Timer (Note 3) |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Table III. COP444C/445C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 10011\|0011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2 A | 100101010 |  |  |  |
| ININ |  | 33 | 0011 00011 | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A |
|  |  | 28 | 0010\|1000 |  |  | (Note2) |
| INIL |  | 33 | 001110011 | $\mathrm{IL}_{3}, \mathrm{CKO},{ }^{\prime} 0$ ', $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 0010\|1001 |  |  | (Note 3) |
| INL |  | 33 | 001110011 | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 001011110 | $L_{3: 0} \rightarrow A$ |  |  |
| OBD |  | 33 | 0011 0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011 1110 |  |  |  |
| OGI | y | 33 | 001110011 | $y \rightarrow G$ | None | Output to G Ports |
|  |  | 5- | 01011 y |  |  | Immediate |
| OMG |  | 33 | 00110011 | $R A M(B) \longrightarrow G$ | None | Output RAM to G Ports |
|  |  | 3A | 00111010 |  |  |  |
| XAS |  | 4F | 0100\|1111 | A | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
Note 2: The ININ instruction is not available on the 24-pin packages since these devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 7: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)
Note 8: For 2 K ROM devices, $A \longleftrightarrow \operatorname{Br}(0 \rightarrow A 3)$. For 1 K ROM devices, $A \longleftrightarrow \operatorname{Br}(0,0 \rightarrow A 3, A 2)$.
Note 9: Do not use CTMA instruction when dual-clock option is selected and part is running from $D_{0}$ clocks.

## Description of Selected Instructions

## XAS INSTRUCTION

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/seri-al-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10:PC8,A,M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC+1 $\rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of the PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}(7: 4), \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}(3: 0)$, leaving $\mathrm{PC}(10), \mathrm{PC}(9)$ and $P C(8)$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" ( $S C \rightarrow S B \rightarrow S A \rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes $\mathrm{SB} \rightarrow \mathrm{SC}$, the previous contents of SC are lost.
Note: LQID uses 2 instruction cycles if executed, one if skipped.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8,A,M. PC10,PC9 and PC8 are not affected by JID.
Note: JID uses 2 instruction cycles if executed, one if skipped.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.
Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:

CAMT ; load T counter
SKT ; skip if overflow flag is set and reset it
NOP

## IT INSTRUCTION

The IT (idle till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped.

## INIL. INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILO, CKO and 0 into A. The IL3 and ILO latches are set if a lowgoing pulse (" 1 " to " 0 ") has occurred on the IN3 and INO inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and ILO into A3 and AO respectively,
and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and INO lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. AO is input into A1. IL latches are cleared on reset. IL latches are not available on the COP445C/425C, and COP426C.

## INSTRUCTION SET NOTES

a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
c. The ROM is organized into pages of 64 words each. The Program Counter is a 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address OFF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.
Note: The COP424C/425C/426C needs only 10 bits to address its ROM. Therefore, the eleventh bit ( P 10 ) is ignored.

## Power Dissipation

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal or resonator generated clock input will draw additional current. An R/C oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate operating current drain.

```
ICO}=\mp@subsup{I}{Q}{}+V\times40\timesFi+V\times1400\timesFi/D
where lCO=chip operating current drain in microamps
quiescent leakage current (from curve)
CKI frequency in MegaHertz
chip V}\mp@subsup{V}{CC}{}\mathrm{ in volts
divide by option selected
```

For example at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz (divide by 4)
$\mathrm{I}_{\mathrm{CO}}=20+5 \times 40 \times 0.4+5 \times 1400 \times 0.4 / 4$
$\mathrm{I}_{\mathrm{CO}}=20+80+700=800 \mu \mathrm{~A}$
At 2.4 volts $V_{C C}$ and 30 kHz (divide by 4)
$\mathrm{I}_{\mathrm{CO}}=6+2.4 \times 40 \times 0.03+2.4 \times 1400 \times 0.03 / 4$
$\mathrm{I}_{\mathrm{CO}}=6+2.88+25.2=34.08 \mu \mathrm{~A}$

## Power Dissipation (Continued)

If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

$$
I c i=I_{Q}+V \times 40 \times F i
$$

For example, at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz

$$
\mathrm{Ic}=20+5 \times 40 \times 0.4=100 \mu \mathrm{~A}
$$

The total average current will then be the weighted average of the operating current and the idle current:

$$
\mathrm{Ita}=\mathrm{I}_{\mathrm{CO}} \times \frac{\mathrm{To}}{\mathrm{To}+\mathrm{Ti}}+I \mathrm{Ici} \times \frac{\mathrm{Ti}}{\mathrm{To}+\mathrm{Ti}}
$$

where: Ita=total average current
$\mathrm{I}_{\mathrm{CO}}=$ operating current
Ici=idle current
To =operating time
$\mathrm{Ti}=$ idle time

## I/O OPTIONS

Outputs have the following optional configurations, illustrated in Figure 11:
a. Standard - A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL.
b. Low Current - This is the same configuration as a. above except that the sourcing current is much less.

a. Standard Push-Pull Output
and

d. Standard TRI-STATE "L" Output

b. Low Current Push-Pull Output

c. Open-Drain Output

g. Input with Load

h. Hi-Z Input

FIGURE 11. Input/Output Configurations

Power Dissipation (Continued)


Standard
Minimum Source Current


COP344C/345C/324C/325C
Low Current Option Maximum Source Current


Low Current Option Minimum Source Current


Maximum Quiescent Current


TL/DD/5259-15
FIGURE 12. Input/Output Characteristics

## Option List

The COP444C/445C/424C/425C/COP426C mask-programmable options are assigned numbers which correspond with the COP444C/424C pins.
The following is a list of options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
PLEASE FILL OUT THE OPTION TABLE on the next page. Xerox the option data and send it in with your disk or EPROM.
Option 1=0: Ground Pin - no options available
Option 2: CKO Pin
$=0$ : clock generator output to crystal/resonator
= 1: HALT I/O port
$=2$ : general purpose input with load device to $V_{C C}$
=3: general purpose input, high-Z
Option 3: CKI input
$=0$ : Crystal controiled oscillator input divide by 4
=1: Crystal controlled oscillator input divide by 8
=2: Crystal controlled oscillator input divide by 16
=4: Single-pin RC controlled oscillator (divide by 4)
$=5$ : External oscillator input divide by 4
$=6$ : External oscillator input divide by 8
=7: External oscillator input divide by 16

Option 4: $\overline{R E S E T}$ input
$=0$ : load device to $\mathrm{V}_{\mathrm{CC}}$
=1: Hi-Z input
Option 5: L7 Driver
$=0$ : Standard TRI-STATE push-pull output
=1: Low-current TRI-STATE push-pull output
=2: Open-drain TRI-STATE output
Option 6: L6 Driver - (same as option 5)
Option 7: L5 Driver - (same as option 5)
Option 8: L4 Driver - (same as option 5)
Option 9: IN1 input
$=0$ : load device to $V_{C C}$
=1: $\mathrm{Hi}-\mathrm{Z}$ input
Option 10: IN2 input - (same as option 9)
Option 11=0: $\mathrm{V}_{\mathrm{CC}}$ Pin — no option available
Option 12: L3 Driver - (same as option 5)
Option 13: L2 Driver - (same as option 5)
Option 14: L1 Driver - (same as option 5)
Option 15: LO Driver - (same as option 5)
Option 16: SI input - (same as option 9)
Option 17: SO Driver
$=0$ : Standard push-pull output
=1: Low-current push-pull output
$=2$ : Open-drain output

Option List (Continued)
Option 18: SK Driver - (same as option 17)
Option 19: INO Input - (same as option 9)
Option 20: IN3 Input - (same as option 9)
Option 21: GO I/O Port - (same as option 17)
Option 22: G1 I/O Port - (same as option 17)
Option 23: G2 I/O Port - (same as option 17)
Option 24: G3 I/O Port - (same as option 17)
Option 25: D3 Output - (same as option 17)
Option 26: D2 Output - (same as option 17)
Option 27: D1 Output - (same as option 17)
Option 28: D0 Output - (same as option 17)
Option 29: Internal Initialization Logic
$=0$ : Normal operation
=1: No internal initialization logic
Option 30: Dual Clock
$=0$ : Normal operation
$\left.\begin{array}{l}=1 \text { : Dual Clock. DO RC oscillator } \\ =2 \text { : Dual Clock. D0 ext. clock input }\end{array}\right\}$ (opt. \#28 must $=2$ )
Option 31: Timer
$=0$ : No Option Available

## Option Table

The following option information is to be sent to National along with the EPROM.

Option 32: Microbus
=0: Normal
$=1$ : Microbus (opt. \#31 must $=0$ )
Option 33: COP bonding
(1k and 2K Microcontroller)
=0: 28-pin package
=1: 24-pin package
$=2$ : Same die purchased in both
24 and 28 pin version.
(1K Microcontroller only)
=3: 20-pin package
=4: 28- and 20-pin package
$=5$ : 24 - and 20-pin package
$=6$ : 28-, 24- and 20-pin package

Note:--if opt. \#33=1 or 2 then opt.\#9, 10, 19, 20 and 32 must $=0$-if opt. \#33 $=3,4,5$ or 6 then opt. \#9, 10, 19, $20,21,22,30$ and 32 must $=0$.

OPTION DATA

| OPTION | 1 VALUE = | IS: GROUND PIN |
| :---: | :---: | :---: |
| OPTION | 2 VALUE $=$ | IS: CKO PIN |
| OPTION | 3 VALUE $=$ | IS: CKI INPUT |
| OPTION | 4 VALUE $=$ | IS: RESETINPUT |
| OPTION | 5 VALUE $=$ | IS: L(7) DRIVER |
| OPTION | 6 VALUE $=$ | IS: L(6) DRIVER |
| OPTION | 7 VALUE $=$ | IS: L(5) DRIVER |
| OPTION | 8 VALUE $=$ | IS: L(4) DRIVER |
| OPTION | 9 VALUE $=$ | IS: IN1 INPUT |
| OPTION | 10 VALUE = | IS: IN2 INPUT |
| OPTION | 11 VALUE = | IS: VCC PIN |
| OPTION | 12 VALUE = | IS: L(3) DRIVER |
| OPTION | 13 VALUE = | IS: L(2) DRIVER |
| OPTION | 14 VALUE = | IS: L(1) DRIVER |
| OPTION | 15 VALUE = | IS: L(0) DRIVER |
| OPTION | 16 VALUE $=$ | IS: SI INPUT |

## OPTION DATA

| OPTION 17 VALUE = | IS: SO DRIVER |
| :---: | :---: |
| OPTION 18 VALUE $=$ | IS: SK DRIVER |
| OPTION 19 VALUE = | IS: INO INPUT |
| OPTION 20 VALUE $=$ | IS: IN3 INPUT |
| OPTION 21 VALUE = | IS: GO I/O PORT |
| OPTION 22 VALUE = | IS: G1 I/O PORT |
| OPTION 23 VALUE = | IS: G2 I/O PORT |
| OPTION 24 VALUE = | IS: G3 I/O PORT |
| OPTION 25 VALUE = | IS: D3 OUTPUT |
| OPTION 26 VALUE = | IS: D2 OUTPUT |
| OPTION 27 VALUE $=$ | IS: D1 OUTPUT |
| OPTION 28 VALUE $=$ | IS: DO OUTPUT |
| OPTION 29 VALUE = | IS: INT INIT LOGIC |
| OPTION 30 VALUE $=$ | IS: DUAL CLOCK |
| OPTION 31 VALUE = | IS: TIMER |
| OPTION $32 \mathrm{VALUE}=$ | IS: MICROBUS |
| OPTION 33 VALUE = | IS: COP BONDING |

## COP444L/COP445L/COP344L/COP345L Single-Chip N-Channel Microcontrollers

## General Description

The COP444L, COP445L, COP344L, and COP345L SingleChip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP445L is identical to the COP444L, but with 19 //O lines instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low endproduct cost.
The COP344L and COP345L are exact functional equivalents, but extended temperature range versions of the COP444L and COP445L respectively.

## Features

- Low cost
- Powerful instruction set
- $2 \mathrm{k} \times 8$ ROM, $128 \times 4$ RAM
- 23 I/O lines (COP444L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $15 \mu$ s instruction time

■ Single supply operation (4.5-6.3V)

- Low current drain ( 11 mA max.)
- Internal time-base counter for real-time processing
m Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range devices COP344L/COP345L ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )


## Block Diagram



FIGURE 1

## COP444L/COP445L

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature
Lead Temperature (Soldering, 10 secon
Power Dissipation
-0.5 V to +10 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$
0.75 Watt at $25^{\circ} \mathrm{C}$
0.4 Watt at $70^{\circ} \mathrm{C}$

Total Source Current
120 mA
Total Sink current 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolulte maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage (VCC) |  | 4.5 | 6.3 | V |
| Power Supply Ripple (Notes 1, 4) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 13 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input ( \(\div 32, \div 16, \div 8\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL)``` | $\begin{aligned} & V_{C C}=M a x . \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| ```Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL)``` |  | $\begin{gathered} 0.7 V_{C C} \\ -0.3 \end{gathered}$ | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| $\overline{\text { RESET Input Levels }}$ <br> Logic High <br> Logic Low | Schmitt Trigger Input | $\begin{gathered} 0.7 V_{C C} \\ -0.3 \end{gathered}$ | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| SO Input Level (Test Mode) | (Note 3) | 2.0 | 2.5 | V |
| All Other Inputs Logic High Logic High Logic Low Logic High Logic Low | $V_{C C}=\text { Max. }$ <br> With TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ <br> With High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ 3.6 \\ -0.3 \\ \hline \end{gathered}$ | $\begin{aligned} & 0.8 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High $\left(\mathrm{V}_{\mathrm{OH}}\right)$ Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}{ }^{-1}$ | 0.2 | $\begin{aligned} & V \\ & v \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.8 V for normal operation.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## COP444L/COP445L (Continued)

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 6.3 \mathrm{~V}$ unless otherwise noted. (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels Output Sink Current SO and SK Outputs (IOL) |  |  |  |  |
|  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.2 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.9 |  | mA |
| $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs and Standard | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{G}_{0}-\mathrm{G}_{3}, \mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with | $\mathrm{V}_{\text {CC }}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 11 |  | mA |
| High Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 7.5 |  | mA |
| $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs with | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 22 |  | mA |
| Very High Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 15 |  | mA |
| CKI (Single-pin RC oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ | 2 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -75 | -480 | $\mu \mathrm{A}$ |
| All Outputs ( $\mathrm{I}_{\mathrm{OH}}$ ) | $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -30 | -250 | $\mu \mathrm{A}$ |
| Push-Pull Configuration | $V_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4.75 \mathrm{~V}$ | -1.4 |  | mA |
| SO and SK Outputs ( $\mathrm{IOH}^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -1.4 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ | -1.2 |  | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Drivers Option ( $\mathrm{I}_{\mathrm{OH}}$ ) | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.5 | -13 | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ <br> Outputs, High Current <br> Driver Option ( $\mathrm{lOH}_{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -3.0 | -25 | mA |
| TRI-STATE Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V}$ | -0.8 |  | mA |
| Current Driver Option ( $\mathrm{l}_{\mathrm{OH}}$ ) | $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ | -0.9 |  | mA |
| TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} -1.6 \\ -1.8 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Load Source Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ | -10 | -140 | $\mu A$ |
| CKO Output |  |  |  |  |
| RAM Power Supply Option |  |  |  |  |
| Power Requirement | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 3.0 | mA |
| TRI-STATE Output Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 120 | mA |
| D, G Ports |  |  | 120 | mA |
| $L_{7}-L_{4}$ |  |  | 4 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 4 | mA |
| All Other Pins |  |  | 1.5 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| L3-L0 |  |  | 60 | mA |
| Each L Pin |  |  | 30 | mA |
| All Other Pins |  |  | 1.5 | mA |

## COP344L/COP345L

## Absolute Maximum Ratings

| If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. |  |
| :---: | :---: |
| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | s) $300^{\circ} \mathrm{C}$ |
| Power Dissipation | 0.75 Watt at $25^{\circ} \mathrm{C}$ |
|  | 0.25 Watt at $85^{\circ} \mathrm{C}$ |

Total Source Current
120 mA
Total Sink Current
120 mA
Absolute maximum ratings indicate limits beyond which damage to the device may occur. $D C$ and $A C$ electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 1, 4) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 15 | mA |
| Input Voltage Levels <br> CKI Input Levels Crystal Input Logic High $\left(\mathrm{V}_{1 \mathrm{H}}\right)$ Logic High ( $\mathrm{V}_{\mid \mathrm{H}}$ ) Logic Low (VIU) <br> Schmitt Trigger Input Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) Logic Low (VI) <br> RESET Input Levels Logic High Logic Low <br> SO Input Level (Test Mode) <br> All Other Inputs Logic High Logic High Logic Low Logic High Logic Low | $V_{C C}=$ Max. <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> Schmitt Trigger Input <br> $V_{C C}=$ Max. <br> With TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> With High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ 2.2 \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ 2.2 \\ \\ 3.0 \\ 2.2 \\ -0.3 \\ 3.6 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 <br> 2.5 <br> 0.6 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \\ & \text { v } \\ & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (V) | $\begin{aligned} & V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{l}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\text {CC }}-1$ | 0.2 | $\begin{aligned} & v \\ & v \end{aligned}$ |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.6 V for normal operation.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
COP444L/COP445L/COP344L/COP345L

COP344L/COP345L (Continued)

## DC Electrical Characteristics

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted. (Continued)


## AC Electrical Characteristics

COP444L/445L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted.
COP344L/345L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time- ${ }_{\text {c }} \mathrm{C}$ |  | 16 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency- $f_{f}$ <br> Duty Cycle <br> Rise Time (Note 2) <br> Fall Time (Note 2) | $\div 32$ Mode <br> $\div 16$ Mode <br> $\div 8$ Mode <br> $\div 4$ Mode $f_{1}=2 \mathrm{MHz}$ | $\begin{aligned} & 0.8 \\ & 0.4 \\ & 0.2 \\ & 0.1 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.0 \\ 1.0 \\ 0.5 \\ 0.25 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> \% <br> ns <br> ns |
| CKI Using RC $(\div 4)$ <br> Instruction Cycle Time (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{S}$ |
| CKO as SYNC Input tsync |  | 400 |  | ns |
| INPUTS: |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & \\ & 2.0 \\ & 1.0 \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ |
| OUTPUT PROPAGATION DELAY <br> SO, SK Outputs <br> $t_{\text {pd } 1, ~}$, ${ }_{\text {pdo }}$ <br> All Other Outputs <br> $t_{\text {pd1 }}, t_{\text {pdo }}$ | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & \hline \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.
Note 2: This parameter is only sampled and not $100 \%$ tested.

## Connection Diagrams



Order Number COP444L-XXX/N or COP344L-XXX/N See NS Package Number N28B

Dual-In-Line


TL/DD/6928-3

Order Number COP445L-XXX/N or COP345L-XXX/N See NS Package Number N24A

FIGURE 2

## Pin Descriptions

| Pin | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 bidriectional I/O ports with TRI-STATE | CKI | System oscillator input |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports | CKO | System oscillator output (or general purpose in- |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs |  | put, RAM power supply, or SYNC input) |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 general purpose inputs (COP444L only) | RESET | System reset input |
| SI | Serial input (or counter input) | $V_{C C}$ | Power supply |
| SO | Serial output (or general purpose output) | GND | Ground |
| SK | Logic-controlled clock (or general purpose output) |  |  |

## Timing Diagrams



FIGURE 3a. Input/Output Timing Diagrams (Crystal Divide-by-16 Mode)


FIGURE 3b. Synchronization Timing

## Functional Description

A block diagram of the COP444L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 volts). When a bit is reset, it is a logic " 0 " (less than 0.8 volts).
All functional references to the COP444L/COP445L also apply to the COP344L/COP345L.

## PROGRAM MEMORY

Program Memory consists of a 2048 byte ROM. As can be seen by an examination of the COP444L/445L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by a 11-bit PC register. Its binary value selects one of the 20488 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine save registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of 16 4-bit digits. RAM addressing is implemented by a 7 -bit $B$ register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the $B$ register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register descriptor, below.)
Four general-purpose inputs, $\mathbb{N}_{3}-\mathbb{I} N_{0}$, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from M and A , as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the LI/O ports. Also, the contents of L may be read directly into $A$ and M. LI/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies $C$ into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-E N_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the LI/O ports. Resetting $E N_{2}$ disables the $L$ drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". The table below provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

Functional Description (Continued)
Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | ENo | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If SKL $=1$, SK $=$ CLOCK |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If $S K L=1, S K=C L O C K$ |
|  |  |  |  |  | If $S K L=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  |  |  | If SKL $=0, S K=0$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | If $S K L=1, S K=1$ |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

## INTERRUPT

The following features are associated with the $\mathrm{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(P C+1 \rightarrow S A \rightarrow S B \rightarrow S C)$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $E N_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathbb{N}_{1}$ input.
3. A currently executing instruction has been completed
4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user use provide an external RC network and diode to the RESET pin as shown below. If the RC network is not used, the RESET pin must be pulled up to $V_{C C}$ either by the internal load or by an external resistor ( $240 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{CC}}$. The RESET pin is configured as a Schmitt trigger input. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/6928-6
RC $\geq 5 \times$ Power Supply Rise Time ( $R \geq 40 k$ ) Power-Up Clear Circuit
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instuction at address 0 must be a CLRA.

## OSCILLATOR

There are four basic clock oscillator configurations available as shown by Figure 4.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply $\left(V_{R}\right)$, as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) or as a general purpose input.

Functional Description (Continued)


TL/DD/6928-7

| Crystal Oscillator |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Component Values |  |  |  |
|  | R1 ( $\Omega)$ | R2 ( $\Omega$ ) | C1 (pF) | C2 (pF) |
|  | 4.7 k | 1 M | 220 | 220 |
|  | 1 k | 1 M | 30 | $6-36$ |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

NOTE: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$
FIGURE 4. COP444L/445L Oscillator

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin ( $\mathrm{V}_{\mathrm{R}}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP444L/445L system timing configuration does not require use of the CKO pin.

## I/O OPTIONS

COP444L/445L outputs have the following optional configurations, illustrated in Figure 5.
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on $L$ outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L outputs only.
f. LED Direct Drive-an enhancement-mode device to ground and to $V_{C C}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
Note: Series current limiting resistors have to be used if the higher operating voltage option is selected and LEDs are driven directly.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $\mathrm{V}_{\mathrm{CC}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
COP444L/COP445L inputs have the following optional configurations:
$h$. An on-chip depletion load device to $V_{C C}$.
I. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and VOUT curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.
The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to " 1 ". The L outputs can be configured in d., e., f. or g.
An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to logic " 1 ".

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $V_{\mathrm{R}}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the lower four ( $\mathrm{Br}=0,1,2,3$ ) registers of RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes low during power off; $\mathrm{V}_{\mathrm{CC}}$ must go high before $\overline{\text { RESET }}$ goes high on powerup.
2. $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip, and equal to $V_{C C} \pm 1 \mathrm{~V}$ during normal operation.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

## Functional Description (Continued)

## COP445L

If the COP444L is bonded as a 24 -pin device, it becomes the COP455L, illustrated in Figure 2, COP444L/445L Connection Diagrams. Note that the COP445L does not contain
the four general purpose $I N$ inputs $\left(\mathrm{IN}_{3}-\mathrm{IN}_{0}\right)$. Use of this option precludes, of course, use of the $\mathbb{N}$ options and the interrupt feature, which uses $\mathrm{IN}_{1}$. All other options are available for the COP445L.

a. Standard Output


TL/DD/6928-10
b. Open-Drain Output

e. Open-Drain L Output


TL/DD/6928-12
d. Standard L Output


TL/DD/6928-15
g. TRI-STATE Push-Pull (L Output)

h. Input with Load

FIGURE 5. Output Configuration


TL/DD/6928-17
i. Hi-Z Input



TL/DD/6928-11
c. Push-Pull Output


TL/DD/6928-14
( ${ }^{\boldsymbol{*}}$ is Depletion Device)
f. LED (L Output)

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-Ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. The following short program illustrates this situation.
START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the $Q$ register may be temporarily loaded with the second byte of the CAMQ opcode ( $\mathrm{X}^{\prime} 3 \mathrm{C}$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under $2 \mu \mathrm{~s}$, although the exact value may vary due to data patterns, processing parameters, and the $L$ line loading. These false states are peculiar only to the CAMQ instruction and the L lines.

## Typical Performance Characteristics



Typical Performance Characteristics (Continued)


LED Output Source Current (for Low Current LED Option)




LED Output Direct Segment Drive
High Current Options on $L_{0-}^{-L_{7}}$
Very High Current Options on


Output Sink Current for $L_{0}-L_{7}$ and Standard Drive Option for



Output Sink Current ery

Output Sink Current for $\mathrm{G}_{\mathbf{0}}-\mathbf{G}_{3}$ and $D_{0}-D_{3}$ (for High Current Option


FIGURE 6a. COP444L/COP445L Input/Output Characteristics

Typical Performance Characteristics (Continued)


FIGURE 6b. COP344L/COP345L Input/Output Characteristics

## COP444L/COP445L/COP344L/COP345L Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP444L/445L instruction set.

TABLE I. COP444L/445L/344L/345L Instruction Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 3 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit latches associated with the IN ${ }_{3}$ or |
|  | IN inputs |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 11-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 11-bit Subroutine Save Register A |
| SB | 11-bit Subroutine Save Register B |
| SC | 11-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | I Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
|  | 3-bit Operand Field, 0-7 binary (RAM Register Select) |
| a | 11-bit Operand Field, 0-2047 binary (ROM Address) |
|  | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by $t$ |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\overline{\mathrm{A}}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE II. COP444L/445L Instruction Set

| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 10011/0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 10001 | $A+\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Add RAM to A |
| ADT |  | 4A | 10100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 0101 y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CASC |  | 10 | 000110000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 10000/0000 | $0 \rightarrow A$ | None | Clear $A$ |
| COMP |  | 40 | -0100\|0000 | $\bar{A} \rightarrow A$ | None | Ones complement of A to A |
| NOP |  | 44 | 010010100 | None | None | No Operation |
| RC |  | 32 | 0011\|0010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 10010/0010 | $" 1 " \rightarrow C$ | None | Set C |

Instruction Set (Continued)
TABLE II. COP444L/445L Instruction Set (Continued)

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| XOR |  | 02 | 0000 0010 | $A \oplus \operatorname{RAM}(\mathrm{~B}) \rightarrow \mathrm{A}$ | None | Exclusive-OR RAM with A |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| JMP | a | 6-- | $\begin{gathered} 0110\|0\| a_{10}: 8 \\ \hline a_{7}: 0 \\ \hline \end{gathered}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{1 \mid}{} a_{6: 0} \\ \text { (pages } 2,3 \text { only) } \\ \text { or } \\ \text { (allother pages) } \end{gathered}$ | $\begin{aligned} & \mathrm{a} \rightarrow \mathrm{PC}_{6: 0} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump within Page (Note 4) |
| JSRP | a | - |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $6-$ | $\begin{gathered} 10110\|1\| a_{10: 8} \\ \underline{a}_{7: 0} \end{gathered}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | $0100\|1000\|$ | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | [0100 1001] | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 | 0011 0011 <br> 0011 1100 | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \end{aligned} Q_{3: 0}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| LD | r | -5 | $\frac{100\|r\| 0101 \mid}{(r=0 ; 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A Exclusive-OR Br with r |
| LDD | r,d | 23 | $\begin{gathered} 0010\|0011\| \\ \hline 0\|r\| r \mid \\ \hline 0 \end{gathered}$ | $\mathrm{RAM}(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | \|1011|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow \operatorname{RAM}(\mathrm{~B})_{0} \\ 0 & \rightarrow \operatorname{RAM}(\mathrm{~B})_{1} \\ 0 & \rightarrow \operatorname{RAM}(\mathrm{~B})_{2} \\ 0 & \rightarrow \operatorname{RAM}(\mathrm{~B})_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | 0 1 2 3 | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 1101 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} & 1 \rightarrow \operatorname{RAM}(B)_{0} \\ & 1 \rightarrow R A M(B)_{1} \\ & 1 \rightarrow R A M(B)_{2} \\ & 1 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | $y$ | $7-$ | 101111 y | $\begin{aligned} & y \rightarrow \operatorname{RAM}(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\frac{00\|r\| 0110 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r,d | 23 | 001010011 <br> $1\|r\| c \mid$ <br> 1 | RAM $(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r,d |



TABLE II. COP444L/445L Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| INL |  | 33 | [0011 0011 ] | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(B)$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 00101110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 0011 0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011 1110 |  |  |  |
| OGI | y | 33 | 00110011 | $y \rightarrow G$ | None | Output to G Ports |
|  |  | 5- | 0101 t |  |  | Immediate |
| OMG |  | 33 | 0011 0011 | $R A M(B) \longrightarrow G$ | None | Output RAM to G Ports |
|  |  | 3A | 0011 1010 |  |  |  |
| XAS |  | 4F | $\underline{0100 \mid 11111}$ | $A \longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO <br> (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit $A$ register.
Note 2: The ININ instruction is not available on the 24 -pin COP445L or COP345L since these devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$ or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8(10002)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP444L/445L programs.

## SOFTWARE AND OPCODE DIFFERENCES IN THE COP444L INSTRUCTION SET

The COP444L is essentially a COP420L with a double RAM and ROM. Because of this increased memory space certain instructions have expanded capability in the COP444L. Note that there are no new instructions in the COP444L and that all instructions perform the same operations in the COP444L as they did in the COP420L. The expanded capability is merely to allow appropriate handling of the increased memory space. The affected instructions are:

| JMP | $a$ | $(a=$ address $)$ |
| :--- | :--- | :--- |
| JSR | $a$ | $(a=$ address $)$ |
| LDD | $r, d$ | $(r, d=$ RAM address $\mathrm{Br}, \mathrm{Bd})$ |
| XAD | $r, d$ | $(r, d=$ RAM address $\mathrm{Br}, \mathrm{Bd})$ |
| LBI | $r, d$ | $(r, d=R A M$ address $\mathrm{Br}, \mathrm{Bd} ;$ <br> only two byte form of the <br> instruction affected $)$ |

XABR

The JMP and JSR instructions are modified in that the address a may be anywhere within the 2048 words of ROM space. The opcodes are as follows:

| JMP | [0110\|0|a10:9:8| | JSR | \|0110|1 ${ }^{\text {a } 10: 9: 81}$ |
| :---: | :---: | :---: | :---: |
|  | L a7:0 |  | 17:0 |

The LDD, XAD, and two byte LBI are modified so that they may address the entire RAM space. The opcodes are as follows:


The XABR instruction change is transparent to the user. The opcode is not changed nor is the function of the instruction. The change is that values of 0 through 7 in A will address registers in the COP444L (i.e., the lower three bits of A become the Br value following the instruction). In the COP420L, the lower two bits of A became the Br value following an XABR instruction.

Note that those instructions which have an exclusive-or argument (LD, X, XIS, XDS) are not affected. The argument is still two bits of the opcode. This means that the exclusive-or aspect of these instructions works within blocks of four registers. It is not possible to toggle Br from a value between 0 and 3 to a value between 4 and 7 by means of these instructions.

## Description of Selected Instructions

There are no other software or opcode differences between the COP444L and the COP420L. Examination of the above changes indicates that the existing opcodes for those instructions have merely been extended. There is no fundamental change.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 7 ) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ') has occurred or the $\mathrm{N}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last $\operatorname{INIL}$ instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and $A O$ respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-\mathrm{IN}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset; $\mathrm{IL}_{3}-\mathrm{IL}_{0}$ not input on 445 L

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}, \mathrm{PC}_{9}$, $\mathrm{PC}_{8} \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code con-
version such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of PC as follows: $A$ $\rightarrow \mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC). Note that LQID takes two instruction cycle times to execute.


TL/DD/6988-21
FIGURE 7. INIL Hardware Implementation

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10 -bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP444L/445L to generate its own timebase for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div 32$ ) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## Description of Selected Instructions (Continued)

## INSTRUCTION SET NOTES

a. The first word of a COP444L/445L program (ROM address 0) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last work of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11,15,19,23$ or 27 will access data in the next group of four pages.

## Option List

The COP444L/445L mask-programmable options are assigned numbers which correspond with the COP444L pins.
The following is a list of COP444L options. When specifying a COP445L chip, Options 9, 10, 19, and 20 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option $1=0$ : Ground Pin-no options available
Option 2: CKO Output
$=0$ : clock generator ouput to crystal/resonator
( 0 not allowable value if option $3=3$ )
$=1$ : pin is RAM power supply $\left(V_{R}\right)$ input
$=2$ : general purpose input, load device to $\mathrm{V}_{\mathrm{CC}}$
= 3: general purpose input, $\mathrm{Hi}-\mathrm{Z}$
Option 3: CKI Input
$=0$ : oscillator input divided by 32 ( 2 MHz max.)
= 1: oscillator input divided by 16 ( 1 MHz max.)
$=2$ : oscillator input divided by 8 ( 500 kHz max.)
$=3$ : single-pin RC controlled oscillator divided by 4
$=4$ : External Schmitt Trigger level clock divide by 4

Option 4: $\overline{R E S E T}$ Input
$=0$ : load device to $V_{C C}$
$=1: \mathrm{Hi}-\mathrm{Z}$ input
Option 5: $L_{7}$ Driver
$=0$ : Standard output
= 1: Open-drain output
$=2$ : High current LED direct segment drive output
= 3: High current TRI-STATE push-pull output
$=4$ : Low-current LED direct segment drive output
$=5$ : Low-current TRI-STATE push-pull output
Option 6: $L_{6}$ Driver same as Option 5
Option 7: L5 Driver same as Option 5
Option 8: $\mathrm{L}_{4}$ Driver same as Option 5
Option 9: $\mathrm{IN}_{1}$ Input
$=0$ : load device to $V_{C C}$
= 1: Hi-Z input
Option 10: $\mathbb{N}_{2}$ Input same as Option 9
Option 11: $\mathrm{V}_{\mathrm{CC}}$ pin Operating Voltage
COP44XL COP34XL
$=0:+4.5 \mathrm{~V}$ to $+6.3 \mathrm{~V} \quad+4.5 \mathrm{~V}$ to +5.5 V
Option 12: $\mathrm{L}_{3}$ Driver same as Option 5
Option 13: L $\mathrm{L}_{2}$ Driver same as Option 5
Option 14: L $\mathrm{L}_{1}$ Driver same as Option 5
Option 15: $\mathrm{L}_{0}$ Driver same as Option 5
Option 16: SI Input same as Option 9

Option List (Continued)
Option 17: SO Driver
$=0$ : standard output
= 1: open-drain output
= 2: push-pull output
Option 18: SK Driver
same as Option 17
Option 19: $\mathbb{N}_{0}$ Input
same as Option 9
Option 20: $\mathbb{N}_{3}$ Input
same as Option 9
Option 21: $\mathrm{G}_{0}$ I/O Port
$=0$ : very-high current standard output
$=1$ : very-high current open-drain output
$=2$ : high current standard output
$=3$ : high current open-drain output
$=4$ : standard LSTTL output (fanout $=1$ )
$=5$ : open-drain LSTTL output (fanout $=1$ )
Option 22: $\mathrm{G}_{1}$ I/O Port
same as Option 21
Option 23: $\mathrm{G}_{2}$ I/O Port same as Option 21
Option 24: $\mathrm{G}_{3}$ I/O Port same as Option 21
Option 25: $\mathrm{D}_{3}$ Output same as Option 21
Option 26: $\mathrm{D}_{2}$ Output same as Option 21

Option 27: $\mathrm{D}_{1}$ Output same as Option 21
Option 28: $\mathrm{D}_{0}$ Output same as Option 21
Option 29: L Input Levels $=0$ : standard TTL input levels

$$
(" 0 "=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V})
$$

$=1$ : higher voltage input levels

$$
(" 0 "=1.2 \mathrm{~V}, " 1 "=3.6 \mathrm{~V})
$$

Option 30: IN Input Levels same as Option 29
Option 31: G Input Levels same as Option 29
Option 32: SI Input Levels same as Option 29
Option 33: RESET Input
$=0$ : Schmitt trigger input levels
$=1$ : standard TTL input levels
= 2: higher voltage input levels
Option 34: CKO Input Levels (CKO=input; Option 2=2,3) same as Option 29
Option 35: COP Bonding
$=0$ : COP444L (28-pin device)
$=1:$ COP445L (24-pin device)
$=2$ : both 28 - and 24 -pin versions
Option 36: Internal Initialization Logic
$=0$ : normal operation
$=1$ : no internal initialization logic

## COP444L Option Table

The following option information is to be sent to National along with the EPROM.

## OPTION DATA



OPTION DATA

| OPTION 21 VALUE= | IS: GO I/O PORT |
| :---: | :---: |
| OPTION 22 VALUE= | IS: G1 I/O PORT |
| OPTION 23 VALUE = | IS: G2 I/O PORT |
| OPTION 24 VALUE = | IS: G3 I/O PORT |
| OPTION 25 VALUE= | IS: D3 OUTPUT |
| OPTION 26 VALUE= | IS: D2 OUTPUT |
| OPTION 27 VALUE = | IS: D1 OUTPUT |
| OPTION 28 VALUE= | IS: DO OUTPUT |
| OPTION 29 VALUE= | IS: L INPUT LEVELS |
| OPTION 30 VALUE= | IS: IN INPUT LEVELS |
| OPTION 31 VALUE= | IS: G INPUT LEVELS |
| OPTION 32 VALUE $=$ | IS: SI INPUT LEVELS |
| OPTION 33 VALUE= | IS: RESET INPUT |
| OPTION 34 VALUE = | IS: CKO INPUT LEVELS |
| OPTION 35 VALUE= | IS: COP BONDING |
| OPTION 36 VALUE $=$ | IS: INTERNAL |
|  | INITIALIZATION |
|  | LOGIC |

IS: GO I/O PORT
OPTION 22 VALUE= $\qquad$ IS: G2 I/O PORT
OPTION 24 VALUE $=$ $\qquad$ IS: D3 OUTPUT OPTION 26 VALUE $=$ $\qquad$ IS: D2 OUTPUT
OPTION 27 VALUE $=$ IS: D1 OUTPUT
OPTION 28 VALUE= IS: DO OUTPUT
OPTION 29 VALUE= $\qquad$ IS: IN INPUT LEVELS OPTION 31 VALUE= $\qquad$ IS: G INPUT LEVELS
OPTION 32 VALUE $=$ $\qquad$ IS: SI INPUT LEVELS
OPTION 33 VALUE= $\qquad$ S: RESET INPUT
OPTION 34 VALUE=
$\qquad$ IS: COP BONDING OPTION 36 VALUE $=$ IS: INTERNAL LOGIC

## Typical Applications

## TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP444L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI :
a. RAM and Internal Logic Test Mode $(S I=1)$
b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## APPLICATION \# 1: COP444L GENERAL CONTROLLER

Figure 8 shows an interconnect diagram for a COP444L used as a general controller. Operation of the system is as follows:

1. The $L_{7}-L_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display
2. The $D_{3}-D_{0}$ outputs drive the digits of the multiplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $\mathbb{N}_{3}-\mathbb{I} N_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the $D$ outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a general-purpose input.
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional G I/O ports $\left(\mathrm{G}_{3}-\mathrm{G}_{0}\right)$ are available for use as required by the user's application.
7. Normal reset operation is selected.

## COP444L EVALUATION (See COP Note 4)

The $444 \mathrm{~L} \cdot \mathrm{EVAL}$ is a pre-programmed COP444L, containing several routines which facilitate user familiarization and evaluation of the COP444L operating characteristics. It may be used as an up/down counter or timer, interfacing to any combination of (1) an LED digit or lamps, (2) 4-digit LED Display Controller, (3) a 4-digit VF Display Controller, and/or (4) a 4-digit LCD Display Controller. Alternatively, it may be used as a simple music synthesizer.

## SAMPLE CIRCUITS

1. By making only the oscillator, power supply and "L7" connections, (Figure 9) an approximate 1 Hz square wave will be produced at output "D1." This output may be observed with an oscilloscope, or connected to additional TTL or CMOS circuitry.
2. By making the indicated connections to a small LED digit (NSA1541A, NSA1166, or equiv.-larger digits will be proportionately dimmer), the counter actions may be observed. Place the "up/down" switch in the "up" (open) position and apply a TTL-compatible signal at the "coun-ter-input." Placing the "up/down" switch in the "down" (closed) position causes the count to decrement on each high-to-low input transition.
3. All 4 digits of the counter may be displayed by connecting a standard display controller (COP472 for LCD, MM5450 for LED) as shown in Figure 9.


FIGURE 8. COP444L Keyboard/Display Interface

## Typical Applications (Contimeed)

Any combination of the single LED digit and display controllers may be used simultaneously, and will display the same data.
4. The simple counter described above becomes a timer when the 1 Hz output is connected to the "counter input." Up or down counting may be used with input frequencies up to 1 kHz . Improved timing accuracies may be obtained by subsituting the 2.097 MHz crystal oscillator circuit of Figure $4 a$ for the RC network shown in Figure 9, or by connecting a more stable external frequency to the "counter input" in place of the 1 Hz signal.
5. An "entertaining" use of the 444L-EVAL is as a simple music synthesizer (or electronic organ). By attaching a simple switch matrix (or keyboard), a speaker or piezo-ceramic transducer, and grounding "L7", the user can play "music" (Figure 10). Three modes of operation are available: Play a note, play one of four stored tunes, or record a tune for subsequent replay.
a. Play A Note

Twelve keys, representing the 12 notes in one octave, are labeled " $C$ " through " $B$ "; depressing a key causes
a square wave of the corresponding frequency to be outputted to the speaker. Depressing "LShift" or "UShift" causes the next note to be shifted to the next lower octave (one-half frequency) or the next upper octave (double frequency), respectively.
b. Play Stored Tune

Depressing "Play" followed by " $1 / 8$ ", " $1 / 4$ ", " $1 / 2$ ", or " 1 " will cause one of 4 stored tunes to be played.
c. Record Tune

Any combination of notes and rests up to a total of 48 may be stored in RAM for later replay. To store a note, press the appropriate note key, followed by the duration of the note ( $1 / 8$-note, $1 / 4$-note, $1 / 2$-note, whole (1)note, followed by "Store"; a rest is stored by selecting the duration and pressing "Store." When the tune is complete, press "Play" followed by "Store"; the tune will be played for immediate audition. Subsequent depression of "Play" and "Store" will replay the last stored tune.
Note: The accuracy of the tones produced is a function of the oscillator accuracy and stability; the crystal oscillator is recommended.


FIGURE 9. Counter/Timer


## COP401L ROMless N-Channel Microcontroller

## General Description

The COP401L ROMless Microcontroller is a member of the COPSTM family of microcontrollers, fabricated using N -channel, silicon gate MOS technology. The COP401L contains CPU, RAM, I/O and is identical to a COP410L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP401L will perform exactly as the COP410L. This important benefit facilitates development and debug of a COP program prior to masking the final part.
The COP401L is intended for emulation only, not intended for volume production. Use COP402 or COP404L for volume production.

## Features

- Circuit equivalent of COP410L
- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- Separate RAM power supply pin for RAM keep-alive applications
- Two-level subroutine stack

■ $15 \mu \mathrm{~s}$ instruction time
■ Single supply operation (4.5-5.5V)

- Low current drain (8 mA max.)
- Internal binary counter register with serial I/O
- MICROWIRETM compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
■ Pin-for-pin compatible with COP402 and COP404L


## Block Diagram



TL/DD/6913-1
FIGURE 1

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin Relative to GND
Ambient Operating Temperature Ambient Storage Temperature Lead Temp. (Soldering, 10 sec .)

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
300^{\circ} \mathrm{C}
\end{array}
$$

Power Dissipation
0.75 W at $25^{\circ} \mathrm{C}$

Total Sink Current 120 mA 120 mA
Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 2, 3) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) RESET Input Levels Logic High Logic Low IP0-IP7 Input Levels Logic High Logic High Logic Low All Other Inputs Logic High Logic High Logic Low Input Capacitance (Note 3)``` | $V_{C C}=M a x$ <br> Schmitt Trigger Input $V_{C C}=5 V \pm 5 \%$ $V_{C C}=5 \mathrm{~V} \pm 5 \%$ | $\begin{gathered} 2.0 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ \\ 2.0 \\ -0.3 \\ \\ \\ 2.0 \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.8 <br> 0.8 <br> 7 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| Output Voltage Levels LSTTL Operation Logic High $\left(\mathrm{V}_{\mathrm{OH}}\right)$ Logic Low ( $\mathrm{V}_{\mathrm{OL}}$ ) IP0-IP7, P8, SKIP Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \text { (Note 1) } \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| Output Current Levels Output Sink Current SO and SK Outputs ( $\mathrm{IOL}_{\mathrm{O}}$ ) $L_{0}-L_{7}$ and $G_{0}-G_{3}$ Outputs $D_{0}-D_{3}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.9 \\ 0.4 \\ 15 \\ \hline \end{gathered}$ |  | mA <br> mA <br> mA |
| CKO RAM Power Supply Input | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 1.5 | mA |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Source Current $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{G}_{0}-\mathrm{G}_{3}$ Outputs ( $\mathrm{l}_{\mathrm{OH}}$ ) SO and SK Outputs (loH) $L_{0}-L_{7}$ Outputs Input Load Source Current ( $l_{\mathrm{IL}}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -30 \\ & -1.2 \\ & -0.3 \\ & -10 \end{aligned}$ | $\begin{aligned} & -250 \\ & -25 \\ & -140 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D Port $\mathrm{L}_{7}-\mathrm{L}_{4}$, G Port $\mathrm{L}_{3}-\mathrm{L}_{0}$ All Other Pins |  |  | $\begin{gathered} 120 \\ 100 \\ 4 \\ 4 \\ 1.8 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined $L_{7}-L_{4}$ $L_{3}-L_{0}$ <br> Each LPin <br> All Other Pins |  |  | $\begin{gathered} 120 \\ 60 \\ 60 \\ 25 \\ 1.5 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise specified.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 15 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency $\mathrm{f}_{\mathrm{l}}$ <br> Duty Cycle <br> Rise Time (Note 3) <br> Fall Time (Note 3) | ( $\div 32$ Mode) $f_{\mathrm{I}}=2.097 \mathrm{MHz}$ | $\begin{aligned} & 0.8 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.1 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| INPUTS: SI, IP7-IP0 tsetup thold |  | $\begin{aligned} & 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0} \\ \mathrm{t}_{\text {SETUP }} \\ \mathrm{t}_{\text {HOLD }} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 8.0 \\ & 1.3 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| OUTPUT PROPAGATION DELAY $\begin{aligned} & \text { SO, SK Outputs } \\ & t_{\text {pd1 }}, t_{\text {pd0 }} \\ & D_{3}-D_{0}, G_{3}-G_{0}, L_{7}-L_{0} \\ & t_{\text {pd1 }}, t_{\text {pd0 }} \\ & \text { IP7-IP0, P8, SKIP } \\ & t_{\text {pd1 }}, t_{\text {pd0 }} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Test Condition: } \\ & C_{L}=p F, V_{\text {OUT }}=1.5 \mathrm{~V} \\ & R_{L}=20 \mathrm{k} \Omega \\ & R_{\mathrm{L}}=k \Omega \\ & R_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & 7.2 \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> S |

Note 1: Pull-up resistors required.
Note 2: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 3: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## Connection Diagram



TL/DD/6913-2

Order Number COP401L/N NS Package Number N40A

FIGURE 2

## Pin Descriptions

| Pin | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 bidirectional I/O ports with LED | CKI | System oscillator input |
|  | segment drive | CKO | RAM power supply input |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports | RESET | System reset input |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs | $V_{\text {CC }}$ | Power supply |
| Si | Serial input (or counter input) | GND | Ground |
| SO | Serial output (or general purpose output) | IP7-IP0 | 8 bidirectional ROM address and data ports |
| SK | Logic-controlled clock (or general | P8 | Most significant ROM address bit output |
|  | purpose output) | SKIP | Instruction skip output |
| AD/ $\overline{\text { DATA }}$ | Address Out/data in flag |  |  |

## Timing Diagram



FIGURE 3. Input/Output

## Functional Description

A block diagram of the COP401L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " greater than 2 volts). When a bit is reset, it is a logic " 0 " (less than 0.8 volts).

## PROGRAM MEMORY

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128-bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit $B$ register whose upper 2 bits $(\mathrm{Br})$ select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 84 -bit digits in the selected data register. While the 4 -bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction. The Bd register also serves as a source register for 4 -bit data sent directly to the D outputs. The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).


FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load 4 bits of the 8-bit $Q$ latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP401L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The G register contents are outputs to 4 general-purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEl instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the LI/O ports. Also, the contents of L may be read directly into $A$ and $M . L$ I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift register.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\mathrm{EN}_{3}-\mathrm{EN}_{0}$ ).

1. The least significant bit of the enable register, $\mathrm{EN}_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $\mathrm{EN}_{1}$ is not used. It has no effect on COP401L operation.

Functional Description (Continued)
TABLE I. Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $E N_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | so | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If $S K L=1, S K=$ Clock |
|  |  |  |  |  | If $\mathrm{SKL}=0, S K=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If $S K L=1, S K=$ Clock |
|  |  |  |  |  | If $S K L=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  |  |  | If $S K L=0, S K=0$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | If $S K L=1, S K=1$ |
|  |  |  |  |  | If $S K L=0, S K=0$ |

3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the $\mathrm{L} \mathrm{I} / \mathrm{O}$ ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $E N_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table I provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/6913-5
RC $\geq$ Power Supply Rise Time
FIGURE 5. Power-Up Clear Circuit

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, D, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## EXTERNAL MEMORY INTERFACE

The COP401L is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE ${ }^{\circledR}$ outputs
3. TTL-compatible inputs
4. access time $=5 \mu \mathrm{~s}$ max.

Typically these requirements are met using bipolar or MOS PROMs.
During operation, the address of the next instruction is sent out on P8 and IP7 through IPO during the time that AD/DATA is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P8 is a dedicated address output, and does not need to be latched. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{\text { DATA }}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input.

## OSCILLATOR

CKI is an external clock input signal. The external frequency is divided by 32 to give the instruction cycle time. The di-vide-by- 32 configuration was chosen to make the COP 401L compatible with the COP404L and the COPSTM Development System. However, the $\div 32$ configuration is not available on the COP410L/COP411L. It is therefore possible to exactly emulate the system speed (cycle time), but not possible to drive the 401L with the system clock during emulation.

## Functional Description (Continued)

## CKO (RAM POWER)

CKO is configured as a RAM power supply pin $\left(V_{R}\right)$, allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. This pin must be connected to $\mathrm{V}_{\mathrm{CC}}$ if the power backup feature is not used. To insure that RAM integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes below spec during power-off; $V_{C C}$ must be within spec before RESET goes high on power-up.
2. During normal operation, $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip with $\left(\mathrm{V}_{\mathrm{CC}}-1\right) \leq \mathrm{V}_{\mathrm{R}} \leq \mathrm{V}_{\mathrm{CC}}$.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

## INPUT/OUTPUT CONFIGURATIONS

COP401L outputs have the following configurations, illustrated in Figure 6:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. (Used on IP, P and SKIP outputs.)
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled en-
hancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. (Used on SO and SK outputs.)
d. LED Direct Drive-an enhancement-mode device to ground and to $V_{C C}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs.)
COP401L inputs have an on-chip depletion load device to $V_{\text {Cc. }}$.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of five devices (numbered 1-5, respectively). Minimum and maximum current (lout and VOUT) curves are given in Figure 7 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.
An important point to remember is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 7, Device 2); however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic " 1 ".


TL/DD/6913-9
( $\mathbf{\Delta}$ is Depletion Device)
d. L Output (LED)

e. Input with Load

FIGURE 6. Output Configurations

## Typical Performance Characteristics



## COP401L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L instruction set.

TABLE II. COP401L Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for LI/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field; 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 9 -bit Operand Field, 0-511 binary (ROM Address) |
| y | 4-bit Operand Field, $0-15$ binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM $(t)$ | Contents of ROM location addressed by t |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\bar{A}$ | The one's complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE III. COP401L Instruction Set

| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 00001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| AISC | $y$ | 5- | \|0101| y | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry ( $y \neq 0$ ) |
| CLRA |  | 00 | 000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of A to A |
| NOP |  | 44 | 1010010100 | None | None | No Operation |
| RC |  | 32 | 0011 10010 | $" 0 " \rightarrow C$ | None | Reset C |
| SC |  | 22 | [001010010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 10000\|0010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |



COP410L Instruction Set (Continued)
TABLE III. COP401L Instruction Set (Continued)


Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $\mathrm{A}_{3}$ indicates the most significant (left-most) bit of the 4-bit A register.
Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
Note 3: The JP instruction allows a Jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 010 is loaded into the upper 3 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the " d " data minus 1 , e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit $Q$ register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}$, RAM(B) $\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow$ SB). Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP401L program (ROM address 0) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

## Typical Applications

## PROM-BASED SYSTEM

The COP401L may be used to emulate the COP410L. Figure 8 shows the interconnect to implement a COP401L hardware emulation. This connection uses one MM5204 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ are bidirectional inputs and outputs. When the AD/ $\overline{\text { DATA }}$ clocking output turns on, the EPROM drivers are disabled and $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ output addresses. The 8 -bit latch (MM74C373) latches the address to drive the memory.
When AD/ $\overline{D A T A}$ turns off, the EPROM is enabled and the $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)
24 of the COP401L pins may be configured exactly the same as a COP410L.

Typical Applications (Continued)


FIGURE 8. COP401L Used to Emulate a COP410L

## Option Table

COP401L MASK OPTIONS
The following COP410L options have been implemented in this basic version of the COP401L.

| Option Value | Comment | Option Value | Comment |
| :---: | :---: | :---: | :---: |
| Option $1=0$ | Ground-no option | Option $14=0$ | SI has load to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $2=1$ | CKO is RAM power supply input | Option $15=2$ | SO is push-pull output |
| Option $3=\mathrm{N} / \mathrm{A}$ | CKI is external clock divide-by- | Option $16=2$ | SK is push-pull output |
|  | 32 (not available on COP410L) | Option $17=0$ |  |
| Option $4=0$ | Reset has load to $\mathrm{V}_{\mathrm{CC}}$ | Option $18=0$ | G outputs are standard |
| Option $5=2$ |  | Option $19=0$ |  |
| Option $6=2$ | L outputs are LED direct-drive | Option $20=0$ |  |
| Option $7=2$ |  | Option $21=0$ |  |
| Option $8=2$ |  | Option $22=0$ | D outputs are standard |
| Option $9=1$ | $\mathrm{V}_{\text {CC }}$ pin 4.5 V to 9.5 V operation | Option $23=0$ | very high current |
| Option $10=2$ |  | Option $24=0$ |  |
| Option $11=2$ | L outputs are LED direct-drive | Option $25=0$ | L |
| Option $12=2$ |  | Option $26=0$ | G Have standard TTL input levels |
| Option $13=2$ |  | Option $27=0$ | SI |
|  |  | Option $28=\mathrm{N} / \mathrm{A}$ | 40-pin package |

## COP401L-X13/COP401L-R13 ROMless N-Channel Microcontroller

## General Description

The COP401L-X13/COP401L-R13 ROMless Microcontrollers are members of the COPSTM family of microcontrollers, fabricated using N -channel, silicon gate MOS technology. The COP401L-X13/COP401L-R13 contain CPU, RAM, I/O and are identical to a COP413L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP401L-X13/COP401L-R13 will perform exactly as the COP413L. This important benefit facilitates development and debug of a COP program prior to masking the final part. There are two clock oscillator configurations available. The crystal oscillator configuration is called COP401L-X13 and the RC oscillator configuration is called COP401L-R13.

## Features

- Circuit equivalent of COP413L
- Low cost
- Powerful instruction set

■ $512 \times 8$ ROM, $32 \times 4$ RAM

- Two-level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time

■ Single supply operation (4.5-5.5V)

- Low current drain (8 mA max)
- Internal binary counter register with serial I/O
- MICROWIRETM compatible serial I/O
- General purpose outputs

■ Software/hardware compatible with other members of COP400 family
■ Pin-for-pin compatible with COP402 and COP404L

- High noise immunity inputs ( $\mathrm{V}_{\mathrm{IL}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.6 \mathrm{~V}$ )


## Block Diagram



FIGURE 1

## COP401L-X13/COP401L-R13 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Voltage at Any Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature
-0.3 to +7 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$

Power Dissipation COP413L
Total Source Current
Total Sink Current
0.3 Watt at $70^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{c}}$ |  | 16 | 40 | $\mu \mathrm{S}$ |
| CKI <br> Input Frequency - fi <br> Duty Cycle <br> Rise Time (Note 2) <br> Fall Time (Note 2) | $\begin{aligned} & \div 8 \text { Mode } \\ & \mathrm{fi}=0.5 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 30 \end{aligned}$ | $\begin{gathered} 0.5 \\ 60 \\ 500 \\ 200 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| CKI Using RC $(\div 4)$ Instruction Cycle Time (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & \mathrm{C}=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | $28$ | $\mu \mathrm{S}$ |
| Inputs: |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & 2.0 \\ & 1.0 \end{aligned}$ |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| Output Propagation Delay ```SO, SK Outputs tpd1, tpd0 L, G Outputs tpd1, tpd0 IPO-IP7, P8, SKIP tpd1, tpd0``` | Test Condition: $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & 7.2 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.
Note 2: This parameter is only sampled and not $100 \%$ tested.

## Connection Diagram



TL/DD/8528-2
FIGURE 2
Order Number COP401LN-X13 or COP401LN-R13 See NS Package Number N40A

## Pin Descriptions

| Pin | Description |
| :--- | :--- |
| $L_{7}-\mathrm{L}_{0}$ | 8 bidirectional I/O ports |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general |
|  | purpose output) |
| AD/DATA | Address out/data in flag |
| CKI | System oscillator input |
| CKO | System oscillator output or NC |
| $\overline{\text { RESET }}$ | System reset input |
| VCC | Power supply |
| GND | Ground |
| IP7-IPO | 8 bidirectional ROM address and data ports |
| P8 | Most significant ROM address bit output |
| SKIP | Instruction skip output |

## Timing Waveform



TL/DD/8528-3
FIGURE 3. Input/Output Timing Diagram

## Functional Description

A block diagram of the COP401L-X13/COP401L-R13 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 volts). When a bit is reset, it is a logic " 0 "' (less than 0.8 volts).

## PROGRAM MEMORY

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L-X13/ COP401L-R13 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128 -bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit B register whose upper 2 bits $(\mathrm{Br})$ select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 84 -bit digits in the selected data register. While the 4 -bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3,15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).

-CAN BE DIRECTLY ADDRESSED BY
LBI NSSTRUCTION (SEE TABLE
TL/DD/8528-4

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit LI/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP401L-X13/COP401L-R13, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).
The G register contents are outputs to 4 general-purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in-/serial-out shift register or as a binary counter depending on the contents of the EN Register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN registers ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO Register as either a 4-bit shift register or a 4-bit binary counter. With EN $\mathrm{E}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI Input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO Output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data pesent at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $E N_{1}$ is not used. It has no effect on COP401L-X13/ COP401L-R13 operation.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the LI/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high impedance input state.

FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

Functional Description（Continued）
TABLE I．Enable Register Modes－Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=$ Clock |
|  |  |  | Register |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Shift Register | Input to Shift | Serial | If $\mathrm{SKL}=1, \mathrm{SK}=$ Clock |
|  |  |  | Register | Out | If $S K L=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary | 0 | If $S K L=1, S K=1$ |
|  |  |  | Counter |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 1 | Binary Counter | Input to Binary | 1 | If $S K L=1, S K=1$ |
|  |  |  | Counter |  | If $S K L=0, S K=0$ |

4．$E N_{3}$ ，in conjunction with $E N_{0}$ ，affects the SO output．With $E N_{0}$ set（binary counter option selected）SO will output the value loaded into $E N_{3}$ ．With $E N_{0}$ reset（serial shift register option selected），setting $E N_{3}$ enables SO as the output of the SIO shift register，outputting serial shifted data each instruction time．Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift reg－ ister output；data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to＂ 0 ＂．Table 1 provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$ ．

## INITIALIZATION

The Reset Logic will initialize（clear）the device upon power－ up if the power supply rise time is less than 1 ms and great－ er than $1 \mu \mathrm{~s}$ ．If the power supply rise time is greater than 1 ms ，the user must provide an external RC network and di－ ode to the RESET pin as shown below（Figure 5）．The RESET pin is configured as a Schmitt trigger input．If not used it should be connected to $\mathrm{V}_{\mathrm{Cc}}$ ．Initialization will occur whenever a logic＂ 0 ＂is applied to the $\overline{\text { RESET input，provid－}}$ ed it stays low for at least three instruction cycle times．


TL／DD／8528－5
Figure 5．Power－Up Clear Circuit
Upon initialization，the PC register is cleared to 0 （ROM ad－ dress 0 ）and the A，B，C，EN，and G registers are cleared． The SK output is enabled as a SYNC output，providing a pulse each instruction cycle time．Data Memory（RAM）is not cleared upon initialization．The first instruction at ad－ dress 0 must be a CLRA．

## EXTERNAL MEMORY INTERFACE

The COP401L－X13／COP401L－R13 is designed for use with an external Program Memory．This memory may be imple－ mented using any devices having the following characteris－ tics：
1．random addressing
2．TTL－compatible TRI－STATE® outputs

3．TTL－compatible inputs
4．access time $=5 \mu \mathrm{~s}$ max．
Typically these requirements are met using bipolar or MOS PROMs．
During operation，the address of the next instruction is sent out on P8 and IP7 through IPO during the time that AD／$\overline{\text { DATA }}$ is high（logic＂ 1 ＂$=$ address mode）．Address data on the IP lines is stored into an external latch on the high－to－low transition of the AD／DATA line；P8 is a dedicat－ ed address output，and does not need to be latched．When AD／DATA is low（logic＂ 0 ＂＝data mode），the output of the memory is gated onto IP7 through IPO，forming the input bus．Note that the AD／$\overline{\text { DATA }}$ output has a period of one instruction time，a duty cycle of approximately $50 \%$ ，and specifies whether the IP lines are used for address output or instruction input．

## OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 6.
a．The COP401L－X13 is a Resonator Controlled Oscillator． CKI and CKO are connected to an external ceramic reso－ nator．The instruction cycle frequency equals the resona－ tor frequency divided by 8.
b．The COP401L－R13 is a RC Controlled Oscillator．CKI is configured as a single pin RC controlled Schmitt trigger oscillator．The instruction cycle equals the oscillation fre－ quency divided by 4 ．CKO becomes no connection．


TL／DD／8528－6
FIGURE 6．COP401L－X13／COP401L－R13 Oscillator

## Functional Description (Continued)


a. Standard Output

b. Push-Pull Output

c. Standard L Ouput

d. Input With Load

e. Hi-Z Input

FIGURE 7. Input and Output Configurations

Ceramic Resonator Oscillator

| Resonator <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{R 1}(\Omega)$ | $\mathbf{R 2}(\Omega)$ | $\mathbf{C 1}(\mathrm{pF})$ | $\mathbf{C 2}(\mathrm{pF})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> (in $\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$220 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$

## I/O CONFIGURATIONS

COP401L-X13/COP401L-R13 inputs and outputs have the following configurations, illustrated in Figure 7.
a. G0-G3-an enhancement mode device to ground in conjunction with depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$.
b. SO, SK, IPO-IP7, P8, SKIP, AD/DATA-an enhancement mode device to ground in conjunction with a depletionmode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
c. LO-L7-same as a, but may be disabled.
d. SI has on-chip depletion load device to $\mathrm{V}_{\mathrm{CC}}$.
e. $\overline{R E S E T}$ has a $\mathrm{Hi}-Z$ input which must be driven to a " 1 " or " 0 " by external components.
Curves are given in Figure 8 to allow the designer to effectively use the I/O configurations in designing a system.
An important point to remember is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current, however, when the $L$ lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic "1".

## Typical Performance Characteristics



Source Current for SO, SK, IPO, IP7, P8, SKIP, AD/DATA Configuration



Output Sink Current for SO and SK


Output Sink Current IPO-IP7, P8, SKIP, AD/DATA


FIGURE 8. I/O Characteristics


Output Sink Current for $L_{0}$ through $L_{7}$ and $G_{0}-G_{3}$


## COP401L-X13/COP401L-R13 Instruction Set

Table II is a symbol table providing internal architecture, Instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L-X13/COP401L-R13 instruction set.

TABLE II. COP401L-X13/COP401L-R13 Instruction Set Table Symbols

| Symbol | Definition |
| :---: | :---: |
| Internal Architecture Symbols |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8 -bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic Controlled Clock Output |
| Instruction Operand Symbols |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 9 -bit Operand Field, 0-511 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by t |
| Operational Symbols |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\bar{A}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |



TABLE III. COP401L-X13/COP401L-R13 Instruction Set (Continued)


Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined) Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit $A$ register.
Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the " d " data minus 1 e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L-X13/C0P401L-R13 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4 -bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}$, RAM (B) $\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP401L-X13/COP401L-R13 program (ROM address 0 ) must be a CLRA (Clear $A$ ) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or will access data in the next group of 4 pages.

## COPS Programming Manual

For detailed information on writing COPS programs, the COPS Programming Manual 424410284-001 provides an indepth discussion of the COPS architecture, instruction set and general techniques of COPS programming. This manual is written with the programmer in mind.

## Typical Applications

## PROM-Based System

The COP401L-X13/COP401L-R13 may be used to emulate the COP413L. Figure 9 shows the interconnect to implement a COP401L-X13/COP401L-R13 hardware emulation. This connection uses one MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ are bidirectional inputs and outputs. When the AD/ $\overline{D A T A}$ clocking output turns on, the EPROM drivers are disabled and $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.
When AD/ $\overline{\text { DATA }}$ turns off, the EPROM is enabled and the $\mathrm{IP}_{7}-I \mathrm{P}_{0}$ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)
Twenty of the COP401L-X13/COP401L-R13 pins may be configured exactly the same as the COP413L. Selection of the COP401L-X13 or COP401L-R13 depends upon which oscillator is selected for the COP413L.

| Oscillator Requirement | Order <br> ROMless |
| :--- | :---: |
| COP413L Option $1=0$ | Ceramic Resonator <br> or external input <br> frequency divided by |
| COP401L-X13 |  |

Typical Applications (Continued)


TL/DD/8528-13
FIGURE 9. COP401L-X13/COP401L-R13 Used to Emulate a COP413L

## COP402-5 ROMless N-Channel Microcontroller

## General Description

The COP402-5 ROMless Microcontroller is a member of the COPSTM family, fabricated using N -channel silicon gate MOS technology. The part contains CPU, RAM, and I/O, and is identical to a COP420 device, except the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP402 will perform exactly as the COP420; this important benefit facilitates development and debug of a COP420; this important benefit facilitates development and debug of a COP420 program prior to masking the final part. The device is also appropriate in low volume applications, or when the program may require changing.

Features

- Extended temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) COP302, available as special order
Low cost
- Exact circuit equivalent of COP420
- Standard 40-pin dual-in-line package
- Interfaces with standard PROM or ROM
- $64 \times 4$ RAM, addresses up to $1 \mathrm{k} \times 8$ ROM
- Powerful instruction set
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $4.0 \mu \mathrm{~s}$ instruction time

■ Single supply operation (4.5V to 6.3V)

- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM serial I/O capability
- Software/hardware compatible with other members of COP400 family


## Block Diagram



FIGURE 1

## COP402 and COP302

| Package Power Dissipation | 750 mW at $25^{\circ} \mathrm{C}$ |
| :--- | ---: |
|  | 400 mW at $70^{\circ} \mathrm{C}$ |
|  | 250 mW at $85^{\circ} \mathrm{C}$ |
| Total Sink Current | 50 mA |
| Total Source Current | 70 mA |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

## COP402-5

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 2, 3) | Peak to Peak |  | 0.4 | V |
| Supply Current | All Outputs Open $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 40 | mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input <br> Logic High <br> Logic Low <br> Schmitt Trigger Input RESET <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low | $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 3.0 \\ 2.0 \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -100 | -800 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 2) |  |  | 7 | pF |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -1 | +1 | $\mu \mathrm{A}$ |
| ```Output Voltage Levels D, G, L, SK, SO Outputs TTL Operation Logic High Logic Low IP0-IP7, P8, P9, SKIP, CKO, AD/ \(\overline{\text { DATA }}\) Logic High Logic Low CMOS Operation (Note 1) Logic High Logic Low``` | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-75 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ \\ 2.4 \\ -0.3 \\ V_{\mathrm{CC}}-1 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 <br> 0.4 <br> 0.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels LED Direct Drive (Note 1) Logic High | $\begin{aligned} & V_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ | 1.5 | 14 | mA |
| Allowable Sink Current <br> Per Pin (L, D, G) <br> Per Pin (All Others) <br> Per Port (L) <br> Per Port (D, G) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \end{gathered}$ | mA <br> mA <br> mA <br> mA |
| Allowable Source Current Per Pin (L) Per Pin (All Others) |  |  | $\begin{array}{r} -15 \\ -1.5 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 4 | 10 | $\mu \mathrm{s}$ |
| Operating CKI Frequency | $\div 16$ Mode | 1.6 | 4.0 | MHz |
| CKI Duty Cycle Rise Time (Note 3) Fall Time (Note 3) | $\begin{aligned} & \text { Frequency }=4 \mathrm{MHz} \\ & \text { Frequency }=4 \mathrm{MHz} \end{aligned}$ | 40 | $\begin{aligned} & 60 \\ & 60 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & \% \\ & \text { \%s } \\ & \text { ns } \\ & \hline \end{aligned}$ |
| Inputs: <br> SI <br> ${ }^{\text {t }}$ SETUP <br> thold <br> All Other Inputs ${ }^{\text {tseTUP }}$ $t_{\text {HOLD }}$ |  | $\begin{gathered} 0.3 \\ 250 \\ \\ 1.7 \\ 300 \end{gathered}$ |  | $\mu \mathrm{s}$ ns $\mu \mathrm{s}$ ns |
| Output Propagation Delay ```SO and SK tpd1 tpdo CKO tpd1 tpd0 AD/\overline{DATA, SKIP} tpd1 tpdo All Other Outputs tpd tpd0``` | Test Conditions: $R_{\mathrm{L}}=5 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 0.25 \\ & 0.25 \\ & \\ & 0.6 \\ & 0.6 \\ & \\ & 1.4 \\ & 1.4 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

Note 1: TRI-STATE ${ }^{\circledR}$ and LED configurations are excluded.
Note 2: Voltage change must be less than 0.5 V in a 1 ms period.
Note 3: This parameter is only sampled and not $100 \%$ tested.

## Connection Diagram

Dual-In-Line Package


Top View
Order Number COP402N-5

## See NS Package Number N40A

## Pin Descriptions

## Description

$\mathrm{L}_{7}-\mathrm{L}_{0} \quad 8$ bidirectional I/O ports with TRI-STATE
$\mathrm{G}_{3}-\mathrm{G}_{0} 4$ bidirectional I/O ports
$D_{3}-D_{0} \quad 4$ general purpose outputs
$\mathrm{IN}_{3}-\mathrm{IN}_{0} 4$ general purpose inputs
SI Serial input (or counter input)
SO Serial output (or general purpose output)
SK Logic-controlled clock (or general purpose output)
AD/ $\overline{\text { DATA }}$ Address out/data in flag
SKIP Instruction skip output
CKI System oscillator input
CKO System oscillator output
RESET System reset input
$V_{C C} \quad$ Power supply
GND Ground
IP7-IPO 8 bidirectional ROM address and data ports
P8, P9 2 most significant ROM address outputs

## Timing Diagrams



FIGURE 3a. Input/Output Timing Diagrams (Crystal $\div 16$ Mode)


FIGURE 3b. CKO Output Timing

## Functional Description

A block diagram of the COP402 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 1,024-byte external memory (typically PROM). Words of this memory may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.
ROM addressing is accomplished by a 10 -bit PC register. Its binay value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10 -bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 256 -bit RAM, organized as 4 data registers of 164 -bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( $M$ ) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instruction based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP402, storing its results in A. It also outputs a carry bit to the 1 -bit $\mathbf{C}$ register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description.)

Four general-purpose inputs, $\mathbb{I N}_{3}-I N_{0}$, are provided; $\mathbb{N}_{1}$, $\mathrm{IN}_{2}$, and $\mathrm{IN}_{3}$ may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS applications.
The $\mathbf{D}$ register provides 4 general-purpose outputs and is used as the destination register for the 4 -bit contents of Bd.
The $\mathbf{G}$ register contents are outputs to 4 general-purpose bidirectional I/O ports. $\mathrm{G}_{0}$ may be mask-programmed as a "ready" output for MICROBUS applications.
The $\mathbf{Q}$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the L I/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the L I/O ports. Also, the contents of $L$ may be read directly into A and M. LI/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL. In the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register $\left(E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.

## Functional Description (Continued)

3. With $E N_{2}$ set, the L drivers are enabled to output the data in Q to the $\mathrm{L} \mathrm{I} / \mathrm{O}$ ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $E N_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ." The table below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

## INTERRUPT

The following features are associated with the $\mathbb{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC +1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC})$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $E N_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{IN}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon the popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interruptroutine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the
original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and the LQID instruction should not be nested within the interrupt servicing routine since their popping of the stack enables any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. An LEl instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least two instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, G, and SO are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

$R C \geq 5 \times$ Power Supply Rise Time TL/DD/6915-8 FIGURE 4. Power-Up Clear Circuit

## OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 5.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16.
b. External Oscillator. CKI is driven by an external clock signal. The instruction cycle time is the clock frequency divided by 16 .

TABLE I. Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=S Y N C \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=S Y N C \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

Functional Description (Continued)


TL/DD/6915-9

| Crystal <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 | R2 | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ |
| 4 MHz | 4.7 k | 1 M | 22 | 22 |
| 3.58 MHz | 3.3 k | 1 M | 22 | 27 |
| 2.09 MHz | 8.2 k | 1 M | 47 | 33 |

FIGURE 5. COP402 Oscillator

## EXTERNAL MEMORY INTERFACE

The COP402 is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE outputs
3. TTL = compatible inputs
4. access time $=1.0 \mu \mathrm{~s}$, max.

Typically these requirements are met using bipolar or MOS PROMs.
During operation, the address of the next instruction is sent out on P9, P8, and IP7 through IPO during the time that AD/ $\overline{\text { DATA }}$ is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P9 and P8 are dedicated address outputs, and do not need to be latched. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{D A T A}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input. A simplified block diagram of the external memory interface is shown in Figure 6.

## INPUT/OUTPUT

COP402 outputs have the following configurations, illustrated in Figure 7.
a. Standard-an enhancement-mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with TTL and CMOS input requirements.


TL/DD/6915-10
FIGURE 6. External Memory Interface to COP402
b. High Drive-same as a. except greater current sourcing capability.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $V_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
d. LED Direct Drive-an enhancement-mode device to ground and to $V_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
e. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{\mathrm{CC}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.
f. Input with Load-Inputs have an on-chip depletion load device to $\mathrm{V}_{\mathrm{C}}$, as shown in Figure 7 .
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 7 for each of these devices.
The SO, SK outputs are configured as shown in Figure $7 c$. The D and G outputs are configured as shown in Figure 7a.

## Functional Description (Continued)

Note that when inputting data to the G ports, the G outputs should be set to " 1 ". The L outputs are configured as in Figure $7 d$ on the COP402.
An important point to remember if using configuration $d$ with the $L$ drivers is that even when the $L$ drivers are disabled,


TL.DD/6915-11
a. Standard

( $\AA$ is Depletion Device)


TL/DD/6915-12
b. High Drive

e. TRI-STATE Push-Pull

FIGURE 7. Input/Output Configurations

Typical Performance Characteristics


TRI-STATE
Output Source Current





Input Load Current


FIGURE 8. COP402 Input/Output Characteristics
TL/DD/6915-17

Typical Performance Characteristics

## (Continued)





TRI-STATE Output Source Current

L. Output Depletion Load Off

Source Current


Push Pull Source Current


LED Output Device LED Drive


Input Load Source Current


FIGURE 8a. COP302 Input/Output Characteristics

## Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP402 instruction set.

TABLE II. COP402 Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit Latches Associated with the IN 3 or |
|  | IN inputs |
| IN | 4-bit Input port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| P | 2-bit ROM Address Port |
| PC | 10-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 10-bit Subroutine Save Register A |
| SB | 10-bit Subroutine Save Register B |
| SC | 10-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |

Symbol Definition

## INSTRUCTION OPERAND SYMBOLS

d 4-bit Operand Field, 0-15 binary (RAM Digit Select)
r 2-bit Operand Field, 0-3 binary (RAM Register Select)
a 9-bit Operand Field, 0-511 binary (ROM Address)
y 4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s) Contents of RAM location addressed by s
ROM(t) Contents of ROM location addressed by $t$
OPERATIONAL SYMBOLS
$+\quad$ Plus
$-\quad$ Minus
$\rightarrow \quad$ Replaces
$\longleftrightarrow$ Is exchanged with
$=\quad$ Is equal to
$\bar{A} \quad$ The one's complement of $A$
$\oplus \quad$ Exclusive-OR
: Range of values

TABLE III. COP402 Instruction Set

| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011\|0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 ل | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4 A | \|0100|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | 0101\| y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CASC |  | 10 | 0001 0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 0000\|0000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 0100\|0000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of $A$ to $A$ |
| NOP |  | 44 | 010010100 | None | None | No Operation |
| RC |  | 32 | 0011 0010 | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 0010,0010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

TABLE III. COP402 Instruction Set (Continued)

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| JMP | a | $6-$ | $\frac{\|0110\| 00\left\|a_{9: 8}\right\|}{a_{7: 0}}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{1 \mid \quad a_{6: 0}}{\text { (pages } 2,3 \text { only) }} \\ \text { or } \\ \frac{11 \mid \quad a_{5: 0}}{\text { (all other pages) }} \end{gathered}$ | $\begin{aligned} & a \rightarrow \mathrm{PC}_{6: 0} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- | \|10| $\mathrm{a}_{5} \mathbf{0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \\ & \mathrm{SB} \rightarrow \mathrm{SC} \\ & 0010 \rightarrow \mathrm{PC}_{9: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR |  | 6- |  | $\underset{\mathrm{a} \rightarrow \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}}{\mathrm{PC}}$ | None | Jump to Subroutine |
| RET |  | 48 | 0100\|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | [0100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & \hline 33 \\ & 3 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & Q_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| LD | r | -5 | $\underline{00\|r\| 0101 \mid ~}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{~B} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r,d | 23 | 0010 0011 <br> $00\|\|r\| r\|$  | RAM(r,d) $\rightarrow$ A | None | Load A with RAM pointed to directly by $r, d$ |
| LQID |  | BF | \|1011|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{array}{rll} 0 & \rightarrow & \operatorname{RAM}(B)_{0} \\ 0 & \rightarrow & R A M(B)_{1} \\ 0 & \rightarrow & R A M(B)_{2} \\ 0 & \rightarrow & \operatorname{RAM}(B)_{3} \end{array}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow R \operatorname{RAM}(B)_{0} \\ 1 & \rightarrow R A M(B)_{1} \\ 1 & \rightarrow R A M(B)_{2} \\ 1 & \rightarrow \operatorname{RAM}(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | $7-$ | 10111 ${ }^{\text {y }}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| $x$ | $r$ | -6 | (00) r 10110 | $\xrightarrow{\mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A}} \begin{aligned} & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r,d | 23 | 0010 0011  <br> 10 r d | RAM(r,d) $\longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r,d |



Instruction Set (Continued)
TABLE III. COP402 Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) |  | Data Flow |
| :---: | :---: | :---: | :--- | :--- | :--- |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit register.
Note 2: The ININ instruction is not available on the 24-pin COP421 since this device does not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once evey 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10 -bit word, $\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 9 ) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an $\operatorname{INIL}$ inputs $\mathrm{IL}_{3}$ and $\mathrm{I} \mathrm{N}_{0}$ into A 3 and A 0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathrm{IN}_{3}$ and $\mathbb{I} N_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-\mathrm{N}_{0}$ are input to A upon the execution of an ININ instruction. (See Table III, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.


FIGURE 9. $\operatorname{IN} N_{0} / N_{3}$ Latches

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10 -bit word $\mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow$ $\mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC). Note that LQID takes two instruction cycle times to execute.

## SKT INSTRUCTION

The SKT (Skip on Timer) instruction tests the state of an internal 10 -bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the controller to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency $\div 16$ ) and the binary counter output pulse frequency will be 128 Hz . For time-ofday or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

## INSTRUCTION SET NOTES

a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed, except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11$, or 15 will access data in the next group of 4 pages.

## Typical Application: PROM-Based System

The COP402 may be used to exactly emulate the COP420,
Figure 10 shows the interconnect to implement a COP420 hardware emulation. This connection uses two MM5204 EPROMs as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/ $\overline{\text { DATA }}$ clocking output turns on, the EPROM drivers are disabled and IP7-IPO output addresses. The 8 -bit latch (MM74C373) latches the addresses to drive the memory.

When AD/DATA turns off, the EPROMs are enabled and the IP7-IP0 pins will input the memory data. P8 and P9 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)
The other 28 pins of the COP402 may be configured exactly the same as a COP420.


FIGURE 10. COP402 Used to Emulate a COP420

## Option List

## COP402 MASK OPTIONS

The following COP420 options have been implemented in this basic version of the COP402. Subsequent versions of the COP402 will implement different combinations of available options; such versions will be identified as COP402-A, COP402-B, etc.

## Option Value

Option $1=0$
Option $2=0$
Option $3=0$

Option $4=0$
Option $5=2(402)$
Option $6=2,3 \quad$ L6 same as L7
Option $7=2,3 \quad$ L5 same as L7
Option $8=2,3 \quad$ L4 same as L7
Option $9=0(402) \quad$ IN1 has load device to $V_{C C}$
Option $10=0(402) \quad$ IN2 has load device to $V_{C C}$
Option $11=0 \quad V_{C C}$ pin-no option available
Option $12=2,3 \quad$ L3 same as L7
Option $13=2,3 \quad$ L2 same as $L 7$
Option $14=2,3 \quad$ L1 same as L7

## Comment

Ground Pin-no option available CKO is clock generator output to crystal
CKI is crystal input $\div 16$ (may be overridden externally)
RESET pin has load device to $\mathrm{V}_{\mathrm{CC}}$
L7 has LED direct-drive output

IN2 has load device to $V_{C C}$

## Option Value

Option $15=2,3$
Option $16=0$
Option $17=2 \quad$ SO has push-pull output
Option $18=2 \quad$ SK has push-pull output
Option $19=0 \quad$ INO has load device to $V_{C C}$
Option $20=0(402) \quad$ IN3 has load device to $V_{C C}$
Option $21=0 \quad$ G0 has standard output
Option $22=0 \quad$ G1 same as G0
Option $23=0 \quad$ G2 same as G0
Option $24=0 \quad$ G3 same as G0
Option $25=0 \quad$ D3 has standard output
Option $26=0 \quad$ D2 same as D3
Option $27=0 \quad$ D1 same as D3
Option $28=0 \quad$ D0 same as D3
Option $29=0(402) \quad$ normal operation
Option $30=$ N/A 40 -pin package

## COP404C ROMIess CMOS Microcontrollers

## General Description

The COP404C ROMless Microcontroller is a member of the COPSTM family, fabricated using double-poly, silicon gate CMOS (microCMOS) technology. The COP404C contains CPU, RAM, I/O and is identical to a COP444C device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. The COP404C can be configured, by means of external pins, to function as a COP444C, a COP424C, or a COP410C. Pins have been added to allow the user to select the various functional options that are available on the family of mask-programmed CMOS parts. The COP404C is primarily intended for use in the development and debug of a COP program for the COP $444 \mathrm{C} / 445 \mathrm{C}$, COP424C/425C, and COP410C/411C devices prior to masking the final part. The COP404C is also appropriate in low volume applications or when the program might be changing.

## Features

Accurate emulation of the COP444C, COP424C and COP410C

- Lowest Power Dissipation ( $50 \mu \mathrm{~W}$ typical)
- Fully static (can turn off the clock)
- Power saving IDLE state and HALT mode
- $4 \mu \mathrm{~s}$ instruction time, plus software selectable clocks
- $128 \times 4$ RAM, addresses $2 k \times 8$ ROM
- True vectored interrupt, plus restart
- Three-level subroutine stack

■ Single supply operation ( 2.4 V to 5.5 V )

- Programmable read/write 8-bit timer/event counter
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible
- MICROBUSTM compatible
- Software/hardware compatible with other members of the COP400 family

Block Diagram


TL/DD/5530-1
FIGURE 1. Block Diagram

## Absolute Maximum Ratings

Supply Voltage
Voltage at any pin
Total Allowable Source Current
Total Allowable Sink Current

6 V
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
25 mA 25 mA

Operating temperature range
$0^{\circ}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

## DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{a}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Notes 4, 5) | peak to peak | 2.4 | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=64 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=4 \mu \mathrm{~s} \\ & \left(\mathrm{~T}_{\mathrm{C}}\right. \text { is instruction cycle time) } \\ & \hline \end{aligned}$ |  | $\begin{gathered} 120 \\ 700 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~F}_{I N}=0 \mathrm{kHz}, T_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~F}_{I N}=0 \mathrm{kHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} 20 \\ 6 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Input Voltage Levels <br> RESET, DO (clock input) <br> CKI <br> Logic High <br> Logic Low <br> All other inputs (Note 7) <br> Logic High <br> Logic Low |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Pull-up current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0$ | 30 | 330 | $\mu \mathrm{A}$ |
| Hi-Z input leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard outputs <br> $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ <br> $\mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ <br> $\mathrm{l}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output current levels Sink (Note 6) <br> Source (Standard option) <br> Source (Low current option) | $\begin{aligned} & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=V_{\mathrm{CC}} \\ & V_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=2.4 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ 0.5 \\ 0.1 \\ 30 \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} 330 \\ 80 \\ \hline \end{gathered}$ | mA mA mA mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Allowable Sink/Source current per pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKOH |  |  | 100 | pF |
| Current needed to over-ride HALT <br> (Note 3) <br> To continue <br> To halt | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{gathered} .7 \\ 1.6 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE leakage current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP404C

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Operating CKI Frequency | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) <br> Fall Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Instruction Cycle Time using D0 as a RC Oscillator DualClock Input (Note 4) | $\begin{aligned} & \mathrm{R}=30 \mathrm{k}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \end{aligned}$ | 8 | 16 | $\mu \mathrm{S}$ |
| INPUTS: (See Fig. 3) tsetup $\mathrm{t}_{\mathrm{HOLD}}$ | G Inputs SI Input IP Input All Others $V_{C C} \geq 4.5 \mathrm{~V}$ $4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V}$ | $\begin{gathered} \mathrm{T}_{\mathrm{c}} / 4+.7 \\ 0.3 \\ 1.0 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  | $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> PROPAGATION DELAY | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K}$ |  |  |  |
| $\begin{aligned} & \text { IP7-IP0, A10-A8, SKIP } \\ & \text { tpD1, }^{\text {tPD0 }} \end{aligned}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} 1.94 \\ 7.75 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $\begin{aligned} & \mathrm{AD} / \overline{\mathrm{DATA}} \\ & \text { tpD }^{2}, \mathrm{t}_{\mathrm{PDD}} \end{aligned}$ | $\begin{aligned} & V_{C c} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} 375 \\ 1.5 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{ns} \\ \mu \mathrm{~s} \\ \hline \end{array}$ |
| ALL OTHER OUTPUTS tpD1 , tpDO | $\begin{aligned} & V_{C C}>4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| MICROBUS TIMING <br> Read Operation (Fig. 4) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ |  |  |  |
| Chip select stable before $\overline{\mathrm{RD}}$ - $\mathrm{t}_{\text {CSR }}$ |  | 65 |  | ns |
| Chip select hold time for $\overline{\mathrm{RD}}-\mathrm{t}_{\mathrm{RCS}}$ |  | 20 |  | ns |
| $\overline{\mathrm{RD}}$ pulse width $-\mathrm{t}_{\mathrm{RR}}$ |  | 400 |  | ns |
| Data delay from $\overline{\mathrm{RD}}$ - $\mathrm{t}_{\mathrm{RD}}$ |  |  | 375 | ns |
| $\overline{\mathrm{RD}}$ to data floating - $\mathrm{t}_{\mathrm{DF}}$ (Note 4) |  |  | 250 | ns |
| Write Operation (Fig. 5) |  |  |  |  |
| Chip select stable before $\overline{\mathrm{WR}}-\mathrm{t}$ csw |  | 65 |  | ns |
| Chip select hold time for $\overline{W R}-t_{\text {WCS }}$ |  | 20 |  | ns |
| $\overline{\text { WR }}$ pulse width - ${ }_{\text {ww }}$ |  | 400 |  | ns |
| Data set-up time for $\overline{W R}-t_{\text {DW }}$ |  | 320 |  | ns |
| Data hold time for $\overline{W R}-t_{W D}$ |  | 100 |  | ns |
| INTR transition time from $\overline{\mathrm{WR}}-\mathrm{t}_{\text {WI }}$ |  |  | 700 | ns |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CK1 and all other pins pulled up to $\mathrm{V}_{\mathrm{CC}}$ with 20 k resistors. See current drain equation on page 16.
Note 2: Test conditions: All inputs tied to $\mathrm{V}_{\mathrm{CC}}$ : L lines in TRI-STATE mode and tied to Ground; all outputs tied to Ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: Voltage change must be less than $0.1 \mathrm{~V}_{\mathrm{CC}}$ in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ to prevent entering test mode.
Note 7: $\overline{M B}, \overline{T I N}, \overline{D U A L}, \overline{S E L 10}, \overline{S E L 20}$, input levels at $V_{C C}$ or $V_{S S}$.

## Connection Diagram



## Pin Descriptions

| Pin | Description |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Most positive voltage |
| $V_{\text {SS }}$ | Ground |
| CKI | Clock input |
| $\overline{\text { RS }}$ | Reset input |
| CKOI | General purpose input |
| L0－L7 | 8 TRI－STATE I／O |
| G0－G3 | 4 general purpose I／O |
| D1－D3 | 3 general purpose outputs |
| D0 | Either general purpose output or Dual－Clock RC input |
| INO－IN3 | 4 general purpose inputs |
| SO | Serial data output |
| SI | Serial data input |
| SK | Serial data clock output |
| IP0－IP7 | I／O for ROM address and data |
| A8，A9，A10 | 3 address outputs |
| SKIP | Skip status output |
| AD／$\overline{\text { DATA }}$ | Clock output |
| $\overline{M B}$ | MICROBUS select input |
| CKOH | Halt I／O pin |
| $\overline{\text { DUAL }}$ | Dual－Clock select input |
| TIN | Timer input select pin（should be connected to GND） |
| SEL10 | COP410C emulation select input |
| SEL20 | COP424C emulation select input |
| UNUSED | Ground |

## FIGURE 2

The internal architecture is shown in Figure 1．Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implement－ ing the instruction set of the device．Positive logic is used． When a bit is set，it is a logic＂ 1 ＂，when a bit is reset，it is a logic＂ 0 ＂．

## PROGRAM MEMORY

Program Memory consists of a 2048－byte external memory （typically PROM）．Words of this memory may be program instructions，constants or ROM addressing data．
ROM addressing is accomplished by a 11 －bit PC register which selects one of the 8 －bit words contained in ROM．A new address is loaded into the PC register during each in－ struction cycle．Unless the instruction is a transfer of control instruction，the PC register is loaded with the next sequen－ tial 11－bit binary count value．
Three levels of subroutine nesting are implemented by a three level deep stack．Each subroutine call or interrupt
pushes the next PC address into the stack．Each return pops the stack back into the PC register．

## DATA MEMORY

Data memory consists of a 512－bit RAM，organized as 8 data registers of $16 \times 4$－bit digits．RAM addressing is imple－ mented by a 7 －bit $B$ register whose upper 3 bits（ $B_{r}$ ）select 1 of 8 data registers and lower 4 bits（ $B_{d}$ ）select 1 of 164 －bit digits in the selected data register．While the 4－bit contents of the selected RAM digit（ $M$ ）are usually loaded into or from，or exchanged with，the A register（accumulator），it may also be loaded into or from the Q latches or $T$ counter or loaded from the L ports．RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions．The $B_{d}$ register also serves as a source register for 4－bit data sent directly to the D outputs．

## Timing Diagrams



FIGURE 3. Input/Output Timing


TL/DD/5530-4
FIGURE 4. MICROBUS Read Operation Timing


FIGURE 5. MICROBUS Write Operation Timing

## Functional Description

## INTERNAL LOGIC

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the $B_{r}$ and $B_{d}$ portions of the $B$ register, to load and input 4 bits of the 8 -bit $Q$ latch or $T$ counter, LI/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing the results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.
The 8 -bit T counter is a binary up counter which can be loaded to and from $M$ and $A$ using CAMT and CTMA instructions. This counter is operated as a time-base counter. When the T counter overflows, an overflow flag will be set (see SKT and IT instructions below). The T counter is cleared on reset. A functional block diagram of the timer/ counter is illustrated in Figure 10a.
Four general-purpose inputs, IN3-INO, are provided. IN1, IN2 and IN3 may be selected (by pulling $\overline{\mathrm{MB}}$ pin low) as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUS application.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of $\mathrm{B}_{\mathrm{d}}$. In the dual clock mode, DO latch controls the clock selection (see dual oscillator below).
The $G$ register contents are outputs to a 4-bit general-purpose bidirectional I/O port. G0 may be selected as an output for MICROBUS applications.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. With the MICROBUS option selected, Q can also be loaded with the 8 -bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the L I/O port. Also, the contents of $L$ may be read directly into $A$ and M. As explained above, the MICROBUS option allows L I/O port data to be latched into the $Q$ register.
The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRETM I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with $A$.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

EN is an internal 4-bit register loaded by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:
0 . The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output equals the value of EN3. With ENO reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK outputs SKL ANDed with the instruction cycle clock.

1. With EN1 set, interrupt is enabled. Immediately following an interrupt, EN1 is reset to disable further interrupts.
2. With EN2 set, the L drivers are enabled to output the data in $Q$ to the LI/O port. Resetting EN2 disables the L drivers, placing the L I/O port in a high-impedance input state.
3. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected) SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with $A$ via an XAS instruction but SO remains set to " 0 ".

## INTERRUPT

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once recognized as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.
b. An interrupt will be recognized only on the following conditions:

1. EN1 has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide has occurred on the IN1 input.
3. A currently executing instruction has been completed.

TABLE I. ENABLE REGISTER MODES - BITS ENO AND EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift | 0 | If SKL $=1, \mathrm{SK}=$ clock |
|  |  |  | Register |  | If $S K L=0, S K=0$ |
| 0 | 1 | Shift Register | Input to Shift | Serial | If $\mathrm{SKL}=1, \mathrm{SK}=$ clock |
|  |  |  | Register | out | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK = SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK = SKL |

## Functional Description (Continued)

4. All successive transfer of control instructions and successive LBls have been completed (e.g. if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of an ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt service routine, since their popping of the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The instruction at hex address OFF must be a NOP.
e. An LEI instruction may be put immediately before the RET instruction to re-enable interrupts.

## MICROBUS INTERFACE

With $\overline{M B}$ pin tied to Ground, the COP404C can be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). IN1, IN2 and IN3 general purpose inputs become MICROBUS compatible read-strobe, chip-select, and write-strobe lines, respectively. IN1 becomes RD - a logic " 0 " on this input will cause Q latch data to be enabled to the $L$ ports for input to the $\mu \mathrm{P}$. IN2 becomes $\overline{C S}$ - a logic " 0 " on this line selects the COP404C and the $\mu$ P peripheral device by enabling the operation of the $\overline{R D}$ and $\overline{W R}$ lines and allows for the selection of one of several peripheral components. IN3 becomes WR - a logic " 0 " on this line will write bus data from the L ports to the $Q$ latches for input to the COP404C. G0 becomes INTR a "ready" output, reset by a write pulse from the $\mu \mathrm{P}$ on the WR line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP404C.
This option has been designed for compatibility with National's MICROBUS - a standard interconnect system for 8 -bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication). The


TL/DD/5530-7
FIGURE 6. MICROBUS Option Interconnect
functioning and timing relationships between the signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection of the COP404C to the MICROBUS is shown in Figure 6.

## INITIALIZATION

The external RC network shown in Figure 7 must be connected to the RESET pin for the internal reset logic to initialize the device upon power-up. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{\text {Cc }}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, IL, T and G registers are cleared. The SKL latch is set, thus enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


FIGURE 7. Power-Up Circuit

## TIMER

The timer is operated as a time-base counter. The instruction cycle frequency generated from CKI passes through a 2-bit divide-by-4 prescaler. The output of this prescaler increments the 8 -bit T counter thus providing a 10 -bit timer. The prescaler is cleared during execution of a CAMT instruction and on reset. For example, using a 1 MHz crystal, the instruction cycle frequency of 250 kHz (divide by 4) increments the 10 -bit timer every $4 \mu \mathrm{~S}$. By presetting the counter and detecting overflow, accurate timeouts between $16 \mu \mathrm{~S}$ ( 4 counts) and 4.096 mS ( 1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.

## HALT MODE

The COP404C is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by two other ways (see Figure 8):

- Software HALT: by using the HALT instruction.
- Hardware HALT: by using the HALT I/O port CKOH. It is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing CKOH high the


## Functional Description (Continued)

chip will stop as soon as CKI is high and CKOH output will stay high to keep the chip stopped if the external driver returns to high impedance state.
Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. All information is retained until continuing.
The chip may be awakened by one of two different methods:

- Continue function: by forcing CKOH low, the system clock will be re-enabled and the circuit will continue to operate from the point where it was stopped. CKOH will stay low.
— Restart: by forcing the $\overline{\text { RESET pin low (see Initializa- }}$ tion)
The HALT mode is the minimum power dissipation state.
Note: if the user has selected dual-clock (DUAL pin tied to Ground) AND is forcing an external clock on DO pin AND the COP404C is running from the D0 clock, the HALT mode - either hardware or software - will NOT be entered. Thus, the user should switch to the CKI clock to HALT. Alternatively, the user may stop the DO clock to minimize power.


## Oscillator Options

There are two basic clock oscillator configurations available as shown by Figure 9.

- CKI oscillator: CKI is configured as a LSTTL compatible input external clock signal. The external frequency is divided by 4 to give the instruction cycle time.
—Dual oscillator. By tying $\overline{\text { DUAL }}$ pin to Ground, pin DO is now a single pin RC controlled Schmitt trigger oscillator input. The user may software select between the

D0 oscillator (the instruction cycle time equals the DO oscillation frequency divided by 4) by setting the DO latch high or the CKI oscillator by resetting DO latch low.
Note that even in dual clock mode, the counter, if used as a time-base counter, is always connected to the CKI oscillator.
For example, the user may connect up to a 1 MHz RC circuit to DO for faster processing and a 32 kHz external clock to CKI for minimum current drain and time keeping.
Note: CTMA instruction is not allowed when the chip is running from D0 clock.
Figures $10 a$ and 100 show the timer and clock diagrams with and without Dual-Clock.


Functional Description (Continued)


FIGURE 10a. Clock and Timer Block Diagram without Dual-Clock


Figure 10b. Clock and Timer Block Diagram with Dual-Clock

## External Memory Interface

The COP404C is designed for use with an external Program Memory.
This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. LSTTL or CMOS-compatible TRI-STATE outputs
3. LSTTL or CMOS-compatible inputs
4. access time $=1.0 \mu$ s max.

Typically, these requirements are met using bipolar PROMs or MOS/CMOS PROMs, EPROMs or E2PROMs.
During operation, the address of the next instruction is sent out on A10, A9, A8 and IP7 through IP0 during the time that AD/DATA is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-tolow transition of the AD/DATA line; A10, A9 and A8 are dedicated address outputs, and do not need to be latched. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that AD/ $\overline{D A T A}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or data input. A simplified block diagram of the external memory interface is shown in Figure 11.


TL/DD/5530-13
FIGURE 11. External Memory Interface to COP404C

## COP404C Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.
Table III provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

## Table II. Instruction Set Table Symbols

Symbol Definition
Internal Architecture Symbols
A 4-bit Accumulator
B 7-bit RAM address register
$\mathrm{Br} \quad$ Upper 3 bits of B (register address)
Bd Lower 4 bits of $B$ (digit address)
C 1-bit Carry register
D 4-bit Data output port
EN 4-bit Enable register
G 4-bit General purpose I/O port
IL two 1-bit (INO and IN3) latches
IN 4 -bit input port
L 8-bit TRI-STATE I/O port
M 4-bit contents of RAM addressed by B
PC 11-bit ROM address program counter
Q $\quad 8$-bit latch for L port
SA 11-bit Subroutine Save Register A
SB 11-bit Subroutine Save Register B
SC 11-bit Subroutine Save Register C
SIO 4-bit Shift register and counter
SK Logic-controlled clock output
SKL 1-bit latch for SK output
T 8-bit timer

Instruction operand symbols
d 4-bit operand field, 0-15 binary (RAM digit select)
r 3-bit operand field, 0-7 binary (RAM register select)
a 11-bit operand field, 0-2047
y 4-bit operand field, $0-15$ (immediate data)
RAM(x) RAM addressed by variable $x$
ROM(x) ROM addressed by variable $x$
Operational Symbols
$+\quad$ Plus

- Minus
-> Replaces
$<->$ is exchanged with
$=\quad$ Is equal to
A one's complement of $A$
$\oplus \quad$ exclusive-or
: range of values

Instruction Set (Continued)
TABLE III. COP404C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language <br> Code (Binary) |  | Data Flow | Skip <br> Conditions |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- |
| ARITHMETIC INSTRUCTIONS |  | Description |  |  |  |  |

TRANSFER OF CONTROL INSTRUCTIONS

| JID |  | FF | \|1111|1111| | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{PC}_{7: 0} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None None | Jump Indirect (note 2) Jump |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | a | $6-$ | \|0110|0|a ${ }_{10}{ }^{\text {a }}$ \| |  |  |  |
|  |  | - | \| $\mathrm{a}_{7: 0}{ }^{\text {\| }}$ |  |  |  |
| JP | a | - | \|1| $a_{6: 0}$ \| (pages 2,3 only) | $\mathrm{a} \rightarrow \mathrm{PC}_{6: 0}$ | None | Jump within Page (Note 3) |
|  |  |  | or |  |  |  |
|  |  | - | \|11| $a_{5: 0}$ \| (all other pages) | $\mathrm{a} \rightarrow \mathrm{PC}_{5: 0}$ |  |  |
| JSRP | a | - | \|10| $a_{5: 0}$ \| | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | 6- | $\begin{aligned} & \|0110\| 1\left\|a_{10: 8}\right\| \\ & a_{7: 0} \mid \end{aligned}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | \|0100|1000| | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | \|0100|1001| | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 | \|0011|0011| |  | None | HALT processor |
|  |  | 38 | \|0011|1000| |  |  |  |
| IT |  | 33 | \|0011|0011| |  |  | IDLE till timer overflows then continues |
|  |  | 39 | \|0011|1001| |  | None |  |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMT |  | 33 | \|0011|0011| | $A \rightarrow T_{7: 4}$ |  |  |
|  |  | 3F | \|0011|1111| | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{T}_{3: 0}$ | None | Copy A, RaM to T |
| CTMA |  | 33 | \|0011|0011| | $\mathrm{T}_{7: 44} \rightarrow \mathrm{RAM}(\mathrm{B})$ |  |  |
|  |  | 2F | \|0010|1111| | $\mathrm{T}_{3: 0} \rightarrow \mathrm{~A}$ | None | Copy T to RAM, A |
| CAMQ |  | 33 | \|0011|0011| | $\mathrm{A} \rightarrow \mathrm{Q}_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | \|0011|1100| | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| CQMA |  | 33 | \|0011|0011| | $\mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Copy Q to RAM, A |
|  |  | 2 C | \|0010|1100| | $\mathrm{Q}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| LD | r | -5 | \|00|r|0101| | $\operatorname{RAM}(B) \rightarrow A$ | None | Load RAM into A, |
|  |  |  | ( $r=0: 3)$ | $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ |  | Exclusive-OR Br with r |
| LDD | r,d | 23 | $\begin{aligned} & \|0010\| 0011 \mid \\ & \|0\| r\|d\| \end{aligned}$ | RAM(r,d) $\rightarrow$ A | None | Load A with RAM pointed to direct by r,d |
| LQID |  | BF | \|1011|1111| | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8, \mathrm{~A}, \mathrm{M})} \rightarrow \mathrm{Q}\right. \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | 0 | 4 C | \|0100|1100| | $0 \rightarrow$ RAM $(\mathrm{B})_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | \|0100|0101| | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | \|0100|0010| | $0 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | \|0100|0011| | $0 \rightarrow$ RAM $(B)_{3}$ |  |  |



TABLE III. COP404C Instruction Set (Continued)


Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered O to N where $O$ signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit A register.
Note 2: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)
Note 7: If $\overline{\mathrm{SEL} 2 \mathrm{O}}=1, \mathrm{~A} \longleftrightarrow \mathrm{Br}(0 \rightarrow \mathrm{~A} 3)$
If $\overline{\text { SEL2O }}=0, A \longleftrightarrow \operatorname{Br}(0,0 \rightarrow A 3, A 2)$.

## Description of Selected Instructions

## XAS INSTRUCTION

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/seri-al-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

## LQID INSTRUCTION

LQID (Load Q indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10: PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of the PC as follows: $A$
$\rightarrow \mathrm{PC}(7: 4), \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}(3: 0)$, leaving $\mathrm{PC}(10), \mathrm{PC}(9)$ and $\mathrm{PC}(8)$ unchanged. The ROM data pointed to by the
new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost.

Note: LQID uses 2 instruction cycles if executed, one if skipped.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10: 8, A, M. PC10, PC9 and PC8 are not affected by JID.
Note: JID uses 2 instruction cycles if executed, one if skipped.

## Description of Selected Instructions (Continued)

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal
Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:
CAMT ; load T counter

SKT ; skip if overflow flag is set and reset it
NOP

## IT INSTRUCTION

The IT (idle till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILO, CKOI and 0 into A. The IL3 and ILO latches are set if a lowgoing pulse (" 1 " to " 0 ") has occurred on the IN3 and INO inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and ILO into A3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and INO lines. The state of CKOI is input into A2. A 0 is input into A1. IL latches are cleared on reset.
Instruction Set Notes
a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
c. The ROM is organized into pages of 64 words each. The Program Counter is a 11 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address 0FF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.

## Power Dissipation

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, for minimum power dissipation, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. For example, an RC oscillator on DO will draw more current than a square wave clock input since it is a slow rising signal.

If using an external square wave oscillator, the following equation can be used to calculate the COP404C operating current drain:

$$
I_{c o}=I_{q}+V \times 40 \times F_{i}+V \times 1400 \times F_{i} / 4
$$

where:
$I_{c o}=$ chip operating current drain in microamps
$I_{q}=$ quiescent leakage current (from curve)
$F_{i}=$ CKI frequency in MegaHertz
$V=$ chip $V_{C C}$ in volts
For example at 5 volts $V_{\mathrm{CC}}$ and 400 kHz :
$I_{\mathrm{Co}}=20+5 \times 40 \times .4+5 \times 1400 \times .4 / 4$
$\mathrm{I}_{\mathrm{co}}=20+80+700=800 \mu \mathrm{~A}$
at 2.4 volts $V_{C C}$ and 30 kHz :

$$
\begin{aligned}
& I_{C O}=6+2.4 \times 40 \times .03+2.4 \times 1400 \times .03 / 4 \\
& I_{C O}=6+2.88+25.2=34.08 \mu \mathrm{~A}
\end{aligned}
$$

If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

$$
\mathrm{I}_{\mathrm{ci}}=\mathrm{I}_{\mathrm{q}}+\mathrm{V} \times 40 \times \mathrm{F}_{\mathrm{i}}
$$

For example, at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz

$$
\mathrm{I}_{\mathrm{ci}}=20+5 \times 40 \times .4=100 \mu \mathrm{~A}
$$

The total average current will then be the weighted average of the operating current and the idle current:

$$
I t a=I \operatorname{co} \times \frac{T o}{T 0+T i}+I c i \times \frac{T i}{T o+T i}
$$

where:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{ta}}=\text { total average current } \\
& \mathrm{I}_{\mathrm{co}}=\text { operating current } \\
& \mathrm{I}_{\mathrm{ci}}=\text { idle current } \\
& \mathrm{T}_{\mathrm{O}}=\text { operating time } \\
& \mathrm{T}_{\mathrm{i}}=\text { idle time }
\end{aligned}
$$

## 1/O OPTIONS

COP404C outputs have the following configurations, illustrated in Figure 12.
a. Standard - A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL. (Used on SO,

b. Low Current - This is the same configuration as a. above except that the sourcing current is much less. (Used on G outputs.)
c. Standard TRI-STATE L Output - A CMOS output buffer similar to a. which may be disabled by program control. (Used on L outputs.)
All inputs have the following configuration:
d. Input with on chip load device to $\mathrm{V}_{\mathrm{CC}}$. (Used on CKOI.)
e. $\mathrm{HI}-\mathrm{Z}$ input which must be driven by the users logic. (Used on CKI, $\overline{R E S E T}, \mathrm{IN}, \mathrm{SI}, \overline{\mathrm{DUAL}}, \overline{\mathrm{MB}}, \overline{\mathrm{SEL10}}$ and $\overline{\mathrm{SEL20}}$ inputs.)
All output drivers use one or more of three common devices numbered 1 to 3 . Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 13 for each of these devices to allow the designer to effectively use these I/O configurations.

a. Standard Push-Pull Output

b. Low Current Push-Pull Output


c. Standard TRI-STATE "L" Output

FIGURE 12. Input/Output Configurations

## Typical Performance Characteristics





Low Current Option Maximum Source Current




TL/DD/5530-16
FIGURE 13. Input/Output Characteristics

## Emulation

The COP404C may be used to exactly emulate the COP444C/445C, COP424C/425C, and COP410C/411C. However, the Program Counter always addresses 2 k of external ROM whatever chip is being emulated. Figure 14 shows the interconnect to implement a hardware emulation. This connection uses a NMC27C16 EPROM as external
memory. Other memory can be used such as bipolar PROM or RAM.
Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/ $\overline{\text { DATA }}$ clocking output turns on, the EPROM drivers are disabled and IP7-IPO output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.


FIGURE 14. COP404C Used To Emulate A COP444C

## Emulation (Continued)

When AD/DATA turns off, the EPROM is enabled and the IP7-IP0 pins will input the memory data. A10, A9 and A8 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)
— CKI is divided by 4. Other divide-by are emulated by external divider.

- CKO can be emulated as a general purpose input by using CKOI or as a Halt I/O port by using CKOH.
- $\overline{\mathrm{MB}}$ pin can be pulled low if the MICROBUS feature of the COP444C and COP424C is needed. Othewise it should be high.
- DUAL pin can be pulled low if the Dual-Clock feature of the COP444C and COP424C is needed. Otherwise it should be high.
- The $\overline{\text { SEL10 }}$ and $\overline{\text { SEL20 }}$ inputs are used to emulate the COP444C/445C, COP424C/425C, or COP410C/411C.
- When emulating the COP $444 \mathrm{C} / 445 \mathrm{C}$, the user must configure $\overline{\text { SEL20 }}=1$ and $\overline{\text { SEL10 }}=1$.
- When emulating the COP424C/425C, the user must configure $\overline{\mathrm{SEL20}}=0$ and $\overline{\mathrm{SEL} 10}=1$. In this mode, the user RAM is physically halved. As in the COP424C/ 425 C , the user has 64 digits ( 256 bits) of RAM available. Pin A10 should not be connected to the program memory (most significant address bit of the program memory should be grounded if using a $2 \mathrm{k} \times 8$ memory).
- When emulating the COP410C/411C, the user must configure $\overline{\mathrm{SEL20}}=0$ and $\overline{\mathrm{SEL} 10}=0$. In this mode, the user has 32 digits ( 128 bits) of RAM available organized in the same way as the COP410C/411C-4 registers of 8 digits each. Pins A10 and A9 should not be connected to the program memory (the 2 most signifi-
cant address bits of the program memory should be grounded).
Furthermore, the subroutine stack is decreased from 3 levels to 2 levels.
The pins SEL10 and SEL20 change the internal logic of the device to accurately emulate the devices as indicated above. However, the user must remember that the COP424C/425C is a subset of the COP444C/COP445C with respect to memory size. The COP $410 \mathrm{C} / 411 \mathrm{C}$ is a subset both in memory size and in function. The user must take care not to use features and instructions which are not available on the COP410C/411C (see table IV. below) when using the COP404C to emulate the COP410C/411C.


## TABLE IV. FEATURES AND INSTRUCTIONS NOT AVAILABLE ON COP410C/411C.

Timer ADT

Dual-clock CASC
Interrupt CAMT
Microbus CTMA
IT

| LDD | r, d |  |
| :--- | :--- | :--- |
| XAD | r, d | (except 3, 15) |
| XABR |  |  |
| SKT |  |  |
| ININ |  |  |
| INIL |  |  |
| OGI | y |  |

## Option Table

## COP404C MASK OPTIONS

The following COP444C options have been implemented in the COP404C:
Option value
Option $1=0$
Option $2=1,2$
Option $3=5$
Option $4=1$
Option $5-8=0$
Option $9=1$
Option $10=1$
Option $11=0$
Option $12-15=0$
Option $16=1$
Option $17=0$
Option $18=0$
Option $19=1$
Option $20=1$
Option $21-24=1$
Option $25-28=0$
Option $29=1$
Option $30=0,1$
Option $31=0$
Option $32=0,1$
Option $33=$ N/A

## Comment

Ground Pin - no option available
CKO is replaced by CKO and CKOH
CKI is external clock input divided by 4
RESET is $\mathrm{Hi}-\mathrm{Z}$ input
L outputs are standard TRI-STATE
IN1 is a $\mathrm{Hi}-\mathrm{Z}$ input
IN 2 is a $\mathrm{Hi}-\mathrm{Z}$ input
$V_{C C}$ pin - no option available
L outputs are standard TRI-STATE
SI is a $\mathrm{Hi}-\mathrm{Z}$ input
SO is a standard output
SK is a standard output
INO is a $\mathrm{Hi}-\mathrm{Z}$ input
IN3 is a Hi-Z input
G outputs are low-current
D outputs are standard
No internal initialization logic
DUAL-CLOCK is pin selectable
TIMER time-base counter
MICROBUS is pin selectable
48-pin package

## COP404LSN-5 ROMIess N-Channel Microcontrollers

## General Description

The COP404LSN-5 ROMless Microcontroller is a member of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. The COP404LSN-5 contains CPU, RAM, I/O and is identical to a COP444L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP404LSN-5 will perform exactly as the COP444L. This important benefit facilitates development and debug of a COP program prior to masking the final part. The COP404LSN-5 is also appropriate in low volume applications, or when the program might be changing. The COP404LSN-5 may be used to emulate the COP444L, COP445L, COP420L, and the COP421L.
Use COP404LSN-5 in volume applications. For extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, COP304L is avail able on a special order basis.

## Features

■ Exact circuit equivalent of COP444L

- Low cost
- Powerful instruction set
-128 x 4 RAM, addresses $2048 \times 8$ ROM
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $16 \mu$ s instruction time
- Single supply operation ( $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ )
- Low current drain ( 16 mA max)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out

■ Direct drive of LED digit and segment lines
$\square$ Software/hardware compatible with other members of COP400 family

## Block Diagram



FIGURE 1

Absolute Maximum Ratings<br>If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.<br>Voltage at Any Pin Relative to GND<br>-0.5 V to +10 V<br>$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$<br>$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$<br>Ambient Storage Temperature Lead Temperature (Soldering, 10 sec .)<br>0.75 W at $25^{\circ} \mathrm{C}$ 0.4 W at $70^{\circ} \mathrm{C}$

## Total Source Current <br> 120 mA 140 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{C C}$ ) |  | 4.5 | 5.5 | V |
| Power Supply Ripple (Notes 2, 3) | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 16 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) ) RESET Input Levels Logic High Logic Low IP0-IP7, SI Input Levels Logic High Logic High Logic Low All Other Inputs Logic High Logic Low``` | $V_{C C}=M a x$ <br> Schmitt Trigger Input $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> High Trip Level Options Selected | $\begin{gathered} 2.0 \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \\ \\ 2.4 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.8 <br> 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Capacitance (Note 3) |  |  | 7 | pF |
| ```Output Voltage Levels LSTTL Operation Logic High (VOH) Logic Low (VOL) IP0-IP7, P8, P9, SKIP/P10 Logic High Logic Low``` | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \text { (Note 1) } \\ & \mathrm{I}_{\mathrm{OH}}=-80 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=720 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $2.7$ $2.4$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Output Sink Current SO and SK Outputs (IOL) $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs CKO | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.4 \\ & 7.5 \\ & 0.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Source Current $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{G}_{0}-\mathrm{G}_{3}$ Outputs (IOH) SO and SK Outputs ( $\mathrm{l}_{\mathrm{OH}}$ ) $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -30 \\ & -1.2 \\ & -1.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & -250 \\ & -25 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> mA |

## DC Electrical Characteristics (Continued)

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Input Load Source Current (l\|L) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D, G Ports $\begin{aligned} & L_{7}-L_{4} \\ & L_{3}-L_{0} \end{aligned}$ <br> All Other Pins |  |  | $\begin{gathered} 140 \\ 120 \\ 4 \\ 4 \\ 1.8 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined $\begin{aligned} & L_{7}-L_{4} \\ & L_{3}-L_{0} \end{aligned}$ <br> Each L Pin <br> All Other Pins |  |  | $\begin{gathered} 120 \\ 60 \\ 60 \\ 30 \\ 1.5 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise speciifed

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 16 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency, f <br> Duty Cycle <br> Rise Time (Note 3) <br> Fall Time (Note 3) | $\begin{aligned} & (\div 32 \text { Mode) } \\ & f_{\mathrm{I}}=2.0 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 30 \end{aligned}$ | $\begin{gathered} 2 \\ 60 \\ 120 \\ 80 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| INPUTS: <br> SI, IP7-IPO <br> ${ }^{\text {tsetup }}$ <br> thold <br> $\mathrm{IN}_{3}-\mathrm{N}_{0}, \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0}$ <br> tseTup <br> thold |  | $\begin{aligned} & 2.0 \\ & 1.0 \\ & 8.0 \\ & 1.3 \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{s}$ |
| OUTPUT PROPAGATION DELAY ```SO, SK Outputs \(t_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd} 0}\) \(D_{3}-D_{0}, G_{3}-G_{0}, L_{7}-L_{0}\) \(t_{p d 1}, t_{p d 0}\) IP7-IP0, P8, P9, SKIP \(t_{\text {pd } 1}, t_{\text {pd }}\) P10 \(t_{p d 1}, t_{p d 0}\)``` | $\begin{aligned} & \text { Test Condition: } \\ & C_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & 7.2 \\ & 6.0 \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |

Note 1: COP404LSN-5 has Push-Pull drivers on these outputs.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 3: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.

## Connection Diagram



TL/DD/8817-2
Top View FIGURE 2

Order Number COP404LSN-5 See NS Package Number N40A

## Pin Descriptions

| Pin | $\quad$Description <br> $L_{7}-L_{0}$ |
| :--- | :--- |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 8 bidirecitonal I/O ports with TRI-STATE |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 beneral purpose outputs |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 general purpose outputs |
| SI | Serial input (or counter input |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general purpose out- |
|  | put) |
| AD/DATA | Address out/data in flag |
| CKI | System oscillator input |
| CKO | System oscillator output (COP404LSN-5) |
| RESET | System reset input |
| VCC | Power supply |
| GND | Ground |
| IP7-IPO | 8 bidirectional ROM address and data ports |
| P8, P9 | 2 ROM address outputs |
| SKIP/P10 | Instruction skip output and most significant |
|  | ROM address bit output |

## Functional Description

A block diagram of the COP404LSN-5 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 2048 byte external memory. As can be seen by an examination of the COP404LSN-5 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by an 11-bit PC register. Its binary value selects one of the 2048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11 -bit subroutine saves registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of 164 -bit digits. RAM addressing is implemented by a 7 -bit B register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( $M$ ) is usually loaded into or from, or exchanged with, the $A$ register (accumulator), it may also be loaded into or from the Q latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the $B$ register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit $C$ register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

Four general-purpose inputs, $\mathbb{N}_{3}-\mathbb{N}_{0}$, are provided.
The $D$ register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.
The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the $L$ I/O ports. Resetting $E N_{2}$ disables the $L$ drivers, placing the LI/O ports in a high-impedance input state.

## Functional Description (Continued)

4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ." The table below provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INTERRUPT

The following features are associated with the $\mathrm{IN}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC +1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC +1 $\rightarrow$ SA $\rightarrow$ SB $\rightarrow \mathrm{SC}$ ). Any previous contents of $S C$ are lost. The program counter is set to hex address OFF (the last word of page 3 ) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $\mathrm{EN}_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $I \mathrm{~N}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If the RC network is not used, the RESET pin should be left open. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/8817-4
RC $\geq 5 \times$ Power Supply Rise Time ( $\mathrm{R}>40 \mathrm{k}$ )
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## EXTERNAL MEMORY INTERFACE

The COP404LSN-5 is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE outputs
3. TTL-compatible inputs
4. access time $=5 \mu \mathrm{~s}$ max.

Typically these requirements are met using bipolar or MOS PROMs.
During operation, the address of the next instruction is sent out on P10, P9, P8, and IP7 through IP0 during the time that $\mathrm{AD} / \overline{\mathrm{DATA}}$ is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P9 and P8 are

| $\mathrm{EN}_{3}$ | $E N_{0}$ | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=C L O C K \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=C L O C K \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=0, S K=0 \\ & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

## Functional Description (Continued)

dedicated address outputs, and do not need to be latched. SKIP/P10 outputs address data when AD/ $\overline{\mathrm{DATA}}$ is low. When AD/ $\overline{D A T A}$ is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{\mathrm{DATA}}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input.

## OSCILLATOR

The basic clock oscillator configurations is shown in Figure 4.

Crystal Controlled Oscillator-CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32.


TL/DD/8817-5
FIGURE 4. Oscillator

## INPUT/OUTPUT CONFIGURATIONS

COP404LSN-5 outputs have the following configurations, illustrated in Figure 5:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)

b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
d. LED Direct Drive-an enhancement-mode device to ground and to $V_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs.)
COP404LSN-5 inputs have an on-chip depletion load device to $V_{\mathrm{Cc}}$.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and VOUT) curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.
An important point to remember is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic " 1 ".



TL/DD/8817-10
e. Input with Load
d. L Output (LED)

TL/DD/8817-9
( $\mathbf{4}$ is Depletion Device)
FIGURE 5. Output Configurations

## Typical Performance Characteristics













FIGURE 6. COP404LSN-5 I/O Characteristics

## COP404LSN-5 Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table Il provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP404LSN-5 instruction set.

TABLE I. COP404LSN-5 Instructlon Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 10-bit RAM Address Register |
| Br | Upper 3 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit latches associated with the IN ${ }_{3}$ or IN |
|  | inputs |
| IN | 4-bit Input Port |
| IP | 8-bit bidirectional ROM address and Data Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| P | 3-bit ROM Address Register Port |
| PC | 11-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 11-bit Subroutine Save Register A |
| SB | 11-bit Subroutine Save Register B |
| SC | 11-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :--- | :--- |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, $0-15$ binary (RAM Digit Select) |
| $r$ | 3-bit Operand Field, $0-7$ binary (RAM Register |
| Select) |  |

## OPERATIONAL SYMBOLS

$+\quad$ Plus

## - Minus

$\rightarrow \quad$ Replaces
$\longleftrightarrow$ Is exchanged with
$=\quad$ Is equal to
$\bar{A} \quad$ The one's complement of $A$
$\oplus$ Exclusive-OR
: $\quad$ Range of values

TABLE II. COP404LSN-5 Instruction Set

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+\operatorname{RAM}(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | $\underline{0011 / 0001]}$ | $A+\operatorname{RAM}(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | [0100\|1010| | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry ( $y \neq 0$ ) |
| CASC |  | 10 | 0001 0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow \mathrm{~A}$ | None | Clear A |
| COMP |  | 40 | $\underline{0100100001}$ | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of A to A |
| NOP |  | 44 | $\underline{010010100]}$ | None | None | No Operation |
| RC |  | 32 | [001110010] | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 0010/0010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | -0000\|0010 | $A \oplus \operatorname{RAM}(\mathrm{~B}) \rightarrow \mathrm{A}$ | None | Exclusive-OR RAM with A |

TABLE II. COP404LSN-5 Instruction Set (Continued)

| TABLE II. COP404LSN-5 Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ 6- | $\frac{0110\|0\| a_{10: 8} \mid}{\mathrm{a}_{7: 0}}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{\|1\|}{} a_{6: 0} \\ \text { (pages } 2,3 \text { only) } \\ \text { or } \\ \frac{11 \mid \quad a_{5: 0}}{\text { (all other pages) }} \end{gathered}$ | $\begin{aligned} & a \rightarrow P C_{6: 0} \\ & a \rightarrow P C_{5: 0} \end{aligned}$ | None | Jump within Page (Note 4) |
| JSRP | a | - | $101{ }^{10}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $6-$ | $\frac{0110\|1\| a_{10: 8} \mid}{a_{7: 0}}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | \|0100|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | -0100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0011 1100 | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{Q}_{7: 4} \\ & \mathrm{RAM}(\mathrm{~B}) \end{aligned} \mathrm{Q}_{3: 0}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & Q_{7: 4} \rightarrow R A M(B) \\ & Q_{3: 0} \rightarrow A \end{aligned}$ | None | Copy Q to RAM, A |
| LD | $r$ | -5 | $\frac{\|00\| r\|0101\|}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r,d | 23 | 0010 0011  <br> 0010 0 d <br> 0 r d | RAM $(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | \|1011 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10 ; 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} & 0 \rightarrow R A M(B)_{0} \\ & 0 \rightarrow R A M(B)_{1} \\ & 0 \rightarrow R A M(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | $0111{ }^{1} \mathrm{y}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\frac{00\|r\| 0110 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with r |
| XAD | r,d | 23 | 0010 0011 <br> $1\|r\| r\|c\|$  | $\mathrm{RAM}(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by $(r, d)$ |
| XDS | r | -7 | $\frac{00\|r\| 0111 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |



| Mnemonic | Operand | $\begin{gathered} \text { Hex } \\ \text { Code } \end{gathered}$ | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| OGI | y | $\begin{aligned} & 33 \\ & 5- \end{aligned}$ | $\begin{array}{\|l\|} \hline 0011\|0011\| \\ \hline 0101 \mid y \\ \hline \end{array}$ | $y \rightarrow G$ | None | Output to G Ports Immediate |
| OMG |  | $\begin{aligned} & 33 \\ & 3 A \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011\|0011\| \\ \hline 0011 \mid 1010 \\ \hline \end{array}$ | RAM(B) $\rightarrow$ G | None | Output RAM to G Ports |
| XAS |  | 4F | $0100 \mid 1111$ | A ${ }_{\text {SIO, }} \rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit A register.
Note 2: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: LBI is a single-byte instruction if $\mathrm{d}=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " d " data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000{ }_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds to the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selection Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP404LSN-5 programs.

## XAS INSTRUCTIONS

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4 -bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note: JID requires 2 instruction cycles to execute.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 7 ) and CKO into $A$. The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and $A 0$ respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $I N_{3}$ and $I N_{0}$ lines. INIL will input " 1 " into A2 on the COP404LSN-5. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-1 \mathrm{~N}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is use-
ful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.
Note: IL latches are not cleared on reset.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}, \mathrm{PC}_{9}$, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC).
Note: LQID takes two instruction cycle times to execute.


FIGURE 7. INIL Hardware Implementation

## Description of Selected Instructions (Continued)

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10 -bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP404LSN-5 to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz oscillator as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div 32$ ) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## INSTRUCTION SET NOTES

a. The first word of a COP404LSN-5 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11,15,19,23$ or 27 will access data in the next group of four pages.

## Typical Applications

## PROM-BASED SYSTEM

The COP404LSN-5 may be used to exactly emulate the COP444L. Figure 8 shows the interconnect to implement a COP444L hardware emulation. This connection uses a MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/ $\overline{D A T A}$ clocking output turns on, the EPROM drivers are disabled and IP7-IPO output addresses. The 8-bit latch (MM74LS373) latches the addresses to drive the memory. When AD/ $\overline{D A T A}$ turns off, the EPROM is enabled and the IP7-IP0 pins will input the memory data. P8, P9 and SKIP/ P10 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)
The other 28 pins of the COP404LSN-5 may be configured exactly the same as a COP444L. The COP404LSN-5 VCC can vary from 4.5 V to 5.5 V . However, 5 V is used for the memory.
For In-Circuit emulation, see also COP444LP.

## COP404LSN-5 Mask Options

The following COP444L options have been implemented on the COP404LSN-5.

| Option Value | Comment |
| :---: | :---: |
| Option $1=0$ | Ground, no option available |
| Option $2=0$ | CKO is clock generator output to crystal/resonator |
| Option $3=0$ | CKI is oscillator input (divide by 32) |
| Option $4=0$ | RESET pin has load device to $V_{C C}$ |
| Option $5=2$ | $L_{7}$ |
| Option $6=2$ | $L_{6}$ ( have LED direct-drive |
| Option $7=2$ | $L_{5}$ output |
| Option $8=2$ | $\mathrm{L}_{4}$ |
| Option $9=0$ | IN1 has load device to $\mathrm{V}_{\text {CC }}$ |
| Option $10=0$ | IN2 has load device to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $11=1$ | $\mathrm{V}_{\text {CC }} 4.5 \mathrm{~V}$ to 5.5 V operation |
| Option $12=2$ | $L_{3}$ |
| Option $13=2$ | $\left.\mathrm{L}_{2}\right\}$ have LED direct-drive |
| Option $14=2$ | $L_{1}{ }^{1}$ output |
| Option $15=2$ | $\mathrm{L}_{0}$ |
| Option $16=0$ | SI has load to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $17=2$ | SO has push-pull output |


| Option Value |  |
| ---: | :--- |
| Option $18=2$ |  |
| Option 19 | $=0$ |
| Option 20 | $=0$ |
| Option $21=0$ |  |
| Option $22=0$ |  |
| Option $23=0$ |  |
| Option $24=0$ |  |
| Option $25=0$ |  |
| Option $26=0$ |  |
| Option $27=0$ |  |
| Option $28=0$ |  |
| Option $29=1$ |  |
| Option $30=1$ |  |
| Option $31=1$ |  |
| Option $32=0$ |  |
| Option $33=0$ |  |
| Option $34=0$ |  |
| Option $35=$ N $/$ A |  |

Comment
SK has push-pull output
INO has load device to $V_{C C}$ IN3 has load device to $V_{C C}$ $G_{0}$
$\mathrm{G}_{1}$ have high current
$\mathrm{G}_{2}$ standard output
$\mathrm{G}_{3}$
$\mathrm{D}_{3}$
$\mathrm{D}_{2}$
$\mathrm{D}_{1}$
have high current standard output

L
IN $\}$ have higher voltage
G input levels
SI has standard input level RESET has Schmitt trigger input CKO has standard input levels 40-pin package


TL/DD/8817-13
FIGURE 8. COP404LSN-5 System Diagram

## COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers

## General Description

The COP420P, COP444CP, and COP444LP are piggyback versions of the COPSTM microcontroller families. These devices are identical to their respective device except the program ROM has been removed. The device package incorporates the circuitry and socket on top of package to accommodate the piggyback EPROM-MM2716, NMC27C16 or other appropriate EPROMs. With the addition of an EPROM, the device performs exactly as its masked equivalent.
The device is a complete microcontroller system with CPU, RAM, I/O and EPROM socket in a 28 -lead package. The completed package allows field test of the system in the final electrical and mechanical configuration. This important benefit facilitates development and debug of the COP400 program prior to masking of a production part.
These devices are also economical in low and medium volume applications or when the program may require changing.

Device
Selection
Low Power NMOS
High Speed NMOS
Low Power CMOS

| $\quad$Device <br> Emulated | Piggyback <br> Device |
| :--- | :--- |
| COP420L, COP444L | COP444LP |
| COP420 | COP420P |
| COP424C, COP444C | COP444CP |

## Features

COP444LP
m $16 \mu \mathrm{~s}$ instruction time

- Same Specification as COP404LSN-5

COP420P

- $4 \mu \mathrm{~s}$ instruction time
- Same Specification as COP402N


## COP444CP

- $4 \mu \mathrm{~s}$ instruction time
- Fully static (can turn off clock)
- Power-saving IDLE state and Halt mode
- Same Specification as COP404C

Voltage at Any Pin
Operating Temperature Range COP420P
Storage Temperature Range Lead Temperature (Soldering, 10 sec .)
Total Sink Current
Total Source Current
-0.3 V to +7 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$ 50 mA 70 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP420P DC Electrical Characteristics

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage Power Supply Ripple Supply Current | Peak to Peak (Note 3) All Outputs Open | 4.5 | $\begin{gathered} 5.5 \\ 0.4 \\ 81 \end{gathered}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input <br> Logic High <br> Logic High <br> Logic Low <br> Schmitt Trigger Input <br> RESET <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Input Load Source Current <br> Input Capacitance <br> Hi-Z Input Leakage | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V} \end{aligned}$ $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 \mathrm{~V} \pm 10 \% \\ & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ -100 \\ \\ -1 \end{gathered}$ | $\begin{gathered} 0.4 \\ \\ 0.6 \\ \\ \\ 0.8 \\ -800 \\ 7 \\ +1 \end{gathered}$ | V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> $\mu \mathrm{A}$ <br> pF <br> $\mu \mathrm{A}$ |
| Output Voltage Levels D, G, L, SK, SO Outputs <br> TTL Operation Logic High Logic Low IP0-IP7, P8, P9, SKIP, CKO, AD/ $\overline{\text { DATA }}$ <br> Logic High <br> Logic Low <br> CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \end{aligned}$ $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-75 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.0 \\ -0.3 \\ \\ 2.4 \\ -0.3 \\ \\ V_{C C}-1 \\ -0.3 \end{gathered}$ | 0.4 <br> 0.4 <br> 0.2 | $\begin{aligned} & V \\ & V \\ & v \\ & v \\ & v \\ & V \end{aligned}$ |
| Output Current Levels LED Direct Drive (Note 3) Logic High | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | 1.0 | 14 | mA |
| Allowable Sink Current <br> Per Pin (L, D, G) <br> Per Pin (All Others) <br> Per Port (L) <br> Per Port (D, G) <br> Allowable Source Current <br> Per Pin (L) <br> Per Pin (All Others) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \\ \\ -15 \\ -1.5 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

COP420P AC Electrical Characteristics
$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time Operating CKI Frequency CKI Duty Cycle (Note 1) Rise Time Fall Time | $\div 16$ Mode <br> Frequency $=4 \mathrm{MHz}$ <br> Frequency $=4 \mathrm{MHz}$ | $\begin{gathered} 4 \\ 1.6 \\ 40 \end{gathered}$ | $\begin{aligned} & 10 \\ & 4.0 \\ & 60 \\ & 60 \\ & 40 \end{aligned}$ | $\mu \mathrm{S}$ <br> MHz <br> \% <br> ns <br> ns |
| Inputs <br> SI <br> tsetup <br> thold <br> All Other Inputs ${ }^{\text {t }}$ SETUP thold |  | $\begin{gathered} 0.3 \\ 250 \\ \\ 1.7 \\ 300 \\ \hline \end{gathered}$ |  | $\mu \mathrm{s}$ ns <br> $\mu \mathrm{s}$ <br> ns |
| ```Output Propagation Delay SO and SK \(t_{\text {pd1 }}\) \(t_{\text {pdo }}\) CKO \(t_{\text {pd1 }}\) \(t_{\text {pd0 }}\) AD/DATA, SKIP \(t_{\text {pd1 }}\) \(t_{\text {pdo }}\) All Other Outputs \(t_{\mathrm{pd}}\) \(t_{\text {pd0 }}\)``` | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \\ & 0.25 \\ & 0.25 \\ & \\ & 0.6 \\ & 0.6 \\ & \\ & 1.4 \\ & 1.4 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ |

Note 1: Duty cycle $=\mathrm{t}_{\mathrm{W}_{1}} /\left(\mathrm{t}_{\mathrm{W}_{1}}+\mathrm{t}_{\mathrm{w}}\right)$.
Note 2: Voltage change must be less than 0.5 V in a 1 ms period.
Note 3: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.

COP444CP Absolute Maximum Ratings

Voltage at Any Pin
Total Allowable Source Current Total Allowable Sink Current Operating Temperature Range
Storage Temperature Range Lead Temperature (Soldering, 10 sec. )
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ 25 mA 25 mA $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP444CP DC Electrical Characteristics

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 3) <br> Supply Current (Note 1) | Peak to Peak $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=4 \mu \mathrm{~s}$ | 4.5 | $\begin{gathered} 5.5 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \hline \end{gathered}$ |
| Input Voltage Levels RESET, DO <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Pull-Up Current | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0$ | 30 | 330 | $\mu \mathrm{A}$ |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{\mathrm{CC}}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Sink (Note 6) <br> Source (Standard Option) <br> Source (Low Current Option) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 0.5 \\ & 30 \end{aligned}$ | 330 | mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin (Note 4) |  |  | 5 | mA |
| Allowable Loading on CKOH |  |  | 100 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE <br> Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |

## COP444CP AC Electrical Characteristics

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{C}}$ ) Operating CKI Frequency | $\begin{aligned} & V_{C c} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ D C \end{gathered}$ | $\begin{aligned} & \text { DC } \\ & 1.0 \end{aligned}$ | $\begin{gathered} \mu \mathrm{S} \\ \mathrm{MHz} \end{gathered}$ |
| Inputs <br> tsetup <br> tclock <br> Output Propagation Delay IP7-IP0, A10-A8, SKIP $\left.{ }^{\mathrm{t}} \mathrm{(pd1)}, \mathrm{~T}_{(\mathrm{pd}}\right)$ <br> AD/DATA $t_{(p d 1)}{ }^{t}(\mathrm{pd} 0)$ <br> All Other Outputs $t_{\text {(pd1) }}, t_{\text {(pd0) }}$ | $\begin{aligned} & \text { G Inputs }\} \\ & \text { SI Input }\} \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \text { IP Input \} } \\ & \text { All Others \}} \\ & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}>4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{t} \mathrm{C} / 4+0.7 \\ 0.3 \\ 1.0 \\ 1.7 \\ 0.25 \end{gathered}$ | $\begin{aligned} & 1.94 \\ & 375 \\ & 1.0 \end{aligned}$ |  |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI and all other pins pulled up to $V_{C C}$ with 20 k resistors.
Note 2: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 3: Voltage change must be less than 0.5 V in a 1 ms period.
Note 4: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ (i.e., 0.1 mA at $2.4 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and 0.5 mA at $4.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ ).

Voltage at Any Pin Relative to GND Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 sec .)
Power Dissipation
-0.5 V to +10 V $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$
0.75 W at $25^{\circ} \mathrm{C}$ 0.4 W at $70^{\circ} \mathrm{C}$

Total Source Current
120 mA Total Sink Current 140 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. $D C$ and $A C$ electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP444LP DC Electrical Characteristics

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) Power Supply Ripple Operating Supply Current | (Note 1) <br> Peak to Peak | 4.5 | $\begin{aligned} & 5.5 \\ & 0.5 \\ & 66 \end{aligned}$ | $\begin{gathered} \hline V \\ V \\ m A \\ \hline \end{gathered}$ |
| Input Voltage Levels CKI Input Levels Crystal Input Logic High $\left(V_{\text {IH }}\right)$ Logic High $\left(V_{I I}\right)$ Logic Low $\left(V_{I L}\right)$ RESET Input Levels Logic High Logic Low IP0-IP7, SI Input Levels Logic High Logic High Logic Low All Other Inputs Logic High Logic Low Input Capacitance | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V} \end{aligned}$ <br> Schmitt Trigger Input $\begin{aligned} & * V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> High Trip Level Options | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 \mathrm{VCC} \\ -0.3 \\ \\ 2.4 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.8 <br> 1.2 <br> 7 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{pF} \end{aligned}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{l}_{\mathrm{OH}}=25 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{LL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Output Current Levels Output Sink Current SO and SK Outputs (loL) L0-L7 Outputs G0-G3 and D0-D3 Outputs CKO | ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\begin{aligned} & 0.9 \\ & 0.4 \\ & 7.5 \\ & 0.2 \end{aligned}$ |  | mA <br> mA <br> mA <br> mA |
| Output Source Current D0-D3, G0-G3 Outputs (loh) SO and SK Outputs (loH) LO-L7 Outputs | ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | $\begin{gathered} -30 \\ 1.2 \\ -1.4 \end{gathered}$ | $\begin{aligned} & -250 \\ & -20 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> mA |
| Input Load Source Current ( $l_{\text {L }}$ ) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D, G Ports L7-L4 L3-LO All Other Pins |  |  | $\begin{gathered} 140 \\ 120 \\ 4 \\ 4 \\ 1.8 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined $\begin{aligned} & \text { L7-L4 } \\ & \text { L3-L0 } \end{aligned}$ <br> Each L Pin <br> All Other Pins |  |  | $\begin{gathered} 120 \\ 60 \\ 60 \\ 30 \\ 1.4 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |

## COP444LP AC Electrical Characteristics

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 16 | 40 | $\mu \mathrm{S}$ |
| CKI <br> Input Frequency $f_{1}$ <br> Duty Cycle <br> Rise Time <br> Fall Time | $\begin{aligned} & \div 32 \text { mode } \\ & f_{\mathrm{I}}=2.0 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.0 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| ```Inputs SI, IP7-IPO tseTUP tHOLD IN3-INO, G3-G0, L7-LO tsetup thold``` |  |  | $\begin{aligned} & 2.0 \\ & 1.0 \\ & 8.0 \\ & 1.3 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| Output Propagation Delay SO, SK Outputs $t_{\text {pd1 }}, t_{\text {pdo }}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF}, V_{\text {OUT }}=1.5 \mathrm{~V} \\ & R_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & R_{\mathrm{L}}=20 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 4.0 \\ 5.6 \\ 7.5 \\ 11.5 \\ 6.0 \end{gathered}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |

Note 1: $\mathrm{V}_{\mathrm{Cc}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.


FIGURE 1. COP420P Block Diagram


FIGURE 2. COP444CP Block Dlagram


FIGURE 3. COP444LP Block Dlagram

## Connection Diagrams




TL/DD/8705-5

TL/DD/8705-4
FIGURE 4. COP420P Connection Diagrams

| Pin | $\quad$Description <br> $L_{7}-L_{0}$ |
| :--- | :--- |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 Bidirectional I/O Ports with TRI-STATE |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 General Purpose Outputs |
| $\mathrm{N}_{3}-\mathrm{IN}_{0}$ | 4 General Purpose Inputs |
| SI | Serial Input (or Counter Input) |
| SO | Serial Output (or General Purpose Output) |
| SK | Logic-Controlled Clock (or General Purpose <br>  <br>  <br> Output) |



| Pin | $\quad$ Description |
| :--- | :--- |
| AD//DATA | Address Out/Data In Flag |
| CKI | System Oscillator Input |
| CKO | Clock Generator Output to Crystal/Resonator |
| $\overline{\text { RESET }}$ | System Reset Input |
| $V_{C C}$ | Power Supply |
| GND | Ground |
| $\mathrm{O}_{7}-\mathrm{O}_{0}$ | PROM Data Lines |
| $\mathrm{A}_{9}-\mathrm{A}_{0}$ | PROM Address Outputs |

24 Pin EPROM Socket

TL/DD/8705-6
FIGURE 5. COP444CP Connection Diagrams

| Pin | Description |
| :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 Bidirectional I/O Ports with TRI-STATE |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 Bidirectional Very High Current Standard Output |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 General Very High Current Standard Output |
| $\mathrm{IN}_{3}-\mathrm{IN} \mathrm{N}_{0}$ | 4 General Purpose Inputs |
| SI | Serial Input (or Counter Input) |
| SO | Serial Output (or General Purpose Output) |
| SK | Logic-Controlled Clock (or General Purpose Output) |


| Pin | $\quad$ Description |
| :--- | :--- |
| AD/ $\overline{\text { DATA }}$ | Address Out/Data In Flag |
| CKI | System Oscillator Input |
| CKO | Clock Generator Output to Crystal/Resonator |
| $\overline{\text { RESET }}$ | System Reset Input |
| $V_{C C}$ | Power Supply |
| GND | Ground |
| $\mathrm{O}_{7}-\mathrm{O}_{0}$ | PROM Data Lines |
| $\mathrm{A}_{10}-\mathrm{A}_{0}$ | PROM Address Outputs |

Connection Diagrams (Continued)


24-Pin EPROM Socket


TL/DD/8705-9

TL/DD/8705-8
FIGURE 6. COP444LP Connection Diagrams

| Pin | Description | Pin | Description |
| :--- | :--- | :--- | :--- |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 LED Direct Drive | AD/DATA | Address Out/Data In Flag |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 Bidirectional Low Current I/O Ports | CKI | System Oscillator Input |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 General Purpose Outputs | CKO | Clock Generator Output to Crystal/Resonator |
| $\mathrm{N}_{3}-\mathrm{IN}_{0}$ | 4 General Purpose Inputs | RESET | System Reset Input |
| SI | Serial Input (or Counter Input) | $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |
| SO | Serial Output (or General Purpose Output) | GND | Ground |
| SK | Logic-Controlled Clock (or General Purpose | $\mathrm{O}_{7}-\mathrm{O}_{0}$ | PROM Data Lines |
|  | Output) | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | PROM Address Outputs |

## COP420 (COP444LP) Mask Options

The following COP420 (COP444L) options have been implemented in the COP420P (COP444LP):

| Option Value | Comment |
| :---: | :---: |
| Option $1=0$ | GND pin-no option available |
| Option $2=0$ | CKO is clock generator output to crystal |
| Option $3=0$ | CKI is crystal input $\div 16(\div$ 32 COP444LP) |
| Option $4=0$ | RESET pin has load device to $V_{C C}$ |
| Option 5-8 $=2$ | L outputs have LED directdrive |
| Option $9=0$ | IN1 has load device to $\mathrm{V}_{\text {CC }}$ |
| Option $10=0$ | IN2 has load device to $\mathrm{V}_{\text {CC }}$ |
| Option $11=0$ (COP420P) | $V_{C C}$ pin-no option available |
| (Option 11 = 1 COP444LP) | $\mathrm{V}_{\mathrm{CC}}$ pin-4.5V-5.5V operation |
| Option 12-15 = 2 | L outputs have LED directdrive |
| Option $16=0$ | SI has load device to $V_{C C}$ |
| Option $17=2$ | SO has push-pull output |
| Option $18=2$ | SK has push-pull output |
| Option $19=0$ | INO has load device to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $20=0$ | IN3 has load device to $\mathrm{V}_{\text {CC }}$ |
| Option 21-24 $=0$ | G outputs are standard (COP420P). G outputs have very high current standard output (COP444LP) |
| Option 25-28 $=0$ | D outputs are standard (COP420P). D outputs have very high current standard output. (COP444LP) |
| Option $29=0$ (COP420P) | Normal operation |
| (Option 29 = 1 COP444LP) | $L$ has higher voltage input levels |
| Option $30=0$ (COP420P) | 28-pin package |
| (Option $30=1$ COP444LP) | IN has higher voltage input levels |
| Option $31=0$ (COP420P) | IN has standard input levels |
| (Option $31=1$ COP444LP) | G has higher voltage input levels |
| Option $32=0$ | G has standard input levels (COP420P). SI has standard input levels (COP444LP) |
| Option $33=0$ | $L$ has standard input levels (COP420P). RESET has Schmitt trigger input (COP444LP) |
| Option $34=0$ | No option |
| Option $35=0$ | SI has standard input levels (COP420P). 28-pin package (COP444LP) |

## COP444CP Mask Options

The following COP444C options have been implemented in the COP444CP:

## Option Value

Option $1=0$
Option $2=1$
Option $3=5 \quad$ CKI is external clock input $\div 4$
Option $4=1$
Option 5-8 = 0
Option $9=1$
Option $10=1$
Option $11=0$
Option 12-15 $=0 \quad$ L outputs are standard TRI-STATE
Option $16=1 \quad \mathrm{SI}$ is a $\mathrm{Hi}-\mathrm{Z}$ input
Option $17=0 \quad$ SO is a standard output
Option $18=0 \quad$ SK is a standard output
Option $19=1 \quad$ INO is a $\mathrm{Hi}-\mathrm{Z}$ input
Option $20=1 \quad$ IN3 is a $\mathrm{Hi}-\mathrm{Z}$ input
Option 21-24 = $\quad$ G outputs are low current
Option 25-28 = $0 \quad$ D outputs are standard
Option $29=1 \quad$ No internal initialization logic
Option $30=0 \quad$ Normal operation
Option $31=0 \quad$ Time-base counter
Option $32=0 \quad$ Normal
Option 33 $=0 \quad$ 28-pin package
Note: The COP404C die used for the COP444CP is configured to support 2 k ROM, $128 \times 4$ RAM, DO as a normal output, and CKO as the HALT restart.

Section 2 COP800 Family
Section 2 Contents
COP800 Family ..... 2-3
COP620C/COP622C/COP640C/COP642C/COP820C/COP822C/COP840C/COP842C/ COP920C/COP922C/COP940C/COP942C Single-Chip microCMOS Microcontrollers ..... 2-5
COP820CJ/COP822CJ/COP823CJ Single-Chip microCMOS Microcontrollers ..... 2-27
COP8640C/COP8642C/COP8620C/COP8622C/COP86L20C/COP86L22C/COP86L40C/ COP86L42C Single-Chip microCMOS Microcontrollers ..... 2-53
COP680C/COP681C/COP880C/COP881C/COP980C/COP981C Microcontrollers ..... 2-75
COP688CL/COP684CL/COP888CL/COP884CL/COP988CL/COP984CL Single-Chip microCMOS Microcontrollers ..... 2-98
COP888CF/COP884CF/COP988CF/COP984CF Single-Chip microCMOS Microcontrollers ..... 2-133
COP888CG/COP884CG Single-Chip microCMOS Microcontrollers ..... 2-167
COP688EG/COP684EG/COP888EG/COP884EG Single-Chip microCMOS Microcontrollers . ..... 2-203
COP688CS/COP684CS/COP888CS/COP884CS/COP988CS/COP984CS Single-Chip microCMOS Microcontrollers ..... 2-243
COP8780C/COP8781C/COP8782C Single-Chip EPROM/OTP Microcontrollers ..... 2-283
COP842CMH Microcontroller Emulator ..... 2-300
COP880CMH/COP881CMH Microcontroller Emulators ..... 2-307
COP8640CMH/COP8642CMH Microcontroller Emulators ..... 2-316
COP888CLMH Single-Chip microCMOS Microcontroller Emulator ..... 2-325
COP888CFMH Single-Chip microCMOS Microcontroller Emulator ..... 2-334
COP888CGMH/COP884CGMH/COP888EGMH Single-Chip microCMOS Microcontroller Emulators ..... 2-344
COP820CJMH/COP822CJMH Single-Chip microCMOS Microcontrollers ..... 2-354
COP888CSMH microCMOS Microcontroller Emulator ..... 2-363

National's COP800 family provides cost-effective solutions for feature-rich, 8 -bit microcontroller applications.

## Key Features

- High-performance 8-bit microcontroller
- Full 8-bit architecture and implementation
- $1 \mu \mathrm{~s}$ instruction-cycle time
- High code efficiency with single-byte, multiple-function instructions
- UART
- A/D converter
- WATCHDOGTM/clock monitor
- Brown Out Detect
- On-chip ROM from 1 kbyte
- On-chip RAM to 192 bytes
- EEPROM
- M²CMOSTM fabrication
- MICROWIRE/PLUSTM serial interface
- ROMless versions available
- Wide operating voltage range: +2.5 V to +6 V
- Military temp range available: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- MIL-STD-883C versions available
- 20- to 44-pin packages

The COP800 combines a powerful single-byte, multiplefunction instruction set with a memory-mapped core architecture similar to the HPCTM.
And like the HPC, the COP800 family supports a wide variety of ROM, RAM, I/O and peripheral functions.
The COP800 has an instruction-cycle time of only $1 \mu \mathrm{~s}$, and because over $70 \%$ of its instruction set is composed of sin-gle-cycle, single-byte instructions, the COP800 can deliver exceptional performance for an 8-bit engine.
And since it's fabricated in National's advanced M²CMOS process, the COP800 has low current drain, low heat dissipation, and a wide operating voltage range.

## Key Applications

- Automotive systems
- Process control
- Robotics
- Telecommunications
- AC-motor control
- DC-motor control
- Keyboard controllers
- Modems
- RS232C controllers

The COP800 family offers high performance in a low-cost, easy-to-design-in package.

COP888CF Block Diagram


COP800 Family

## COP800 Family of Microcontrollers

ャーて

| Commercial Temp Version $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Industrial Temp Version $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Military Temp Version $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Memory |  | Features |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ROM （Bytes） | RAM （Bytes） | 1／0 |  | Interrupt | Stack |  | Size （Pins） | Other |
|  |  |  |  |  | $1 / 0$ Pins | Serial I／O |  |  |  |  |  |
| $\begin{aligned} & \text { COP920C } \\ & \text { COP922C } \end{aligned}$ | $\begin{aligned} & \text { COP820C } \\ & \text { COP822C } \end{aligned}$ | $\begin{aligned} & \text { COP620C } \\ & \text { COP622C } \end{aligned}$ | $\begin{aligned} & 1.0 \mathrm{k} \\ & 1.0 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 64 \\ & 64 \end{aligned}$ | $\begin{aligned} & 24 \\ & 16 \end{aligned}$ | Yes <br> Yes | 3 Sources <br> 3 Sources | EEPROM EEPROM | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 28 \\ & 20 \end{aligned}$ |  |
|  | $\begin{aligned} & \text { COP820CJ } \\ & \text { COP822CJ } \\ & \text { COP823CJ } \end{aligned}$ |  | $\begin{aligned} & 1.0 \mathrm{k} \\ & 1.0 \mathrm{k} \\ & 1.0 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 64 \\ & 64 \\ & 64 \end{aligned}$ | $\begin{aligned} & 24 \\ & 16 \\ & 12 \end{aligned}$ | Yes <br> Yes <br> No | 3 Sources <br> 3 Sources <br> 3 Sources | In RAM <br> In RAM <br> In RAM | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 28 \\ & 20 \\ & 16 \end{aligned}$ | Brown Out， MIWU， \＆Comp |
|  | COP8640 <br> COP8642 <br> COP8620 <br> COP8622 |  | $\begin{aligned} & 2.0 \mathrm{k} \\ & 2.0 \mathrm{k} \\ & 1.0 \mathrm{k} \\ & 1.0 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 64 \\ & 64 \\ & 64 \\ & 64 \end{aligned}$ | $\begin{aligned} & 24 \\ & 16 \\ & 24 \\ & 16 \\ & \hline \end{aligned}$ | Yes <br> Yes <br> Yes <br> Yes | 3 Sources <br> 3 Sources <br> 3 Sources <br> 3 Sources | In RAM <br> In RAM <br> In RAM <br> In RAM | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 28 \\ & 20 \\ & 28 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 64 \times 8 \\ & \text { EEPROM } \\ & 64 \times 8 \\ & \text { EEPROM } \end{aligned}$ |
| $\begin{aligned} & \text { COP980C } \\ & \text { COP981C } \end{aligned}$ | COP880C <br> COP881C |  | $\begin{aligned} & 4 k \\ & 4 k \end{aligned}$ | $\begin{aligned} & 128 \\ & 128 \\ & \hline \end{aligned}$ | $\begin{aligned} & 36 \\ & 24 \\ & \hline \end{aligned}$ | Yes | 3 Sources | In RAM | 1 | $\begin{gathered} 40 / 44 \\ 28 \\ \hline \end{gathered}$ |  |
| $\begin{aligned} & \text { COP940C } \\ & \text { COP942C } \end{aligned}$ | COP840C <br> COP842C | COP640C <br> COP642C | $\begin{aligned} & 2.0 \mathrm{k} \\ & 2.0 \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{aligned} & 128 \\ & 128 \\ & \hline \end{aligned}$ | $\begin{aligned} & 24 \\ & 16 \end{aligned}$ | Yes <br> Yes | 3 Sources <br> 3 Sources | In RAM In RAM | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 28 \\ & 20 \\ & \hline \end{aligned}$ |  |
|  | COP8780C | ． | 4．0k | $\begin{gathered} 64 \text { or } \\ 128 \end{gathered}$ | 36 | Yes | 3 Sources | In RAM | 1 | 40／44 | OTP or UV Erasable |
|  | COP8781C <br> COP8782C |  | 4．0k | $\begin{gathered} 64 \text { or } \\ 128 \\ 64 \text { or } \\ 128 \\ \hline \end{gathered}$ | 24 16 | Yes Yes | 3 Sources 3 Sources | In RAM In RAM | 1 1 | 28 20 |  |
|  | COP884CF | COP684CF | 4．0k | 128 | 21 | Yes | 10 Sources | In RAM | 2 | 28 | $\begin{aligned} & 2 \text { PWM \& } \\ & \text { A/D } \end{aligned}$ |
|  | COP884CG | COP684CG | 4．0k | 192 | 23 | Yes | 14 Sources | In RAM | 3 | 28 | 3 PWM \＆ UART |
|  | COP884EG | COP684EG | 8．0k | 256 | 23 | Yes | 14 Sources | In RAM | 3 | 28 | 3 PWM \＆ UART |
|  | COP884CS | COP684CS | 4．0k | 192 | 23 | Yes | 10 Sources | In RAM | 1 |  | 3 PWM \＆ UART |
|  | COP884CL | COP684CL | 4．0k | 128 | 23 | Yes | 10 Sources | In RAM | 2 | 28 | 2 PWM |
|  | COP888CF | COP688CF | 4．0k | 128 | 33／37 | Yes | 10 Sources | In RAM | 2 | 40／44 | $\begin{aligned} & 2 \text { PWM \& } \\ & \text { A/D } \end{aligned}$ |
|  | COP888CG | COP688CG | 4．0k | 192 | 35／39 | Yes | 14 Sources | In RAM | 3 | 40／44 | 3 PWM \＆ UART |
|  | COP888EG | COP688EG | 8．0k | 256 | 35／39 | Yes | 14 Sources | In RAM | 3 | 40／44 | 3 PWM \＆ UART |
|  | COP888CS | COP688CS | 4．0k | 192 | 35／39 | Yes | 10 Sources | In RAM | 1 | 40／44 | 1 PWM \＆ UART |
|  | COP888CL | COP688CL | 4．0k | 128 | 33／39 | Yes | 10 Sources | In RAM | 2 | 40／44 | 2 PWM |

## COP620C/COP622C/COP640C/COP642C/ COP820C/COP822C/COP840C/COP842C/ COP920C/COP922C/COP940C/COP942C Single-Chip microCMOS Microcontrollers

## General Description

The COP820C and COP840C are members of the COPSTM microcontroller family. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16 -bit timer/counter with capture register and a multisourced interrupt. Each I/O pin has software selectable options to adapt the COP820C and COP840C to the specific application. The part operates over a voltage range of 2.5 to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate.

## Features

- Low Cost 8-bit microcontroller
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 10 MHz clock)

■ Low current drain ( 2.2 mA at $3 \mu \mathrm{~s}$ instruction rate) Low current static HALT mode (Typically $<1 \mu \mathrm{~A}$ )
■ Single supply operation: 2.5 to 6.0 V

- 1024 bytes ROM/64 Bytes RAM-COP820C

■ 2048 bytes ROM/128 Bytes RAM-COP840C
■ 16-bit read/write timer operates in a variety of modes

- Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- MICROWIRE/PLUS serial I/O
- 28 pin package (optionally 20 pin package)
- 24 input/output pins (28-pin package)

■ Software selectable I/O options (TRI-STATE®, pushpull, weak pull-up)

- Schmitt trigger inputs on Port G
- Temperature ranges: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Form Factor emulation devices
- Fully supported by National's development system


## Block Diagram



FIGURE 1

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
7V
$\begin{array}{lr}\text { Voltage at any Pin } & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \\ \text { Total Current into } \mathrm{V}_{\mathrm{CC}} \text { Pin (Source) } & 50 \mathrm{~mA}\end{array}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+\begin{array}{r}0.3 \mathrm{~V} \\ 50 \mathrm{~mA}\end{array}$

Total Current out of GND Pin (Sink)
60 mA Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics COP92XC, COP94XC; $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```Operating Voltage COP9XXC COP9XXCH Power Supply Ripple (Note 1)``` | Peak to Peak | $\begin{aligned} & 2.3 \\ & 4.0 \end{aligned}$ |  | $\begin{gathered} 4.0 \\ 6.0 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \text { CKI }=10 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \\ & \text { CKI }=1 \mathrm{MHz} \\ & \text { HALT Current } \\ & \text { (Note 3) } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{tc}=10 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <0.7 \\ & <0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 4.0 \\ & 2.0 \\ & 1.2 \\ & 8.0 \\ & 5.0 \end{aligned}$ | mA mA mA mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Input Levels RESET, CKI Logic High Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & -1 \\ & 40 \end{aligned}$ |  | $\begin{array}{r} +1 \\ 250 \end{array}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| G Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2 \\ \\ 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -1.0 \\ \hline \end{gathered}$ |  | $\begin{gathered} 110 \\ 33 \end{gathered}$ $+1.0$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source <br> Current Per Pin <br> D Outputs (Sink) <br> All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Note 4) Without Latchup (Room Temp) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

## COP920C/COP922C/COP940C/COP942C

## DC Electrical Characteristics (Continued)

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $\mathrm{V}_{\mathrm{CC}}$, L and G ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Except pin G7: + $100 \mathrm{~mA},-25 \mathrm{~mA}$ (COP920C only). Sampled and not $100 \%$ tested. Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

AC Electrical Characteristics $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext., Crystal/Resonator (Div-by 10) R/C Oscillator Mode (Div-by 10) | $\begin{aligned} & V_{C C} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} \mathrm{fr} & =\mathrm{Max} \\ \mathrm{fr} & =10 \mathrm{MHz} \text { Ext Clock } \\ \mathrm{fr} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup $t_{\text {HOLD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | ns <br> ns <br> ns <br> ns |
| Output Propagation Delay tpD1, tpDo SO, SK <br> All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled (not 100\% tested).

## COP820C/COP822C/COP840C/COP842C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
Voltage at any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source) 50 mA

Total Current out of GND Pin (Sink)
60 mA Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics COP82XC, COP $84 \times \mathrm{C}$ : $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 2.5 |  | $\begin{gathered} 6.0 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \text { CKI }=10 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \\ & \text { CKI }=1 \mathrm{MHz} \\ & \text { HALT Current (Note 3) } \end{aligned}$ | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & V_{C C}=6 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & V_{C C}=4.0 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & V_{C C}=4.0 \mathrm{~V}, \mathrm{tc}=10 \mu \mathrm{~s} \\ & V_{C C}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | <1 | $\begin{aligned} & 7.5 \\ & 4.0 \\ & 2.0 \\ & 1.2 \\ & 10 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Input Levels <br> RESET, CKI <br> Logic High Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & +2 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2 \\ \\ 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -2.0 \end{gathered}$ |  | $\begin{array}{r} 110 \\ 33 \\ \\ \\ +2.0 \\ \hline \end{array}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Note 4) Without Latchup (Room Temp) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Except pin G7: $+100 \mathrm{~mA},-25 \mathrm{~mA}$ (COP820C only). Sampled and not $100 \%$ tested. Pins G6 and $\overline{\mathrm{RESET}}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

## COP820C/COP822C/COP840C/COP842C

AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext. or Crystal/Resonator (Div-by 10) R/C Oscillator Mode (Div-by 10) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \\ & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} \mathrm{fr} & =\mathrm{Max} \\ \mathrm{fr} & =10 \mathrm{MHz} \text { Ext Clock } \\ \mathrm{fr} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup $t_{\text {HOLD }}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  |  |
| Output Propagation Delay tPD1, tPD0 SO, SK <br> All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRE Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output <br> Propagation Delay (tuPD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{S}$ |

Note 5: Parameter sampled (not 100\% tested).
Timing Diagram


## COP620C/COP622C/COP640C/COP642C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
6 V
Voltage at any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
40 mA
$\begin{array}{lr}\text { Total Current out of GND Pin (Sink) } & 48 \mathrm{~mA} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+140^{\circ} \mathrm{C}\end{array}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics COP62XC, COP64XC: $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ $\mathrm{CKI}=4 \mathrm{MHz}$ <br> HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $<10$ | $\begin{gathered} 7.5 \\ 4 \\ 30 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -5 \\ & 35 \end{aligned}$ |  | $\begin{array}{r} +5 \\ 300 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) Source (Push-Pull Mode) Sink (Push-Pull Mode) TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.35 \\ 9 \\ \\ 9 \\ 0.35 \\ 1.4 \\ -5.0 \end{gathered}$ |  | $\begin{array}{r} 120 \\ +5.0 \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{array}{r} 12 \\ 2.5 \\ \hline \end{array}$ | mA <br> mA |
| Maximum Input Current (Room Temp) Without Latchup (Note 5) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.5 |  |  | $V$ |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Except pin G7: + $100 \mathrm{~mA},-25 \mathrm{~mA}$ (COP620C only). Sampled and not $100 \%$ tested. Pins G 6 and $\overline{\text { RESET }}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

## COP620C/COP622C/COP640C/COP642C

AC Electrical Characteristics $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext. or Crystal/Resonant (Div-by 10) | $V_{C C} \geq 4.5 \mathrm{~V}$ | 1 |  | DC | $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 6) <br> Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | \% <br> ns <br> ns |
| $\begin{gathered} \text { Inputs } \\ \mathbf{t}_{\text {SETUP }} \\ \mathbf{t}_{\text {HOLD }} \\ \hline \end{gathered}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 220 \\ 66 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1 $^{\text {, }}$ tPDO SO, SK All Others | $\begin{aligned} & R_{L}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRE Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Valid Time (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled (not 100\% tested).

Typical Performance Characteristics $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$


Port L/G Weak Pull-Up Source Current


TL/DD/9103-22




Port D Sink Current


## Connection Diagrams

DUAL-IN-LINE PACKAGE


Top View
Order Number COP622C-XXX/N, COP642C-XXX/N, COP822C-XXX/N, COP842C-XXX/N, COP922C-XXX/N or COP942C-XXX/N See NS Package Number N20A


TL/DD/9103-18
Order Number COP820C-XXX/WM, COP840C-XXX/WM, COP920C-XXX/WM or COP940C-XXX/WM
See NS Package Number M28A

SURFACE MOUNT


TL/DD/9103-3
Top View
Order Number COP822C-XXX/WM, COP842C-XXX/WM, COP922C-XXX/WM or COP942C-XXX/WM See NS Package Number M20B


TL/DD/9103-8

Order Number COP620C-XXX/N, COP640C-XXX/N, COP820C-XXX/N, COP840C-XXX/D, COP920C-XXX/N or COP940C-XXX/N See NS Package Number N28B


FIGURE 3

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins. CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\text { RESET }}$ is the master reset input. See Reset description.
PORT $I$ is a four bit $\mathrm{Hi}-\mathrm{Z}$ input port.
PORT $L$ is an 8 -bit I/O port.
There are two registers associated with each LI/O port: a data register and a configuration register. Therefore, each $L$ 1/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins.
PORT $G$ is an 8 -bit port with $6 \mathrm{I} / \mathrm{O}$ pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs. The G7 pin functions as an input pin under normal operation and as the continue pin to exit the HALT mode. There are two registers with each I/O port: a data register and a configuration register. Therefore, each I/O bit can be individually configured under software control as shown below.

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins. Since G6 and G7 are input only pins, any attempt by the user to set them up as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the chip will be placed in the HALT mode by setting the G7 data bit.
Six bits of Port $G$ have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT $D$ is a four bit output port that is set high when $\overline{\text { RESET goes low. }}$

## Functional Description

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

## ALU AND CPU REGISTERS

The ALU can do an 8-bit addition, subtraction, logical or shift operation in one cycle time.
There are five CPU registers:
$A$ is the 8 -bit Accumulator register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is the 8 -bit address register, can be auto incremented or decremented.
$X$ is the 8 -bit alternate address register, can be incremented or decremented.
SP is the 8 -bit stack pointer, points to subroutine stack (in RAM).
$\mathrm{B}, \mathrm{X}$ and SP registers are mapped into the on chip RAM. The $B$ and $X$ registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns.

## PROGRAM MEMORY

Program memory for the COP820C consists of 1024 bytes of ROM ( 2048 bytes of ROM for the COP840C). These bytes may hold program instructions or constant data. The program memory is addressed by the 15 -bit program counter (PC). ROM can be indirectly read by the LAID instruction for table lookup.

## DATA MEMORY

The data memory address space includes on chip RAM, I/O and registers. Data memory is addressed directly by the instruction or indirectly by the B, X and SP registers.
The COP820C has 64 bytes of RAM and the COP840C has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" that can be loaded immediately, decremented or tested. Three specific registers: B, X and SP are mapped into this space, the other bytes are available for general usage.
The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except the A \& PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested.

## RESET

The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the ports $L$ and $G$ are placed in the TRI-STATE mode and the Port $D$ is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports L \& G are cleared.
The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

## Functional Description (Continued)



TL/DD/9103-9
RC $\geq 5 \times$ Power Supply Rise Time
FIGURE 4. Recommended Reset Circuit
OSCILLATOR CIRCUITS
Figure 5 shows the three clock oscillator configurations available for the COP820C and COP840C.

## A. CRYSTAL OSCILLATOR

The COP820C/COP840C can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.
Table I shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

## C. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/9103-10
FIGURE 5. Crystal and R-C Connection Diagrams OSCILLATOR MASK OPTIONS
The COP820C and COP840C can be driven by clock inputs between DC and 10 MHz .

TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F )}$ | CKI Freq <br> $\mathbf{( M H z )}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE II. RC Oscillator Configuration, $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \boldsymbol{\Omega})$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $V_{C C}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}, 50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$

## Functional Description (Continued)

The COP820C and COP840C microcontrollers have three mask options for configuring the clock input. The CKI and CKO pins are automatically configured upon selecting a particular option.

- Crystal (CKI/10) CKO for crystal configuration
- External (CKI/10) CKO available as G7 input
- R/C (CKI/10) CKO available as G7 input

G7 can be used either as a general purpose input or as a control input to continue from the HALT mode.

## CURRENT DRAIN

The total current drain of the chip depends on:

1) Oscillator operating mode-I1
2) Internal switching current-12
3) Internal leakage current-13
4) Output source current-14
5) DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND 15

Thus the total current drain, It is given as

$$
\mathrm{It}=11+12+13+14+15
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw the least current when in the normal mode. The high speed mode will draw additional current. The R/C mode will draw the most. Operating with a crystal network will draw more current than an external squarewave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
12=C \times V \times f
$$

Where
$C=$ equivalent capacitance of the chip.
$V=$ operating voltage
$f=$ CKI frequency

## HALT MODE

The COP820C and COP840C support a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the controller and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.
There are two ways to exit the HALT mode: via the RESET or by the CKO pin. A low on the RESET line reinitializes the microcontroller and starts executing from the address

0000 H . A low to high transition on the CKO pin causes the microcontroller to continue with no reinitialization from the address following the HALT instruction. This also resets the G7 data bit.

## INTERRUPTS

The COP820C and COP840C have a sophisticated interrupt structure to allow easy interface to the real word. There are three possible interrupt sources, as shown below.
A maskable interrupt on external GO input (positive or negative edge sensitive under software control)
A maskable interrupt on timer underflow or timer capture
A non-maskable software/error interrupt on opcode zero

## INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.
ENI and ENTI bits select external and timer interrupt respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.
IEDG selects the external interrupt edge ( $0=$ rising edge, $1=$ falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.
IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.
The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

## INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00 FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.
Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.


FIGURE 6. Interrupt Block Diagram

## DETECTION OF ILLEGAL CONDITIONS

The COP820C and COP840C incorporate a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and 'brown out' voltage drop situations. Specifically it detects cases of executing out of undefined ROM area and unbalanced stack situations.
Reading an undefined ROM location returns 00 (hexadecimal) as its contents. The opcode for a software interrupt is also ' 00 '. Thus a program accessing undefined ROM will cause a software interrupt.
Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the COP820C and COP840C grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.

## MICROWIRE/PLUSTM

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the COP820C and COP840C to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/ PLUS interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 7 shows the block diagram of the MICROWIRE/PLUS interface.
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS interface with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS interface with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, SO and S 1 , in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

| $\mathbf{S 1}$ | s0 | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 \mathrm{t}_{\mathrm{C}}$ |
| 0 | 1 | $4 \mathrm{c}_{\mathrm{C}}$ |
| 1 | x | $8 \mathrm{t}_{\mathrm{C}}$ |

where,
$t_{C}$ is the instruction cycle clock.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The COP820C and COP840C may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 8 shows how two COP820C microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP820C. The MICROWIRE/PLUS Master always initiates all data exchanges. (See Figure 8). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated. (See Figure 8.)

Functional Description (Continued)
TABLE IV

| G4 <br> Config. <br> Blt | G5 <br> Config. <br> Blt | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE Slave |

## TIMER/COUNTER

The COP820C and COP840C have a powerful 16 -bit timer with an associated 16-bit register enabling them to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table $V$ details various timer operating modes and their requisite control settings.


TL/DD/9103-12
FIGURE 7. MICROWIRE/PLUS Block Diagram

MODE 1. TIMER WITH AUTO-LOAD REGISTER
In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allow the generation of square-wave outputs or pulse width modulated outputs under software control. (See Figure 9)

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt. (See Figure 9)

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge. (See Figure 10.)


FIGURE 8. MICROWIRE/PLUS Application

Functional Description (Continued)
TABLE V. Timer Operating Modes

| CNTRL Bits <br> 765 | Operation Mode | T Interrupt | Timer Counts On |
| :---: | :---: | :---: | :---: |
| 000 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Pos. Edge |
| 001 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Neg. Edge |
| 010 | Not Allowed | Not Allowed | Not Allowed |
| 011 | Not Allowed | Not Allowed | Not Allowed |
| 100 | Timer W/Auto-Load Reg. | Timer Carry | $\mathrm{t}_{\mathrm{C}}$ |
| 101 | Timer W/Auto-Load Reg./Toggle TIO Out | Timer Carry | ${ }^{t} \mathrm{C}$ |
| 110 | Timer W/Capture Register | TIO Pos. Edge | ${ }^{t} \mathrm{C}$ |
| 111 | Timer W/Capture Register | TIO Neg. Edge | $t_{C}$ |



FIGURE 9. Timer/Counter Auto Reload Mode Block Diagram


FIGURE 10. Timer Capture Mode Block Diagram

## TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


FIGURE 11. Timer Application

## Control Registers

## CNTRL REGISTER (ADDRESS X'OOEE)

The Timer and MICROWIRE/PLUS control register contains the following bits:
S1 \& S0 Select the MICROWIRE/PLUS clock divide-by
IEDG External interrupt edge polarity select
( $0=$ rising edge, $1=$ falling edge)
MSEL Enable MICROWIRE/PLUS functions SO and SK
TRUN Start/Stop the Timer/Counter ( $1=$ run, $0=$ stop)
TC3 Timer input edge polarity select ( $0=$ rising edge, 1 = falling edge)
TC2 Selects the capture mode
TC1 Selects the timer mode

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | S1 | S0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

BIT 7
BIT 0

## PSW REGISTER (ADDRESS X'OOEF)

The PSW register contains the following select bits:
GIE Global interrupt enable
ENI External interrupt enable
BUSY MICROWIRE/PLUS busy shifting
IPND External interrupt pending
ENTI Timer interrupt enable
TPND Timer interrupt pending
C Carry Flag
HC Half carry Flag

| HC | C | TPND | ENTI | IPND | BUSY | ENI | GIE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Addressing Modes

## REGISTER INDIRECT

This is the "normal" mode of addressing for COP820C and COP840C. The operand is the memory addressed by the B register or X register.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## IMMEDIATE

The instruction contains an 8-bit immediate field as the operand.

## REGISTER INDIRECT

(AUTO INCREMENT AND DECREMENT)
This is a register indirect mode that automatically increments or decrements the B or X register after executing the instruction.

## RELATIVE

This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of from -31 to +32 to allow a one byte relative jump (JP + 1 is implemented by a NOP instruction). There are no 'pages' when using JP, all 15 bits of PC are used.

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address | Contents |
| :--- | :--- |
| COP820C |  |
| 00 to 2F | On Chip RAM Bytes |
| 30 to 7F | Unused RAM Address Space (Reads as all Ones) |
| COP840C |  |
| 00 to 6F | On Chip RAM Bytes |
| 70 to 7F | Unused RAM Address Space (Reads as all Ones) |
| COP820C |  |
| 80 to BF | Expansion CoP840C Space for on Chip EERAM |
| C0 to CF | Expansion Space for I/O and Registers |
| D0 to DF | On Chip I/O and Registers |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8-DB | Reserved for Port C |
| DC | Port D Data Register |
| DD-DF | Reserved for Port D |
| E0 to EF | On Chip Functions and Registers |
| E0-E7 | Reserved for Future Parts |
| E8 | Reserved |
| E9 | MICROWIRE/PLUS Shift Register |
| EA | Timer Lower Byte |
| EB | Timer Upper Byte |
| EC | Timer Autoload Register Lower Byte |
| ED | Timer Autoload Register Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FF | On Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.

## Instruction Set

## REGISTER AND SYMBOL DEFINITIONS

## Registers

A 8-bit Accumulator register
B 8-bit Address register
X 8-bit Address register
SP 8-bit Stack pointer register
PC 15-bit Program counter register
PU upper 7 bits of PC
PL lower 8 bits of PC
C 1-bit of PSW register for carry
HC Half Carry
GIE 1-bit of PSW register for global interrupt enable

## Symbols

| $[\mathrm{B}]$ | Memory indirectly addressed by B register |
| :--- | :--- |
| $[\mathrm{X}]$ | Memory indirectly addressed by X register |
| Mem | Direct address memory or $[\mathrm{B}]$ |
| Meml | Direct address memory or [B] or Immediate data |
| Imm | 8 -bit Immediate data |
| Reg | Register memory: addresses F0 to FF (Includes $\mathrm{B}, \mathrm{X}$ <br> and SP) |
| Bit | Bit number (0 to 7) |
| $\leftarrow$ | Loaded with |
| $\longleftrightarrow$ | Exchanged with |

[B] Memory indirectly addressed by B register
[X] Memory indirectly addressed by X register
Mem Direct address memory or [B]
Meml Direct address memory or [B] or Immediate data
Imm 8-bit Immediate data
Reg Register memory: addresses F0 to FF (Includes B, X and SP)
Bit Bit number (0 to 7)
Loaded with
$\longleftrightarrow$ Exchanged with

Instruction Set

| ADD <br> ADC <br> SUBC <br> AND <br> OR <br> XOR <br> IFEQ <br> IFGT <br> IFBNE <br> DRSZ <br> SBIT <br> RBIT <br> IFBIT | add <br> add with carry <br> subtract with carry <br> Logical AND <br> Logical OR <br> Logical Exclusive-OR <br> IF equal <br> IF greater than <br> IF $B$ not equal <br> Decrement Reg., skip if zero <br> Set bit <br> Reset bit <br> If bit | $A \leftarrow A+M e m l$ <br> $A \leftarrow A+$ Meml $+C, C \leftarrow$ Carry <br> $H C \leftarrow$ Half Carry <br> $A \leftarrow A+\overline{M e m l}+C, C \leftarrow$ Carry <br> $\mathrm{HC} \leftarrow$ Half Carry <br> $A \leftarrow A$ and Meml <br> $A \leftarrow A$ or Meml <br> $A \leftarrow A$ xor Meml <br> Compare A and Meml, Do next if $A=$ Meml <br> Compare A and Meml, Do next if A > Meml <br> Do next if lower 4 bits of $B \neq I \mathrm{~mm}$ <br> Reg $\leftarrow$ Reg -1 , skip if Reg goes to 0 <br> : 1 to bit, <br> Mem (bit $=0$ to 7 immediate) <br> 0 to bit, <br> Mem <br> If bit, <br> Mem is true, do next instr. |
| :---: | :---: | :---: |
| X <br> LDA <br> LD mem <br> LD Reg | Exchange A with memory Load A with memory Load Direct memory Immed. Load Register memory Immed. | $\mathrm{A} \longleftrightarrow$ Mem <br> $A \leftarrow$ Meml <br> Mem $\leftarrow$ Imm <br> Reg $\leftarrow \mathrm{Imm}$ |
| $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \text { LDA } \\ & \text { LDA } \\ & \text { LDM } \end{aligned}$ | Exchange A with memory [B] Exchange A with memory [ $X$ ] Load A with memory [B] Load A with memory $[\mathrm{X}]$ Load Memory Immediate | $A \leftrightarrows[B] \quad(B \leftarrow B \pm 1)$ $A \leftrightarrows[X] \quad(X \leftarrow X \pm 1)$ $A \leftarrow[B] \quad(B \leftarrow B \pm 1)$ $A \leftarrow[X] \quad(X \leftarrow X \pm 1)$ $[B] \leftarrow \operatorname{Imm}(B \leftarrow B \pm 1)$ |
| CLRA <br> INCA <br> DECA <br> LAID <br> DCORA <br> RRCA <br> SWAPA <br> SC <br> RC <br> IFC <br> IFNC | Clear A <br> Increment A <br> Decrement A <br> Load $A$ indirect from ROM <br> DECIMAL CORRECT A <br> ROTATE A RIGHT THRU C <br> Swap nibbles of $A$. <br> Set C <br> Reset C <br> If C <br> If not $C$ | $A \leftarrow 0$ <br> $A \leftarrow A+1$ <br> $A \leftarrow A-1$ <br> $A \leftarrow R O M(P U, A)$ <br> $A \leftarrow B C D$ correction (follows $A D C$, SUBC) $\mathrm{C} \rightarrow \mathrm{~A} 7 \rightarrow \ldots \rightarrow \mathrm{AD} \rightarrow \mathrm{C}$ <br> $A 7 \ldots A 4 \longleftrightarrow A 3 \ldots A O$ $C \leftarrow 1, H C \leftarrow 1$ $C \leftarrow 0, H C \leftarrow 0$ <br> If $C$ is true, do next instruction If C is not true, do next instruction |
| JMPL <br> JMP <br> JP <br> JSRL <br> JSR <br> JID <br> RET <br> RETSK <br> RETI <br> INTR <br> NOP | Jump absolute long Jump absolute Jump relative short Jump subroutine long Jump subroutine Jump indirect Return from subroutine Return and Skip Return from Interrupt Generate an interrupt No operation | $\mathrm{PC} \leftarrow \mathrm{ii}$ (ii $=15$ bits, 0 to 32 k ) <br> PC 11.0 $\leftarrow \mathrm{i}(\mathrm{i}=12$ bits $)$ <br> $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , not 1$)$ <br> [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ <br> $[S P] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 11 . .0 \leftarrow \mathbf{i}$ <br> $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ <br> $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ <br> $\mathrm{SP}+2, \mathrm{PL} \leftarrow$ [SP],PU $\leftarrow$ [SP-1],Skip next instruction <br> $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ <br> $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow$ OFF <br> $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |


|  |  |  |  |  |  |  |  | Bits |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | E | D | c | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| JP -15 | JP -31 | LD OFO, \#i | DRSZ 0FO | RRCA | RC | $\begin{gathered} \text { ADC A } \\ \# \mathbf{i} \end{gathered}$ | ADC A, [B] | $\begin{aligned} & \text { IFBIT } \\ & 0,[B] \end{aligned}$ | * | LDB, OF | IFBNE 0 | $\begin{gathered} \text { JSR } \\ 0000-00 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+17$ | INTR | 0 |
| JP -14 | JP -30 | LD OF1, \#i | DRSZ 0F1 | * | SC | SUBC A, \# | $\begin{aligned} & \text { SUBC } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & \text { 1,[B] } \end{aligned}$ | * | LD B, OE | IFBNE 1 | $\begin{gathered} \text { JSR } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0100-01 \mathrm{FF} \end{gathered}$ | JP + 18 | $J P+2$ | 1 |
| JP -13 | JP -29 | LD OF2,\#i | DRSZ 0F2 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}+]} \end{gathered}$ | $\begin{gathered} \mathrm{XA}, \\ {[B+]} \end{gathered}$ | $\underset{\# \mathbf{\#}}{\text { IFEQ } A,}$ | $\begin{aligned} & \text { IFEQ } \\ & \text { A,[B] } \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \end{aligned}$ | * | LD B, OD | IFBNE 2 | $\begin{gathered} \text { JSR } \\ 0200-02 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0200-02 F F \end{gathered}$ | $\mathrm{JP}+19$ | $J P+3$ | 2 |
| JP -12 | JP -28 | LD OF3, \#i | DRSZ OF3 | $\begin{aligned} & \mathrm{XA}, \\ & {[\mathrm{X}-]} \end{aligned}$ | $\begin{aligned} & \mathrm{XA}, \\ & {[\mathrm{~B}-]} \end{aligned}$ | $\underset{\# \mathbf{i}}{\text { IFGT }}$ | $\begin{aligned} & \text { IFGT } \\ & \text { A,[B] } \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 3,[B] \end{aligned}$ | * | LD B, OC | IFBNE 3 | $\begin{gathered} \text { JSR } \\ 0300-03 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0300-03 F F \end{gathered}$ | $\mathrm{JP}+20$ | $\mathrm{JP}+4$ | 3 |
| JP -11 | JP -27 | LD OF4, \#i | DRSZ 0F4 | * | LAID | $\begin{gathered} \text { ADD A, } \\ \# i \end{gathered}$ | $\begin{aligned} & \mathrm{ADD} \\ & \mathrm{~A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & \text { 4,[B] } \end{aligned}$ | CLRA | LD B, OB | IFBNE 4 | $\begin{gathered} \text { JSR } \\ 0400-04 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0400-04 F F \end{gathered}$ | $\mathrm{JP}+21$ | $\mathrm{JP}+5$ | 4 |
| JP -10 | JP -26 | LD 0F5,\#i | DRSZ 0F5 | * | JID | AND A, \#i | $\begin{gathered} \text { AND } \\ \text { A,[B] } \end{gathered}$ | $\begin{gathered} \text { IFBIT } \\ 5,[\mathrm{~B}] \end{gathered}$ | SWAPA | LD B, OA | IFBNE 5 | $\begin{gathered} \text { JSR } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+22$ | $\mathrm{JP}+6$ | 5 |
| JP-9 | JP -25 | LD 0F6,\#i | DRSZ 0F6 | $\begin{aligned} & \mathrm{XA}, \\ & {[\mathrm{X}]} \\ & \hline \end{aligned}$ | XA, <br> [B] | $\begin{gathered} \text { XOR } A, \\ \# i \end{gathered}$ | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 6,[B] \end{aligned}$ | DCORA | LD B, 9 | IFBNE 6 | $\begin{gathered} \text { JSR } \\ 0600-06 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0600-06 F F \end{gathered}$ | $\mathrm{JP}+23$ | $\mathrm{JP}+7$ | 6 |
| JP -8 | JP -24 | LD OF7, \#i | DRSZ 0F7 | * | * | $\begin{gathered} \text { OR A, } \\ \# \mathrm{i} \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{~A},[\mathrm{~B}] \end{gathered}$ | $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | * | LD B, 8 | IFBNE 7 | $\begin{gathered} \text { JSR } \\ 0700-07 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0700-07 F F \end{gathered}$ | $\mathrm{JP}+24$ | JP + 8 | 7 |
| JP-7 | JP -23 | LD 0F8,\#i | DRSZ 0F8 | NOP | * | LD A, \#i | IFC | $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LD B, 7 | IFBNE 8 | $\begin{gathered} \text { JSR } \\ 0800-08 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0800-08 F F \end{gathered}$ | $\mathrm{JP}+25$ | $\mathrm{JP}+9$ | 8 |
| JP -6 | JP-22 | LD 0F9, \#i | DRSZ 0F9 | * | * | * | IFNC | $\begin{aligned} & \text { SBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, 6 | IFBNE 9 | $\begin{gathered} \text { JSR } \\ 0900-09 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0900-09 F F \end{gathered}$ | $\mathrm{JP}+26$ | $\mathrm{JP}+10$ | 9 |
| JP-5 | JP -21 | LD OFA, \#i | DRSZ OFA | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}+\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & {[B+]} \end{aligned}$ | $\begin{gathered} L D \\ {[B+], \# i} \end{gathered}$ | INCA | $\begin{aligned} & \text { SBIT } \\ & 2,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 2,[B] } \end{aligned}$ | LD B, 5 | IFBNE OA | $\begin{gathered} \text { JSR } \\ \text { OAOO-OAFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OAOO-OAFF } \end{gathered}$ | $\mathrm{JP}+27$ | $\mathrm{JP}+11$ | A |
| JP -4 | JP -20 | LD OFB, \#i | DRSZ OFB | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}-\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & \text { [B-] } \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B-], \# i} \end{gathered}$ | DECA | $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[B] \end{aligned}$ | LD B, 4 | IFBNE OB | $\begin{gathered} \text { JSR } \\ \text { OBOO-OBFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OBOO-OBFF } \end{gathered}$ | $\mathrm{JP}+28$ | $\mathrm{JP}+12$ | B |
| JP -3 | JP -19 | LD OFC, \#i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | * | $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, 3 | IFBNE OC | $\begin{gathered} \text { JSR } \\ \text { OCOO-OCFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OCOO-OCFF } \end{gathered}$ | $\mathrm{JP}+29$ | $\mathrm{JP}+13$ | C |
| JP-2 | JP -18 | LD OFD,\#i | DRSZ OFD | DIR | JSRL | $\begin{gathered} \text { LD A, } \\ \text { Md } \end{gathered}$ | RETSK | $\begin{array}{\|l\|} \hline \text { SBIT } \\ \text { 5,[B] } \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, 2 | IFBNE OD | $\begin{gathered} \text { JSR } \\ \text { ODO0-ODFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { ODOO-ODFF } \end{gathered}$ | $\mathrm{JP}+30$ | $\mathrm{JP}+14$ | D |
| JP-1 | JP -17 | LD OFE, \#i | DRSZ OFE | $\begin{gathered} \text { LD } A, \\ {[X]} \end{gathered}$ | LD A, <br> [B] | $\begin{gathered} \text { LD } \\ {[B], \# i} \end{gathered}$ | RET | $\begin{aligned} & \text { SBIT } \\ & \text { 6, [B] } \end{aligned}$ | RBIT <br> 6, [B] | LD B, 1 | IFBNE OE | $\begin{gathered} \text { JSR } \\ \text { OEOO-0EFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OEOO-OEFF } \end{gathered}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| JP-0 | JP-16 | LD 0FF, \# 1 | DRSZ OFF | * | * | * | RETI | $\begin{aligned} & \hline \text { SBIT } \\ & 7,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, 0 | IFBNE OF | $\begin{gathered} \text { JSR } \\ \text { OFOO-OFFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OFOO-0FFF } \end{gathered}$ | $\mathrm{JP}+32$ | $\mathrm{JP}+16$ | F |

where,
$i$ is the immediate data
Md is a directly addressed memory location

* is an unused opcode (see following table)


## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

## BYTES and CYCLES per INSTRUCTION

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused <br> Opcode | Instruction | Unused <br> Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | C HC HC |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| 8 C | RET | B7 | XA, [X] |
| 99 | NOP | B9 | NOP |
| $9 F$ | LD [B], \#i | BF | LD A, [X] |
| A7 | XA, [B] |  |  |
| A8 | NOP |  |  |



- => Memory location addressed by B or X or directly.

Instructions Using A \& C
Transfer of Control Instructions

| CLRA | $1 / 1$ | JMPL | $3 / 4$ |
| :--- | :--- | :--- | :--- |
| INCA | $1 / 1$ | JMP | $2 / 3$ |
| DECA | $1 / 1$ | JP | $1 / 3$ |
| LAID | $1 / 3$ | JSRL | $3 / 5$ |
| DCORA | $1 / 1$ | JSR | $2 / 5$ |
| RRCA | $1 / 1$ | JID | $1 / 3$ |
| SWAPA | $1 / 1$ | RET | $1 / 5$ |
| SC | $1 / 1$ | RETSK | $1 / 5$ |
| RC | $1 / 1$ | RETI | $1 / 5$ |
| IFC | $1 / 1$ | INTR | $1 / 7$ |
| IFNC | $1 / 1$ | NOP | $1 / 1$ |

## Option List

The COP820C/COP840C mask programmable options are listed out below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to use a variety of oscillator configuration.

## OPTION 1: CKI INPUT

$=1$ Crystal (CKI/10) CKO for crystal configuration
$=2$ External (CKI/10) CKO available as G7 input
$=3$ R/C (CKI/10) CKO available as G7 input
OPTION 2: COP820C/COP840C BONDING
$=128$ pin package
$=2$ N.A.
$=320$ pin package
$=420$ SO package
$=528 \mathrm{SO}$ package
The following option information is to be sent to National along with the EPROM.

## Option Data

Option 1 Value__is: CKI Input
Option 2 Value__is: COP Bonding

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32 k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code
address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefineable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information:

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink Base Unit In-circuit Emulator <br> for all COP8 Devices, Symbolic <br> Debugger Software and RS-232 Serial <br> Interface Cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage Range | Emulates |
| :---: | :---: | :---: | :---: |
| MHW-880C20D5PC | 20 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP822C, 842C, 8782C |
| MHW-880C20DWPC | 20 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP822C, 842C, 8782C |
| MHW-880C28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP820C, 840C, 881C, 8781C |
| MHW-880C28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP820C, 840C, 881C, 8781C |

## Development Support (Continued)

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 Macro Cross <br> Assembler for IBM <br> PC-XT®, PC-AT® or <br> Compatible | $424410527-001$ |

## SIMULATOR

The COP8 Designer's is Tool Kit is available for evaluating National Semiconductor's COP8 microcontroller family. The kit contains programmer's manuals, device datasheets, pocket reference guide, assembler and simulator, which allows the user to write, test, debug and run code on an industry standard compatible PC. The simulator has a windowed user interface and can handle script files that simulate hard-
ware inputs, interrupts and automatic command processing. The capture file feature enables the user to record to a file current cycle count and output port changes which are caused by the program under test.

Simulator Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| COP8-TOOL-KIT | COP8 Designer's <br> Tool Kit Assembler <br> and Simulator | $420420270-001$ |

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit, and function emulators. Two types of single chip emulators are available: Multi-Chip Module (MCM) emulators, which combine the microcontroller-die and an EPROM-die in one package, and emulators where the microcontroller's standard ROM is replaced with an on-chip EPROM. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

Single Chip Emulator Selection Table

| Device Number | Clock Option | Package | Description | Emulates |
| :---: | :---: | :---: | :---: | :---: |
| COP881CMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \end{aligned}$ | 28 DIP | Multi-Chip Module (MCM), UV Erasable | COP840C, COP820C |
| COP881CMHEA-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \\ & \hline \end{aligned}$ | 28 LCC | MCM, (Same Footprint as 28 SO), UV Erasable | COP840C, COP820C |
| COP842CMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \end{aligned}$ | 20 DIP | MCM, UV Erasable | COP842C |
| COP822CMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \end{aligned}$ | 20 DIP | MCM, UV Erasable | COP822C |
| COP8781CN | Programmable | 28 DIP | One Time Programmable (OTP) | COP840C, COP820C |
| COP8781CJ | Programmable | 28 DIP | UV Erasable | COP840C, COP820C |
| COP8781CWM | Programmable | 28 SO | OTP | COP840C, COP820C |
| COP8781CMC | Programmable | 28 SO | UV Erasable | COP840C, COP820C |
| COP8782CN | Programmable | 20 DIP | OTP | COP842C, COP822C |
| COP8782CJ | Programmable | 20 DIP | UV Erasable | COP842C, COP822C |
| COP8782CWM | Programmable | 20 SO | OTP | COP842C, COP822C |
| COP8782CMC | Programmable | 20 SO | UV Erasable | COP842C, COP822C |

## Development Support (Continued)

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa.

Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 FAX: (206) 882-1043

Duplicator Board Ordering Information

| Part Number | Description | Devices Supported |
| :---: | :--- | :--- |
| COP8-PRGM-28D | Duplicator Board for 28 DIP and for <br> Use with Scrambler Boards | COP881CMHD |
| COP8-SCRM-DIP | Multi-Chip Module (MCM) <br> Scrambler Board for 20 DIP Socket | COP842CMHD, <br> COP822CMHD |
| COP8-SCRM-SBX | MCM Scrambler Board for 28 LCC Sockets | COP881CMHEA |
| COP8-PRGM-DIP | Duplicator Board with COP8-SCRM-DIP  <br>  Scrambler Board | COP881CMHD, 842CMHD, <br> 822CMHD |
| COP8-PRGM-87A | Duplicator Board with COP87XX | COP8781CN, 8781CJ, |
|  | Scrambler for 28 DIP and 28 SO | 8781CWM, 8781CMC |
| COP8-PRGM-87B | Duplicator Board with COP87XX | COP8782CN, 8782CJ, |
|  | Scrambler for 20 DIP and 20 SO | $8782 C W M, 8782 C M C$ |

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

```
ORDER P/N: MOLE-DIAL-A-HLP
Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software
```


## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.
Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Setup: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days

## COP820CJ／COP822CJ／COP823CJ Single－Chip microCMOS Microcontroller

## General Description

The COP820CJ is a member of the COPSTM 8 －bit Microcon－ troller family．It is a fully static Microcontroller，fabricated using double－metal silicon gate microCMOS technology． This low cost Microcontroller is a complete microcomputer containing all system timing，interrupt logic，ROM，RAM，and I／O necessary to implement dedicated control functions in a variety of applications．Features include an 8－bit memory mapped architecture，MICROWIRETM serial I／O，a 16 －bit timer／counter with capture register，a multi－sourced inter－ rupt，Comparator，WATCHDOGTM Timer，Modulator／Timer， Brown out protection and Multi－Input Wakeup．Each I／O pin has software selectable options to adapt the device to the specific application．The device operates over a voltage range of 2.5 V to 6.0 V ．High throughput is achieved with an efficient，regular instruction set operating at a $1 \mu \mathrm{~s}$ per in－ struction rate．

## Features

－Low cost 8－bit Microcontroller
－Fully static CMOS
－ $1 \mu$ s instruction time
－Low current drain
－Low current static HALT mode
■ Single supply operation： 2.5 V to 6.0 V
－ $1024 \times 8$ on－chip ROM
－ 64 bytes on－chip RAM
■ WATCHDOG Timer
－Comparator
－Modulator／Timer（High speed PWM Timer for IR Transmission）
m Multi－Input Wakeup（on the 8－bit Port L）
－Brown Out Protection
－ 4 high current I／O pins with 15 mA sink capability
－MICROWIRE／PLUSTM serial I／O
－16－bit read／write timer operates in a variety of modes
－Timer with 16－bit auto reload register
－16－bit external event counter
－Timer with 16－bit capture register（selectable edge）
－Multi－source interrupt
－External interrupt with selectable edge
－Timer interrupt or capture interrupt
－Software interrupt
－8－bit stack pointer（stack in RAM）
－Powerful instruction set，most instructions single byte
－BCD arithmetic instructions
－28－and 20－pin DIP／SO package or 16－pin SO package
－Software selectable I／O options（TRI－STATE ${ }^{\circledR}$ ，push－ pull，weak pull－up）
■ Schmitt trigger inputs on Port G and Port L
－Fully supported by National＇s development system
－Form Factor Emulator

## Block Diagram



FIGURE 1．COP820CJ Block Diagram

## COP820CJ／COP822CJ／COP823CJ

## Absolute Maximum Ratings

If Military／Aerospace specified devices are required， please contact the National Semiconductor Sales Office／Distributors for availability and specifications．
Supply Voltage（VCC）
7.0 V

Voltage at any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ pin（Source）
80 mA
DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple 1 （Note 1） | Brown Out Disabled Peak to Peak | 2.5 |  | $\begin{gathered} 6.0 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Supply Current（Note 2） $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ <br> HALT Current with Brown Out Disbled（Note 3） <br> HALT Current with Brown Out Enabled | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{tc}=10 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <1 \\ & <50 \end{aligned}$ | 8.0 <br> 6.0 <br> 2.5 <br> 1.5 <br> 10 <br> 100 | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Brown Out Trip Level （Brown Out Enabled） |  | 1.8 | 3.1 | 4.2 | V |
| INPUT LEVELS（ $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}$ ） <br> Reset，CKI： <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ $0.2 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi－Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | －2 |  | ＋2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| L－and G－Port Hysteresis（Note 5） |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | $\checkmark$ |
| Output Current Levels <br> D Outputs： <br> Source <br> Sink <br> L4－L7 Output Sink <br> All Others <br> Source（Weak Pull－up Mode） <br> Source（Push－pull Mode） <br> Sink（Push－pull Mode） <br> TRI－STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=2.5 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOL}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2 \\ 15 \\ \\ 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -2.0 \end{gathered}$ | $\cdots$ | 110 <br> 33 $+2.0$ | mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink／Source <br> Current Per Pin <br> D Outputs <br> L4－L7（Sink） <br> All Others |  |  |  | $\begin{gathered} 15 \\ 20 \\ 3 \end{gathered}$ | mA <br> mA <br> mA |

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Input Current <br> without Latchup (Note 4) | Room Temperature |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise and <br> Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $10 \mathrm{~V} / \mathrm{mS}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. HALT test conditions: L, and G0..G5 ports configured as outputs and set high. The D port set to zero. All inputs tied to $V_{\mathrm{CC}}$. The comparator and the Brown Out circuits are disabled.
Note 4: Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

## AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciifed

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Crystal/Resonator <br> R/C Oscillator | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \\ & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $V_{C C}$ Rise Time when Using Brown Out Frequency at Brown Out Reset CKI Frequency For Modular Output | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ to 6 V | 50 |  | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) <br> Fall Time (Note 5) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=10 \mathrm{MHz} \text { ext. Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { ext. Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \\ \hline \end{gathered}$ | \% ns ns |
| Inputs tsetup <br> $t_{\text {Hold }}$ | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | ns ns ns ns |
| Output Propagation Delay tpD1 $^{\text {, }}$ tPDO SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{CL}=100 \mathrm{pF} \\ & \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \text { tc } \\ & \text { tc } \\ & \text { tc } \\ & \text { tc } \end{aligned}$ |
| MICROWIRE Setup Time ( $\mathrm{t}_{\mu} \mathrm{Ws}$ ) <br> MICROWIRE Hold Time ( $t_{\mu} \mathrm{WH}$ ) <br> MICROWIRE Output <br> Propagation Delay ( $\mathbf{t}_{\mu \mathrm{PD}}$ ) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled but not $100 \%$ tested.

## Typical Performance Characteristics



Ports L/G Weak Pull-Up Source Current


Ports L4-L7 Sink Current


Halt-IDD vs Vcc (Brown Out Disabled)


Ports L/G Push-Pull Source Current


Halt-ldo vs Vcc (Brown Out Enabled)


Ports L/G Push-Pull Sink Current


Port D Sink Current



## AC Electrical Characteristics (Continued)



FIGURE 2. MICROWIRE/PLUS Timing

## COP820CJ Pinout



Top View
Order Number COPCJ820-XXX/N or COPCJ820-XXX/WM


FIGURE 3. COP820CJ Pinout

## COP820CJ Pin Assignment

| Port <br> Pin | Typ | ALT <br> Funct. | $\begin{aligned} & 16 \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & 20 \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & 28 \\ & \text { Pin } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L0 | 1/0 | MIWU/CMPOUT | 5 | 7 | 11 |
| L1 | I/O | MIWU/CMPIN- | 6 | 8 | 12 |
| L2 | 1/0 | MIWU/CMPIN+ | 7 | 9 | 13 |
| L3 | 1/0 | MIWU | 8 | 10 | 14 |
| L4 | 1/O | MIWU | 9 | 11 | 15 |
| L5 | 1/0 | MIWU | 10 | 12 | 16 |
| L6 | I/O | MIWU | 11 | 13 | 17 |
| L7 | I/O | MIWU/MODOUT | 12 | 14 | 18 |
| G0 | I/O | INTR |  | 17 | 25 |
| G1 | 1/0 |  |  | 18 | 26 |
| G2 | $1 / 0$ |  |  | 19 | 27 |
| G3 | 1/O | TIO | 15 | 20 | 28 |
| G4 | 1/O | SO |  | 1 | 1 |
| G5 | 1/0 | SK | 16 | 2 | 2 |
| G6 | 1 | SI | 1 | 3 | 3 |
| G7 | 1 | CKO | 2 | 4 | 4 |
| 10 | 1 |  |  |  | 7 |
| 11 | 1 |  |  |  | 8 |
| 12 | 1 |  |  |  | 9 |
| 13 | 1 |  |  |  | 10 |
| D0 | 0 |  |  |  | 19 |
| D1 | 0 |  |  |  | 20 |
| D2 | 0 |  |  |  | 21 |
| D3 | 0 |  |  |  | 22 |
| $V_{C C}$ |  |  | 4 | 6 | 6 |
| GND |  |  | 13 | 15 | 23 |
| CKI |  |  | 3 | 5 | 5 |
| RESET |  |  | 14 | 16 | 24 |

## Pin Description

$V_{\text {CC }}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\operatorname{RESET}}$ is the master reset input. See Reset description.
PORT $I$ is a 4 -bit $\mathrm{Hi}-\mathrm{Z}$ input port.
PORT L is an 8-bit I/O port.
There are two registers associated with the L port: a data register and a configuration register. Therefore, each L

I/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L. <br> Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input with Weak Pull-up |
| 1 | 0 | Push-pull Zero Output |
| 1 | 1 | Push-pull One Output |

Three data memory address locations are allocated for this port, one each for data register [00D0], configuration register [00D1] and the input pins [00D2].
Port $L$ has the following alternate features:
LO MIWU or CMPOUT
L1 MIWU or CMPIN-
L2 MIWU or CMPIN+
L3 MIWU
L4 MIWU (high sink current capability)
L5 MIWU (high sink current capability)
L6 MIWU (high sink current capability)
L7 MIWU or MODOUT (high sink current capability)
The selection of alternate Port $L$ functions is done through registers WKEN [00C9] to enable MIWU and CNTRL2 [ $O 0 C C$ ] to enable comparator and modulator.
All eight L-pins have Schmitt Triggers on their inputs.
PORT G is an 8-bit port with $6 \mathrm{I} / \mathrm{O}$ pins (G0-G5) and 2 input pins (G6, G7).
All eight G-pins have Schmitt Triggers on the inputs.
There are two registers associated with the $G$ port: a data register and a configuration register. Therefore each $G$ port bit can be individually configured under software control as shown below:

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input with Weak Pull-up |
| 1 | 0 | Push-pull Zero Output |
| 1 | 1 | Push-pull One Output |

Three data memory address locations are allocated for this port, one for data register [00D3], one for configuration register [00D5] and one for the input pins [00D6]. Since G6 and G7 are Hi-Z input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the device will be placed in the Halt mode by writing a " 1 " to the G7 data bit.
Six pins of Port G have alternate features:
Go INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input/general purpose input (if clock option is R/C or external clock)

## Pin Description（Continued）

Pins G1 and G2 currently do not have any alternate func－ tions．
The selection of alternate Port G functions are done through registers PSW［00EF］to enable external interrupt and CNTRL1［00EE］to select TIO and MICROWIRE operations．
PORT $D$ is a four bit output port that is preset when RESET goes low．One data memory address location is allocated for the data register［00DC］．
Note：Care must be exercised with the D2 pin operation．At RESET，the external loads on this pin must ensure that the output voltages stay above $0.8 \mathrm{~V}_{\mathrm{CC}}$ to prevent the chip from entering special modes．Also keep the external loading on D2 to less than 1000 pF ．

## Functional Description

The internal architecture is shown in the block diagram． Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device．

## ALU and CPU Registers

The ALU can do an 8－bit addition，subtraction，logical or shift operations in one cycle time．There are five CPU regis－ ters：
A is the 8 －bit Accumulator register
PC is the 15 －bit Program Counter register
PU is the upper 7 bits of the program counter（PC）
PL is the lower 8 bits of the program counter（PC）
$B$ is the 8 －bit address register and can be auto incre－ mented or decremented．
$\mathrm{X} \quad$ is the 8 －bit alternate address register and can be auto incremented or decremented．
SP is the 8－bit stack pointer which points to the subrou－ tine stack（in RAM）．
$B, X$ and $S P$ registers are mapped into the on chip RAM． The $B$ and $X$ registers are used to address the on chip RAM． The SP register is used to address the stack in RAM during subroutine calls and returns．The SP must be preset by soft－ ware upon initialization．

## Memory

The COP820CJ memory is separated into two memory spaces：program and data．

## PROGRAM MEMORY

Program memory consists of $1024 \times 8$ ROM．These bytes of ROM may be instructions or constant data．The memory is addressed by the 15 －bit program counter（PC）．ROM can be indirectly read by the LAID instruction for table lookup．

## DATA MEMORY

The data memory address space includes on chip RAM，I／O and registers．Data memory is addressed directly by the in－ struction or indirectly through B，X and SP registers．The device has 64 bytes of RAM．Sixteen bytes of RAM are mapped as＂registers＂，these can be loaded immediately， decremented and tested．Three specific registers：X，B，and SP are mapped into this space，the other registers are avail－ able for general usage．
Any bit of data memory can be directly set，reset or tested． All I／O and registers（except A and PC）are memory mapped；therefore，I／O bits and register bits can be directly and individually set，reset and tested，except the write once only bit（WDREN，WATCHDOG Reset Enable），and the un－ used and read only bits in CNTRL2 and WDREG registers．

## Reset

## EXTERNAL RESET

The RESET input pin when pulled low initializes the micro－ controller．The user must insure that the RESET pin is held low until $\mathrm{V}_{\mathrm{CC}}$ is within the specified voltage range and the clock is stabilized．An R／C circuit with a delay $5 x$ greater than the power supply rise time is recommended（Figure 4）． The device immediately goes into reset state when the RESET input goes low．When the RESET pin goes high the device comes out of reset state synchronously．The device will be running within two instruction cycles of the RESET pin going high．The following actions occur upon reset：

| Port L | TRI－STATE |
| :--- | :--- |
| Port G | TRI－STATE |
| Port D | HIGH |
| PC | CLEARED |
| RAM Contents | RANDOM with Power－On－ <br> Reset <br> UNAFFECTED with external <br> Reset（power already applied） |
| B，X，SP | Same as RAM |
| PSW，CNTRL1，CNTRL2 <br> and WDREG Reg． | CLEARED |\(\left|\begin{array}{l}Multi－Input Wakeup Reg． <br>

WKEDG，WKEN <br>
WKPND\end{array} \quad \begin{array}{l}CLEARED <br>

UNKNOWN\end{array}\right|\)| Data and Configuration <br> Registers for L \＆G | CLEARED |
| :--- | :--- |
| WATCHDOG Timer | Prescaler／Counter each <br> loaded with FF |

The device comes out of the HALT mode when the RESET pin is pulled low．In this case，the user has to ensure that the RESET signal is low long enough to allow the oscillator to restart．An internal $256 \mathrm{t}_{\mathrm{c}}$ delay is normally used in conjunc－ tion with the two pin crystal oscillator．When the device comes out of the HALT mode through Multi－Input Wakeup， this delay allows the oscillator to stabilize．
The following additional actions occur after the device comes out of the HALT mode through the RESET pin．
If a two pin crystal／resonator oscillator is being used：

| RAM Contents | UNCHANGED |
| :--- | :--- |
| Timer T1 and A Contents | UNKNOWN |
| WATCHDOG Timer Prescaler／Counter | ALTERED |

If the external or RC Clock option is being used：

| RAM Contents | UNCHANGED |
| :--- | :--- |
| Timer T1 and A Contents | UNCHANGED |
| WATCHDOG Timer Prescaler／Counter | ALTERED |

The external RESET takes priority over the Brown Out Re－ set．

## Functional Description (Continued)

Note: If the RESET pin is pulled low while Brown Out occurs (Brown Out circuit has detected Brown Out condition), the external reset will not occur until the Brown Out condition is removed. External reset has priority only if $\mathrm{V}_{\mathrm{CC}}$ is greater than the Brown Out voltage.


RC $>5 \times$ Power Supply Rise Time
TL/DD/11208-6
FIGURE 4. Recommended Reset Circult

## WATCHDOG RESET

With WATCHDOG enabled, the WATCHDOG logic resets the device if the user program does not service the WATCHDOG timer within the selected service window. The WATCHDOG reset does not disable the WATCHDOG. Upon WATCHDOG reset, the WATCHDOG Prescaler/ Counter are each initialized with FF Hex.
The following actions occur upon WATCHDOG reset that are different from external reset.
$\begin{array}{lll}\text { WDREN } & \text { WATCHDOG Reset Enable bit } & \text { UNCHANGED } \\ \text { WDUDF } & \text { WATCHDOG Underflow bit } & \text { UNCHANGED }\end{array}$
Additional initialization actions that occur as a result of WATCHDOG reset are as follows:

| Port L | TRI-STATE |
| :--- | :--- |
| Port G | TRI-STATE |
| Port D | HIGH |
| PC | CLEARED |
| Ram Contents | UNCHANGED |
| B, X, SP | UNCHANGED |
| PSW, CNTRL1 and CNTRL2 (except <br> WDUDF Bit) Registers | CLEARED |
| Multi-Input Wakeup Registers <br> WKEDG, WKEN <br> WKPND | CLEARED <br> UNKNOWN |
| Data and Configuration <br> Registers for L \& G | CLEARED |
| WATCHDOG Timer | Prescalar/Counter <br> each loaded with FF |

## BROWN OUT RESET

The on-board Brown Out protection circuit resets the device when the operating voltage $\left(\mathrm{V}_{\mathrm{C}}\right)$ is lower than the Brown Out voltage. The device is held in reset when $\mathrm{V}_{\mathrm{CC}}$ stays below the Brown Out Voltage. The device will remain in RESET as long as $V_{C C}$ is below the Brown Out Voltage. The Device will resume execution if $\mathrm{V}_{\mathrm{CC}}$ rises above the Brown Out Voltage. If a two pin crystal/resonator clock option is selected, the Brown Out reset will trigger a 256 tc delay. This delay allows the oscillator to stabilize before the device exits the reset state. The delay is not used if the clock option is either R/C or external clock. The contents of data registers and RAM are unknown following a Brown Out reset. The external reset takes priority over Brown Out Reset and will deactivate the 256 to cycles delay if in progress. The Brown Out reset takes priority over the WATCHDOG reset.

The following actions occur as a result of Brown Out reset:

| Port L | TRI-STATE |
| :--- | :--- |
| Port G | TRI-STATE |
| Port D | HIGH |
| PC | CLEARED |
| RAM Contents | RANDOM |
| B, X, SP | UNKNOWN |
| PSW, CNTRL1, CNTRL2 <br> and WDREG Registers | CLEARED |
| Multi-Input Wakeup Registers <br> WKEDG, WKEN <br> WKPND | CLEARED <br> UNKNOWN |
| Data and Configuration <br> Registers for L \& G | CLEARED |
| WATCHDOG Timer | Prescalar/Counter each <br> loaded with FF |
| Timer T1 and Accumulator | Unknown data after <br> coming out of the HALT <br> (through Brown Out |
| Reset) with any Clock |  |
| option |  |, 

Note: The development system will detect the BROWN OUT RESET externally and will force the RESET pin low. The Development System does not emulate the 256tc delay.

## Brown Out Protection

An on-board protection circuit monitors the operating voltage ( $V_{C C}$ ) and compares it with the minimum operating voltage specified. The Brown Out circuit is designed to reset the device if the operating voltage is below the Brown Out voltage (between 1.8 V to 4.2 V at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ). The Minimum operating voltage for the device is 2.5 V with Brown Out disabled, but with BROWN OUT enabled the device is guaranteed to operate properly down to minimum Brown Out voltage ( Max frequency 4 MHz ), For temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ the Brown Out voltage is expected to be between 1.9 V to 3.9 V . The circuit can be enabled or disabled by Brown Out mask option. If the device is intended to operate at lower VCC (lower than Brown Out voltage VBO max), the Brown Out circuit should be disabled by the mask option.
The Brown Out circuit may be used as a power-up reset provided the power supply rise time is slower than $50 \mu \mathrm{~s}$ ( OV to 6.0 V ).
Note: Brown Out Circuit is active in HALT mode (with the Brown Out mask option selected).

## Mask Options

The COP820CJ has the following mask options associated with it:
G7 can be used either as a general purpose input or a control input to continue from the HALT mode.
The CKI and the CKO pins are automatically configured by selecting one of the three options.
The device can be driven by a clock input which can be between DC and 10 MHz .

Functional Description (Continued)

| \# | Optlon | Value | Description | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CKI Input | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Crystal Oscillator External Oscillator R/C Oscillator | (Divide by 10 ) <br> (Divide by 10) CKO available as G7 input <br> (Divide by 10) CKO available as G7 Input |
| 2 | "Brown Out" | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Enable "Brown Out" <br> Protection <br> Disable "Brown Out" <br> Protection | (increased HALT current) |
| 3 | COP 820CJ <br> Bonding | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | 28-pin DIP <br> 20-pin DIP/SO <br> 16-pin SO Package <br> 28-pin SO Package |  |

## Oscillator Circuits

## EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal provided it meets the specified duty cycle, rise and fall times, and input levels. CKO is available as a general purpose input G7 and/or Halt control.

## CRYSTAL OSCILLATOR

By selecting CKO as a clock output, CKI and CKO can be connected to create a crystal controlled oscillator. Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator, CKI can make a R/C oscillator. CKO is available as a general purpose input and/or HALT control. Table II shows variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


TL/DD/11208-7
FIGURE 5. Clock Oscillator Configurations

## Functional Description (Continued)

Current Drain
The total current drain of the chip depends on:

1. Oscillator operating mode - It
2. Internal switching current - 12
3. Internal leakage current - 13
4. Output source current - 14
5. DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND - 15
6. DC current caused by the comparator (if comparator is enabled) - 16
7. DC current caused by the Brown Out - I7

Thus the total current drain is given as

$$
\mathrm{It}=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum. Operating with a crystal network will draw more current than an external square-wave. The R/C-mode will draw the most. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.
The following formula may be used to compute total current drain when operating the controller in different modes.

$$
\mathrm{I} 2=\mathrm{C} \times \mathrm{V} \times f
$$

where: $C=$ equivalent capacitance of the chip
$\mathrm{V}=$ operating voltage
$\mathrm{f}=\mathrm{CKI}$ frequency
Halt Mode
The COP820CJ is a fully static device. The device enters the HALT mode by writing a one to the G7 bit of the G data register. Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. In this mode the chip will only draw leakage current (output current and DC current due to the Brown Out circuit if Brown Out is enabled).
The device supports four different methods of exiting the HALT mode. The first method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO is a dedicated output). It may be used either with an RC clock configuration or an external clock configuration. The second method of exiting the HALT mode is with the multi-Input Wakeup feature on the $L$ port. The third method of exiting the HALT mode is by pulling the RESET input low. The fourth method is with the operating voltage going below Brown Out voltage (if Brown Out is enabled by mask option).

If the two pin crystal/resonator oscillator is being used and Multi-Input Wakeup or Brown Out causes the device to exit the HALT mode, the WAKEUP signal does not allow the chip to start running immediately since crystal oscillators have a delayed start up time to reach full amplitude and freuqency stability. The WATCHDOG timer (consisting of an 8 -bit prescaler followed by an 8 -bit counter) is used to generate a fixed delay of 256 tc to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid WAKEUP signal only the oscillator circuitry is enabled. The WATCHDOG Counter and Prescaler are each loaded with a value of FF Hex. The WATCHDOG prescaler is clocked with the tc instruction cycle. (The tc clock is derived by dividing the oscillator clock down by a factor of 10). The Schmitt trigger following the CKI inverter on the chip ensures that the WATCHDOG timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specs. This Schmitt trigger is not part of the oscillator closed loop. The start-up timeout from the WATCHDOG timer enables the clock signals to be routed to the rest of the chip. The delay is not activated when the device comes out of HALT mode through RESET pin. Also, if the clock option is either RC or External clock, the delay is not used, but the WATCHDOG Prescaler/-Counter contents are changed. The Development System will not emulate the 256tc delay.
The RESET pin or Brown Out will cause the device to reset and start executing from address X'0000. A low to high transition on the G7 pin (if single pin oscillator is used) or MultiInput Wakeup will cause the device to start executing from the address following the HALT instruction.
When RESET pin is used to exit the device from the HALT mode and the two pin crystal/resonator (CKI/CKO) clock option is selected, the contents of the Accumulator and the Timer T1 are undetermined following the reset. All other information except the WATCHDOG Prescaler/Counter contents is retained until continuing. If the device comes out of the HALT mode through Brown Out reset, the contents of data registers and RAM are unknown following the reset. All information except the WATCHDOG Prescaler/Counter contents is retained if the device exits the HALT mode through G7 pin or Multi-Input Wakeup.
G7 is the HALT-restart pin, but it can still be used as an input. If the device is not halted, G7 can be used as a general purpose input.
If the Brown Out Enable mask option is selected, the Brown Out circuit remains active during the HALT mode causing additional current to be drawn.
Note: To allow clock resynchronization, it is necessary to program two NOP's immediately after the device comes out of the HALT mode. The user must program two NOP's following the "enter HALT mode" (set G7 data bit) instruction.

## Functional Description (Continued)

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/PLUS interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 6 shows the block diagram of the MICROWIRE/PLUS interface.


TL/DD/11208-8

## FIGURE 6. MICROWIRE/PLUS Block Diagram

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS interface with the internal clock source is called the Master mode of operation. Operating the MICROWIRE/ PLUS interface with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, S 0 and S 1 , in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

| S1 | S0 | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 t_{\mathrm{c}}$ |
| 0 | 1 | $4 t_{\mathrm{c}}$ |
| 1 | $x$ | $8 t_{\mathrm{c}}$ |

where,
$t_{c}$ is the instruction cycle time.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 7 shows how two device microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the device. The MICROWIRE/PLUS Master always initiates all data exchanges (Figure 7). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions on the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions on the G Port. The SK pin must be selected as an input and the SO pin selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.

## Functional Description (Continued)

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

TABLEIV

| G4 <br> Config. <br> Bit | G5 <br> Config. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE Slave |

## TIMER/COUNTER

The device has a powerful 16 -bit timer with an associated 16 -bit register enabling it to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table $V$ details various timer operating modes and their requisite control settings.

## MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the regis-
ter R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allows the generation of square-wave outputs or pulse width modulated outputs under software control (Figure 8).

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16 -bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt (Figure 9).


TL/DD/11208-24
FIGURE 8. Timer/Counter Auto Reload Mode Block Diagram

TABLE V. Timer Operating Modes

| CNTRL <br> Bits <br> $\mathbf{7 6 5}$ | Operation Mode | Timer <br> Counts <br> On |  |
| :---: | :--- | :--- | :--- |
| 000 | External Counter w/Auto-Load Reg. | TInterrupt |  |
| 001 | External Counter w/Auto-Load Reg. | Timer Underflow | TiO Pos. Edge |
| 010 | Not Allowed | Not Allowed | TIO Neg. Edge |
| 011 | Not Aliowed | Not Allowed | Not Allowed |
| 100 | Timerw/Auto-Load Reg. | Not Allowed |  |
| $\mathbf{1 0 1}$ | Timerw/Auto-Load Reg./Toggle TIO Out | Timer Underflow | $t_{c}$ |
| $\mathbf{1 1 0}$ | Timerw/Capture Register | TIO Pos. Edge | $t_{t_{c}}$ |
| 111 | Timerw/Capture Register | TIO Neg. Edge | $t_{c}$ |



FIGURE 9. Timer in External Event Counter Mode

## Functional Description (Continued)

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge (Figure 10).


## FIGURE 10. Timer Capture Mode Block Diagram

## TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


TL/DD/11208-26

## WATCHDOG

The COP820CJ has an on-board 8-bit WATCHDOG timer. The timer contains an 8 -bit READ/WRITE down counter clocked by an 8 -bit prescaler. Under software control the timer can be dedicated for the WATCHDOG or used as a general purpose counter. Figure 12 shows the WATCHDOG timer block diagram.

## MODE 1: WATCHDOG TIMER

The WATCHDOG is designed to detect user programs getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The WATCHDOG can be enabled or disabled (only once) after the device is reset as a result of brown out reset or external reset. On power-up the WATCHDOG is disabled. The WATCHDOG is enabled by writing a " 1 " to WDREN bit (resides in WDREG register). Once enabled, the user program should write periodically into the 8 -bit counter before the counter underflows. The 8 -bit counter (WDCNT) is memory mapped at address OCE Hex. The counter is loaded with $n-1$ to get $n$ counts. The counter underflow resets the device, but does not disable the WATCHDOG. Loading the 8 -bit counter initializes the prescaler with FF Hex and starts the prescaler/counter. Prescaler and counter are stopped upon counter underflow. Prescaler and counter are each loaded with FF Hex when the device goes into the HALT mode. The prescaler is used for crystal/resonator start-up when the device exits the HALT mode through Multi-Input Wakeup. In this case, the prescaler/counter contents are changed.

## MODE 2: TIMER

In this mode, the prescaler/counter is used as a timer by keeping the WDREN (WATCHDOG reset enable) bit at 0. The counter underflow sets the WDUDF (underflow) bit and the underflow does not reset the device. Loading the 8-bit counter (load n -1 for n counts) sets the WDTEN bit (WATCHDOG Timer Enable) to " 1 ", loads the prescaler with FF, and starts the timer. The counter underflow stops the timer. The WDTEN bit serves as a start bit for the WATCHDOG timer. This bit is set when the 8 -bit counter is loaded by the user program. The load could be as a result of WATCHDOG service (WATCHDOG timer dedicated for WATCHDOG function) or write to the counter (WATCHDOG timer used as a general purpose counter). The bit is cleared upon Brown Out reset, WATCHDOG reset or external reset. The bit is not memory mapped and is transparent to the user program.

## Functional Description (Continued)

## CONTROL/STATUS BITS

WDUDF: WATCHDOG Timer Underflow Bit
This bit resides in the CNTRL2 Register. The bit is set when the WATCHDOG timer underflows. The underflow resets the device if the WATCHDOG reset enable bit is set (WDREN = 1). Otherwise, WDUDF can be used as the timer underflow flag. The bit is cleared upon Brown-Out reset, external reset, load to the 8 -bit counter, or going into the HALT mode. It is a read only bit.

WDREN: WD Reset Enable
WDREN bit resides in a separate register (bit 0 of WDREG). This bit enables the WATCHDOG timer to generate a reset. The bit is cleared upon Brown Out reset, or external reset. The bit under software control can be written to only once (once written to, the hardware does not allow the bit to be changed during program execution).
WDREN $=1$ WATCHDOG reset is enabled.
WDREN $=0$ WATCHDOG reset is disabled.
Table VI shows the impact of Brown Out Reset, WATCHDOG Reset, and External Reset on the Control/Status bits.

INTERNAL DATA BUS


TL/DD/11208-15
FIGURE 12. WATCHDOG Timer Block Diagram

## Modulator/Timer

The Modulator/Timer contains an 8-bit counter and an 8-bit autoreload register (MODRL address OCF Hex). The Modulator/Timer has two modes of operation, selected by the control bit MC3. The Modulator/Timer Control bits MC1, MC2 and MC3 reside in CNTRL2 Register.

## MODE 1: MODULATOR

The Modulator is used to generate high frequency pulses on the modulator output pin (L7). The L7 pin should be configured as an output. The number of pulses is determined by the 8 -bit down counter. Under software control the modulator input clock can be either CKI or tC. The tC clock is derived by dividing down the oscillator clock by a factor of 10. Three control bits (MC1, MC2, and MC3) are used for the Modulator/Timer output control. When MC2 $=1$ and MC3 $=1$, CKI is used as the modulator input clock. When MC2 $=0$, and MC3 $=1, \mathrm{tC}$ is used as the modulator input clock. The user loads the counter with the desired number of counts ( 256 max) and sets MC1 to start the counter. The modulator autoreload register is loaded with $n-1$ to get $n$ pulses. CKI or tc pulses are routed to the modulator output (L7) until the counter underflows (Figure 13). Upon underflow the hardware resets MC1 and stops the counter. The L7 pin goes low and stays low until the counter is restarted by the user program. The user program has the responsibility to timeout the low time. Unless the number of counts is changed, the user program does not have to load the counter each time the counter is started. The counter can simply be started by setting the MC1 bit. Setting MC1 by software will load the counter with the value of the autoreload register. The software can reset MC1 to stop the counter.

## MODE 2: PWM TIMER

The counter can also be used as a PWM Timer. In this mode, an 8 -bit register is used to serve as an autoreload register (MODRL).

## a. 50\% Duty Cycle:

When MC1 is 1 and MC2, MC3 are 0 , a $50 \%$ duty cycle free running signal is generated on the L7 output pin (Figure 14). The L7 pin must be configured as an output pin. In this mode the 8 -bit counter is clocked by tC. Setting the MC1
control bit by software loads the counter with the value of the autoreload register and starts the counter. The counter underflow toggles the (L7) output pin. The $50 \%$ duty cycle signal will be continuously generated until MC1 is reset by the user program.

## b. Variable Duty Cycle:

When MC3 $=0$ and MC2 $=1$, a variable duty cycle PWM signal is generated on the L7 output pin. The counter is clocked by tC. In this mode the 16 -bit timer T1 along with the 8 -bit down counter are used to generate a variable duty cycle PWM signal. The timer T1 underflow sets MC1 which starts the down counter and it also sets L7 high (L7 should be configured as an output). When the counter underflows the MC1 control bit is reset and the L7 output will go low until the next timer T1 underflow. Therefore, the width of the output pulse is controlled by the 8 -bit counter and the pulse duration is controlled by the 16 -bit timer T1 (Figure 15). Timer T1 must be configured in "PWM Mode/Toggle TIO Out" (CNTRL1 Bits 7,6,5 = 101).
Table VII shows the different operation modes for the Modulator/Timer.

TABLE VII. Modulator/Timer Modes

| Control Bits in <br> CNTRL2(00CC) |  | Operation Mode <br> L7 Function |  |
| :---: | :---: | :---: | :--- |
| MC3 | MC2 | MC1 |  |
| 0 | 0 | 0 | Normal 1/O |
| 0 | 0 | 1 | $50 \%$ Duty Cycle Mode (Clocked <br> by tc) |
| 0 | 1 | X | Variable Duty Cycle Mode <br> (Clacked by tc) Using Timer 1 <br> Underflow |
| 1 | 0 | X | Modulator Mode (Clocked by tc) |
| 1 | 1 | X | Modulator Mode (Clocked by <br> CKI) |

Note: MC1, MC2 and MC3 control bits are cleared upon reset.


FIGURE 13. Mode 1: Modulator Block Diagram/Output Waveform


TL/DD/11208-17


TL/DD/11208-18
FIGURE 14. Mode 2a: 50\% Duty Cycle Output


TL/DD/11208-19


FIGURE 15. Mode 2b: Variable Duty Cycle Output

## Comparator

The COP820CJ has one differential comparator. Ports L0L2 are used for the comparator. The output of the comparator is brought out to a pin. Port $L$ has the following assignments:
LO Comparator output
L1 Comparator negative input
L2 Comparator positive input

## THE COMPARATOR STATUS/CONTROL BITS

These bits reside in the CNTRL2 Register (Address 0CC)
CMPEN Enables comparator (" 1 " = enable)
CMPRD Reads comparator output internally (CMPEN $=1$, CMPOE $=X$ )
CMPOE Enables comparator output to pin LO ("1" = enable), CMPEN bit must be set to enable this function. If CMPEN $=0$, LO will be 0 .
The Comparator Select/Control bits are cleared on RESET (the comparator is disabled). To save power the program should also disable the comparator before the device enters the HALT mode.
The user program must set up L0, L1 and L2 ports correctly for comparator Inputs/Output: L1 and L2 need to be configured as inputs and LO as output. Table VIII shows the DC and AC characteristics for the comparator.

## Multi-Input Wake Up

The Multi-Input Wakeup feature is used to return (wakeup) the device from the HALT mode. Figure 16 shows the MultiInput Wakeup logic.
This feature utilizes the L Port. The user selects which particular $L$ port bit or combination of $L$ Port bits will cause the device to exit the HALT mode. Three 8-bit memory mapped registers, Reg:WKEN, Reg:WKEDG, and Reg:WKPND are used in conjunction with the L port to implement the MultiInput Wakeup feature.
All three registers Reg:WKEN, Reg:WKPND, and Reg:WKEDG are read/write registers, and are cleared at reset, except WKPND. WKPND is unknown on reset.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg:WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by
the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L port bit 5, where bit 5 has previously been enabled for an input. The program would be as follows:

## RBIT 5,WKEN <br> SBIT 5,WKEDG <br> RBIT 5,WKPND <br> SBIT 5,WKEN

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected $L$ port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared. This same procedure should be used following RESET, since the $L$ port inputs are left floating as a result of RESET.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called Reg:WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since the Reg:WKPND is a pending register for the occurrence of selected wakeup conditions, the device will not enter the HALT mode if any Wakeup bit is both enabled and pending. Setting the G7 data bit under this condition will not allow the device to enter the HALT mode. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
If a crystal oscillator is being used, the Wakeup signal will not start the chip running immediately since crystal oscillators have a finite start up time. The WATCHDOG timer prescaler generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the device to execute instructions. In this case, upon detecting a valid Wakeup signal only the oscillator circuitry and the WATCHDOG timer are enabled. The WATCHDOG timer prescaler is loaded with a value of FF Hex ( 256 counts) and is clocked from the tc instruction cycle clock. The tc clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on chip inverter ensures that the WATCHDOG timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specs. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the WATCHDOG timer enables the clock signals to be routed to the rest of the chip.

| Parameters | Conditions | Min | Type | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Voltage Gain |  |  | 300 k |  | $\mathrm{V} / \mathrm{V}$ |
| DC Supply Current (when enabled) | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, <br> TBD mV Overdrive, 100 pF Load |  |  | 1 | $\mu \mathrm{~s}$ |

Note 1: For comparator output current characteristics see L-Port specs.

Multi－Input Wakeup（Continued）


FIGURE 16．Multi－Input Wakeup Logic

## INTERRUPTS

The device has a sophisticated interrupt structure to allow easy interface to the real world．There are three possible interrupt sources，as shown below．
A maskable interrupt on external G0 input（positive or nega－ tive edge sensitive under software control）
A maskable interrupt on timer carry or timer capture
A non－maskable software／error interrupt on opcode zero

## INTERRUPT CONTROL

The GIE（global interrupt enable）bit enables the interrupt function．This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources．This bit is reset when interrupt is acknowledged．
ENI and ENTI bits select external and timer interrupts re－ spectively．Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled．
IEDG selects the external interrupt edge $(0=$ rising edge， $1=$ falling edge）．The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt．

IPND and TPND bits signal which interrupt is pending．After an interrupt is acknowledged，the user can check these two bits to determine which interrupt is pending．This permits the interrupts to be prioritized under software．The pending flags have to be cleared by the user．Setting the GIE bit high inside the interrupt subroutine allows nested interrupts．
The software interrupt does not reset the GIE bit．This means that the controller can be interrupted by other inter－ rupt sources while servicing the software interrupt．

## INTERRUPT PROCESSING

The interrupt，once acknowledged，pushes the program counter（PC）onto the stack and the stack pointer（SP）is decremented twice．The Global Interrupt Enable（GIE）bit is reset to disable further interrupts．The microcontroller then vectors to the address 00 FFH and resumes execution from that address．This process takes 7 cycles to complete．At the end of the interrupt subroutine，any of the following three instructions return the processor back to the main pro－ gram：RET，RETSK or RETI．Either one of the three instruc－ tions will pop the stack into the program counter（PC）．The stack pointer is then incremented twice．The RETI instruc－ tion additionally sets the GIE bit to re－enable further inter－ rupts．
Any of the three instructions can be used to return from a hardware interrupt subroutine．The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop．

## DETECTION OF ILLEGAL CONDITIONS

The device incorporates a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors，noise，and＂brown out＂voltage drop situations．Spe－ cifically，it detects cases of executing out of undefined ROM area and unbalanced tack situations．
Reading an undefined ROM location returns 00 （hexadeci－ mal）as its contents．The opcode for a software interrupt is also＂ 00 ＂．Thus a program accessing undefined ROM will cause a software interrupt．
Reading an undefined RAM location returns an FF（hexade－ cimal）．The subroutine stack on the device grows down for each subroutine call．By initializing the stack pointer to the top of RAM，the first unbalanced return instruction will cause the stack pointer to address undefined RAM．As a result the program will attempt to execute from FFFF（hexadecimal）， which is an undefined ROM location and will trigger a soft－ ware interrupt．


FIGURE 17．Interrupt Block Diagram

## Control Registers

## CNTRL1 REGISTER (ADDRESS 00EE)

The Timer and MICROWIRE control register contains the following bits:
SL1 and SLO Select the MICROWIRE clock divide-by

$$
(00=2,01=4,1 x=8)
$$

IEDG External interrupt edge polarity select
MSEL Selects G5 and G4 as MICROWIRE signals SK and SO respectively
TRUN Used to start and stop the timer/counter ( $1=$ run, $0=$ stop)
TC1 Timer T1 Mode Control Bit
TC2 Timer T1 Mode Control Bit
TC3 Timer T1 Mode Control Bit
Bit 7

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | SL1 | SLO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

PSW REGISTER (ADDRESS OOEF)
The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
ENI External interrupt enable
BUSY MICROWIRE busy shifting flag
PND External interrupt pending
ENTI Timer T1 interrupt enable
TPND Timer T1 interrupt pending
(timer Underflow or capture edge)
C Carry Flip/Flop
HC Half-Carry Flip/Flop
Bit 7

|  |  | Bit 0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HC | C | TPND | ENTI | IPND | BUSY | ENI | GIE |

The Half-Carry bit is also effected by all the instructions that effect the Carry flag. The flag values depend upon the instruction. For example, after executing the ADC instruction the values of the Carry and the Half-Carry flag depend upon the operands involved. However, instructions like SET C and RESET C will set and clear both the carry flags. Table IX lists the instructions that effect the HC and the C flags.

TABLE IX. Instructions Effecting HC and C Flags

| Instr. | HC Flag | C Flag |
| :--- | :--- | :--- |
| ADC | Depends on Operands | Depends on Operands |
| SUBC | Depends on Operands | Depends on Operands |
| SET C | Set | Set |
| RESET C | Set | Set |
| RRC | Depends on Operands | Depends on Operands |

CNTRL2 REGISTER (ADDRESS 00CC)
Blt 7

| 3 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MC3 | MC 0 | MC1 | CMPEN | CMPRD | CMPOE | WDUDF | unused |
|  | R/W | R/W | R/W | R/W | R/O | R/W |  |

MC3 Modulator/Timer Control Bit
MC2 Modulator/Timer Control Bit
MC1 Modulator/Timer Control Bit
CMPEN Comparator Enable Bit
CMPRD Comparator Read Bit
CMPOE Comparator Output Enable Bit
WDUDF WATCHDOG Timer Underflow Bit (Read Only)
WDREG REGISTER (ADDRESS OOCD)
WDREN WATCHDOG Reset Enable Bit (Write Once Only)


Memory Map
All RAM, ports and registers (except A and PC) are mapped into data memory address space.

TABLE X. Memory Map

| Address | Contents |
| :--- | :--- |
| 00 to 2F | On-chip RAM bytes (48 bytes) |
| 30 to 7F | Unused RAM Address Space (Reads as All <br> Ones) |
| 80 to BF | Expansion Space for On-Chip EERAM <br> (Reads Undefined Data) |
| C0 to C7 | Reserved |
| C8 | MIWU Edge Select Register (Reg:WKEDG) |
| C9 | MIWU Enable Register (Reg:WKEN) |
| CA | MIWU Pending Register (Reg:WKPND) |
| CB | Reserved |
| CC | Control2 Register (CNTRLL) |
| CD | WATCHDOG Register (WDREG) |
| CE | WATCHDOG Counter (WDCNT) |
| CF | Modulator Reload (MODRL) |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8 to DB | Reserved for Port C |
| DC | Port D Data Register |
| DD to DF | Reserved for Port D |
| E0 to EF | On-Chip Functions and Registers |
| E0 to E7 | Reserved for Future Parts |
| E8 | Reserved |
| E9 | MICROWIRE Shift Register |
| EA | Timer Lower Byte |
| EB | Timer Upper Byte |
| EC | Timer1 Autoreload Register Lower Byte |
| ED | Timert Autoreload Register Upper Byte |
| EE | CNTRL1 Control Register |
| EF | PSW Register |
| F0 to FF | On-Chip RAM Mapped as Registers |
| FC | XRegister |
| FD | SP Register |
| B Register |  |

Reading other unused memory locations will return undefined data.

## Addressing Modes

The COP820CJ has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## REGISTER INDIRECT

This is the "normal" addressing mode for the chip. The operand is the data memory addressed by the $\mathbf{B}$ or $\mathbf{X}$ pointer. REGISTER INDIRECT WITH AUTO POST INCREMENT OR DECREMENT
This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the $\mathbf{B}$ or $\mathbf{X}$ pointer. This is a register indirect mode that automatically post increments or post decrements the $\mathbf{B}$ or $\mathbf{X}$ pointer after executing the instruction.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.
IMMEDIATE
The instruction contains an 8 -bit immediate field as the operand.

## SHORT IMMEDIATE

This addressing mode issued with the LD B, \# instruction, where the immediate \# is less than 16. The instruction contains a 4-bit immediate field as the operand.

## INDIRECT

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## RELATIVE

This mode is used for the JP instruction with the instruction field being added to the program counter to produce the next instruction address. JP has a range from -31 to +32 to allow a one byte relative jump (JP +1 is implemented by a NOP instruction). There are no "blocks" or "pages" when using JP since all 15 bits of the PC are used.

## ABSOLUTE

This mode is used with the JMP and JSR instructions with the instruction field of 12 bits replacing the lower 12 bits of the program counter ( PC ). This allows jumping to any location in the current 4 k program memory segment.

## ABSOLUTE LONG

This mode is used with the JMPL and JSRL instructions with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the entire 32 k program memory space.
INDIRECT
This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a location in the program memory. The contents of this program memory location serves as a partial address (lower 8 bits of PC) for the jump to the next instruction.

## Instruction Set

## REGISTER AND SYMBOL DEFINITIONS

## Registers

A 8 －bit Accumulator register
B 8－bit Address register
X 8－bit Address register
SP 8－bit Stack pointer register
PC 15－bit Program counter register
PU upper 7 bits of PC
PL lower 8 bits of PC
C 1－bit of PSW register for carry
HC Half Carry
GIE 1－bit of PSW register for global interrupt enable

## Symbols

［B］Memory indirectly addressed by B register
［X］Memory indirectly addressed by X register
Mem Direct address memory or［B］
Meml Direct address memory or［B］or Immediate data
Imm 8－bit Immediate data
Reg Register memory：addresses FO to FF（Includes B，X and SP）
Bit Bit number（0 to 7）
$\leftarrow \quad$ Loaded with
$\longleftrightarrow$ Exchanged with

| ADD <br> ADC <br> SUBC <br> AND <br> OR <br> XOR <br> IFEQ <br> IFGT <br> IFBNE <br> DRSZ <br> SBIT <br> RBIT <br> IFBIT | add <br> add with carry <br> subtract with carry <br> Logical AND <br> Logical OR <br> Logical Exclusive－OR <br> IF equal <br> IF greater than <br> IF B not equal <br> Decrement Reg．，skip if zero <br> Set bit <br> Reset bit <br> If bit | ```\(A \leftarrow A+M e m l\) \(A \leftarrow A+\) Meml \(+C, C \leftarrow\) Carry HC \(\leftarrow\) Half Carry \(A \leftarrow A+\overline{M e m I}+C, C \leftarrow\) Carry \(H C \leftarrow\) Half Carry \(A \leftarrow A\) and Meml \(A \leftarrow A\) or Meml \(A \leftarrow A\) xor Meml Compare \(A\) and Meml, Do next if \(A=M e m l\) Compare \(A\) and Meml, Do next if \(A>M e m l\) Do next if lower 4 bits of \(\mathbf{B} \neq \mathrm{Imm}\) Reg \(\leftarrow\) Reg - 1, skip if Reg goes to 0 1 to bit, Mem (bit \(=0\) to 7 immediate) 0 to bit, Mem If bit, Mem is true, do next instr.``` |
| :---: | :---: | :---: |
| X <br> LD A <br> LD mem <br> LD Reg | Exchange A with memory Load A with memory Load Direct memory Immed． Load Register memory Immed． | $A \longleftrightarrow$ Mem <br> $A \leftarrow$ Meml <br> Mem $\leftarrow$ Imm <br> Reg $\leftarrow$ Imm |
| X X LD A LDA LD M | Exchange A with memory［B］ Exchange $A$ with memory［ X ］ Load A with memory［B］ Load A with memory［ X ］ Load Memory Immediate | $\begin{array}{lc} A \longleftrightarrow[B] & (B \leftarrow B \pm 1) \\ A & (X \leftarrow C] \\ A \leftarrow[B] & (B \leftarrow X \pm 1) \\ A \leftarrow[X] & (X \leftarrow X \pm 1) \\ {[B] \leftarrow \operatorname{lmm}(B \leftarrow B \pm 1)} \\ \hline \end{array}$ |
| CLRA <br> INCA <br> DECA <br> LAID <br> DCORA <br> RRCA <br> SWAPA <br> SC <br> RC <br> IFC <br> IFNC | Clear A <br> Increment A <br> Decrement A <br> Load A indirect from ROM <br> DECIMAL CORRECT A <br> ROTATE A RIGHT THRU C <br> Swap nibbles of $A$ <br> Set C <br> Reset C <br> If C <br> If not $C$ | $A \leftarrow 0$ <br> $A \leftarrow A+1$ <br> $A \leftarrow A-1$ <br> $A \leftarrow R O M(P U, A)$ <br> $A \leftarrow B C D$ correction（follows ADC，SUBC） <br> $\mathrm{C} \rightarrow \mathrm{A} 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ <br> $A 7 \ldots A 4 \longleftrightarrow A 3 \ldots A 0$ <br> $C \leftarrow 1, H C \leftarrow 1$ <br> $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ <br> If $C$ is true，do next instruction <br> If C is not true，do next instruction |
|  | Jump absolute long <br> Jump absolute <br> Jump relative short <br> Jump subroutine long <br> Jump subroutine <br> Jump indirect <br> Return from subroutine <br> Return and Skip <br> Return from Interrupt <br> Generate an interrupt <br> No operation |  |


where,
is the immediate data
Md is a directly addressed memory location

- is an unused opcode (see following table)


## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

Arithmetic Instructions (Bytes/Cycles)

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Memory Transfer Instructions (Bytes/Cycles)


* = > Memory location addressed by B or X or directly.

Instructions Using A \& C

| Instructions | Bytes/Cycles |
| :--- | :---: |
| CLRA | $1 / 1$ |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCORA | $1 / 1$ |
| RRCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |

Transfer of Control Instructions

| Instructions | Bytes/Cycles |
| :--- | :---: |
| JMPL | $3 / 4$ |
| JMP | $2 / 3$ |
| JP | $1 / 3$ |
| JSRL | $3 / 5$ |
| JSR | $2 / 5$ |
| JID | $1 / 3$ |
| RET | $1 / 5$ |
| RETSK | $1 / 5$ |
| RETI | $1 / 5$ |
| INTR | $1 / 7$ |
| NOP | $1 / 1$ |

## BYTES and CYCLES per INSTRUCTION (Continued)

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused Opcode | Instruction | Unused Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | $\mathrm{C} \rightarrow \mathrm{HC}$ |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| 8C | RET | B7 | X A, [X] |
| 99 | NOP | B9 | NOP |
| 9 F | LD [B], \#i | BF | LD A, [X] |
| A7 | $\mathrm{XA},[\mathrm{B}]$ |  |  |
| A8 | NOP |  |  |

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS 232 serial interfcace <br> cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :---: | :---: | :---: | :---: |
| MH-820CJ20D5PC | 20 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP822CJ |
| MHW-820CJ20DWPC | 20 DIP | $2.3 \mathrm{~V}-6.0 \mathrm{~V}$ | COP822CJ |
| MHW-820CJ28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP820CJ |
| MHW-820CJ28DWPC | 28 DIP | $2.3 \mathrm{~V}-6.0 \mathrm{~V}$ | COP820CJ |

## Development Support (Continued)

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the Me taLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 macro <br> cross assembler <br> for IBM ${ }^{\oplus}$ PC- <br> XT®, <br> compatible | or |$\quad$.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

## SINGLE CHIP EMULATOR

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

Single Chip Emulator Selection Table

| Device Number | Clock Option | Package | Description | Emulates |
| :---: | :--- | :--- | :--- | :---: |
| COP820CJMHD-X | $X=1:$ crystal <br> $X=2:$ external <br> $X=3:$ R/C | 28 DIP | Multi-Chip <br> Module <br> (MCM), UV <br> erasable | COP820CJ |
| COP820CJMHEA-X | $X=1:$ crystal <br> $X=2:$ external <br> $X=3: R / C$ | 28 LCC | MCM (same <br> footprint as <br> 28 SO), UV <br> erasable | COP820CJ |
| COP822CJMHD-X | $X=1:$ crystal <br> $X=2: ~ e x t e r n a l ~$ | 20 DIP | MCM, UV <br> erasable | COP822CJ |
| $X=3:$ R/C |  |  |  |  |

Duplicator Board Ordering Information

| Part Number | Description | Devices Supported |
| :---: | :--- | :--- |
| COP8-PRGM-28D | Duplicator board for 28 DIP and <br> for use with Scrambler Boards | COP820CJMHD |
| COP-8-SCRM-DIP | Scrambler board for 20 DIP <br> socket | COP822CJMHD |
| COP8-SCRM-SBX | Scrambler board for 28 LCC <br> sockets | COP820CJMHEA |
| COP8-PRGM-DIP | Duplicator Board with COP8- <br> SCRM-DIP Scrambler board | COP822CJMHD <br> COP820CJMHD |
| COP8-PRGM-SBX | Duplicator Board with COP8- <br> SCRM-SBX Scrambler Board | COP820CJMHEA <br> COP820CJHHD |

## Development Support (Continued)

DIAL-A-HELPER
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Setup: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days

## COP8620C/COP8622C/COP8640C/COP8642C/ COP86L20C/COP86L22C/COP86L40C/COP86L42C Single-Chip microCMOS Microcontrollers

## General Description

The COP8620C/COP8640C are members of the COPSTM microcontroller family. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. These low cost microcontrollers are complete microcomputers containing all system timing, interrupt logic, ROM, RAM, EEPROM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8 -bit memory mapped architecture, MICROWIRE/ PLUSTM serial I/O, a 16-bit timer/counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the COP8620C/ COP8640C to the specific application. The part operates over a voltage range of 4.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate.

## Features

■ Low Cost 8-bit microcontroller

- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time
- Low current drain ( 2.2 mA at $3 \mu \mathrm{~s}$ instruction rate) Low current static HALT mode (Typically $<1 \mu \mathrm{~A}$ )
■ Single supply operation: 4.5 to 6.0 V
- 2048 Bytes ROM/64 Bytes RAM/64 Bytes EEPROM on COP8640C
- 1024 bytes ROM/ 64 bytes RAM/ 64 bytes EEPROM on COP8620C
- 16-bit read/write timer operates in a variety of modes
- Timer with 16 -bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- MICROWIRE PLUSTM serial I/O
- 28 pin package (optional 20 pin package)
- 24 input/output pins (28-pin package)

■ Software selectable I/O options (TRI-STATE®, pushpull, weak pull-up)

- Schmitt trigger inputs on Port G
- Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
■ Compatible with COP8640CMH Series of Emulators
- Fully supported by National's Development Systems

Block Diagram


FIGURE 1

## COP86L20C/COP86L22C/COP86L40C/COP86L42C

## Absolute Maximum Ratings

| If Military/Aerospace specified devices are required, |
| :--- |
| please contact the National Semiconductor Sales |
| Office/Distributors for availability and specifications. |
| Supply Voltage $\left(V_{C C}\right)$ |
| Voltage at any Pin |
| Total Current into $V_{C C}$ Pin (Source) |

$\begin{array}{lr}\text { Total Current out of GND Pin (Sink) } & 60 \mathrm{~mA} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+140^{\circ} \mathrm{C}\end{array}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified


Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, $L$ and $G$ ports are at TRL-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective


COP86L20C/COP86L22C/COP86L40C/COP86L42C (Continued)
AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext, Crystal/Resonator (Div-by 10) R/C Oscillator Mode (Div-by 10) | $\begin{gathered} V_{C C} \geq 4.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq V_{C C} \leq 6.0 \mathrm{~V} \\ V_{C C} \geq 4.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq V_{C C} \leq 6.0 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\mathrm{fr}=10 \mathrm{MHz}$ Ext Clock $\mathrm{fr}=10 \mathrm{MHz}$ Ext Clock | 40 |  | $\begin{gathered} \hline 60 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \hline \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs ${ }^{\text {tsetup }}$ thold |  | $\begin{array}{r} 200 \\ 60 \\ \hline \end{array}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tPD1, tpDO SO, SK All Others | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay Time (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}^{2} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled (not 100\% tested).

## Timing Diagram



FIGURE 2. MICROWIRE/PLUS Timing

## COP8620C/COP8622C/COP8640C/COP8642C

Total Current out of GND Pin (Sink)
60 mA Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 6.0 \\ 0.1 V_{C C} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ```Supply Current (Note 2) \(\mathrm{CKI}=10 \mathrm{MHz}\) Supply Current during Write Operation (Note 2) CKI \(=10 \mathrm{MHz}\) HALT Current (Note 3)``` | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s}$ $\begin{aligned} & V_{C C}=6.0 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | <1 | 9 $\begin{array}{r} 15 \\ 10 \\ \hline \end{array}$ | mA <br> mA $\mu \mathrm{A}$ |
| Input Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{\mathrm{CC}}=6.0 \mathrm{~V} \\ & V_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} +2 \\ 250 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis (Note 5) |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \\ \hline \end{gathered}$ |  | $\begin{array}{r} 110 \\ +2.0 \\ \hline \end{array}$ | mA mA <br> $\mu \mathrm{A}$ mA mA $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Maximum Input Current (Note 4) Without Latchup (Room Temp) (Note 5) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance (Note 5) |  |  |  | 7 | pF |
| EEPROM Characteristics EEPROM Write Cycle Time EEPROM Number of Write Cycles EEPROM Data Retention |  | 10 |  | $\begin{gathered} 10 \\ 10,000 \end{gathered}$ | ms Cycle Years |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}, L$ and $G$ ports are at TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at G 6 and RESET pins must be limited to less than 14 V .

## COP8620C/COP8622C/COP8640C/COP8642C (Continued)

AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext, Crystal/Resonator (Div-by 10) R/C Oscillator Mode (Div-by 10) |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & D C \\ & D C \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\mathrm{fr}=10 \mathrm{MHz}$ Ext Clock <br> $\mathrm{fr}=10 \mathrm{MHz}$ Ext Clock | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \hline \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tseTup thold |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tPD1, tpDO SO, SK All Others | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay Time (tupd) |  | $\begin{aligned} & \hline 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled (not 100\% tested).

## COP6620C/COP6622C/COP6640C/COP6642C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
6 V
Voltage at any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}} \mathrm{Pin}$ (Source)

Total Current out of GND Pin (Sink)
48 mA Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ <br> Supply Current during <br> Write Operation (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ <br> HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $<10$ | 15 <br> 21 <br> 40 | mA <br> mA <br> $\mu \mathrm{A}$ |
| Input Levels RESET, CKI Logic High Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -5 \\ & 35 \end{aligned}$ |  | $\begin{array}{r} +5 \\ 300 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis (Note 5) |  |  |  | $0.35 \mathrm{~V}_{C C}$ | V |
| Output Current Levels <br> D Outputs <br> Source Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.35 \\ 9 \\ \\ 9 \\ 0.35 \\ 1.4 \\ -5.0 \\ \hline \end{gathered}$ |  | $\begin{array}{r} 120 \\ +5.0 \\ \hline \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{aligned} & 12 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Note 4) Without Latchup (Room Temp) (Note 5) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.5 |  |  | V |
| Input Capacitance (Note 5) |  |  |  | 7 | pF |
| EEPROM Characteristics EEPROM Write Cycle Time EEPROM Number of Write Cycles EEPROM Data Retention |  | 10 |  | $\begin{gathered} 10 \\ 10,000 \end{gathered}$ | ms Cycle Years |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G ports are at TRI-STATE and tied to ground, all outputs low and tied to ground.

Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $\mathrm{V}_{\mathrm{CC}}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at G 6 and RESET pins must be limited to less than 14 V .

## COP6620C/COP6622C/COP6640C/COP6642C (Continued)

AC Electrical Characteristics $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext, Crystal/Resonator (Div-by 10) |  | 1 |  | DC | $\mu \mathrm{s}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | fr $=9 \mathrm{MHz}$ Ext Clock fr $=9 \mathrm{MHz}$ Ext Clock | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \hline \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold |  | $\begin{gathered} 220 \\ 66 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1, tpDo SO, SK All Others | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega$ |  |  | $\begin{aligned} & 0.8 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwH) MICROWIRE Output Propagation Delay Time (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{S}$ |

Note 5: Parameter sampled (not 100\% tested).

## Connection Diagrams

DUAL-IN-LINE PACKAGE


Top View
Order Number COP6622C-XXX/N, COP66L22C-XXX/N, COP6642C-XXX/N, COP66L42C-XXX/N, COP8622C-XXX/N, COP86L22C-XXX/N, COP8642C-XXX/N, COP86L42C-XXX/N See NS Package Number D20A or N20A (D Package for Prototypes Only)

## SURFACE MOUNT



TL/DD/10366-3
Top Vlew
Order Number
COP6622C-XXX/WM, COP66L22C-XXX/WM, COP6642C-XXX/WM, COP66L42C-XXX/WM, COP8622C-XXX/WM, COP86L22C-XXX/WM, COP8642C-XXX/WM, COP86L42C-XXX/WM See NS Package Number M20B



TL/DD/10366-5
Order Number COP6620C-XXX/N, COP66L20C-XXX/N, COP6640C-XXX/N, COP66L40C-XXX/N, COP8620C-XXX/N, COP86L20C-XXX/N, COP8640C-XXX/N, COP86L40C-XXX/N See NS Package Number D28C or N28B (D Package for Prototypes Only)

Order Number COP6620C-XXX/WM, COP66L20C-XXX/WM, COP6640C-XXX/WM, COP66L40C-XXX/WM, COP8620C-XXX/WM, COP86L20C-XXX/WM, COP8640C-XXX/WM, COP86L40C-XXX/WM See NS Package Number M28B


FIGURE 3

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\text { RESET }}$ is the master reset input. See Reset description. PORT I is a four bit $\mathrm{Hi}-\mathrm{Z}$ input port.
PORT L is an 8-bit I/O port.
There are two registers associated with each L I/O port: a data register and a configuration register. Therefore, each L I/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins.
PORT G is an 8 -bit port with 6 I/O pins (GG-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs. The G7 pin functions as an input pin under normal operation and as the continue pin to exit the HALT mode. There are two registers with each I/O port: a data register and a configuration register. Therefore, each I/O bit can be individually configured under software control as shown below.

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins. Since G6 and G7 are input only pins, any attempt by the user to set them up as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the chip will be placed in the HALT mode by setting the G7 data bit.
Six bits of Port $G$ have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT D is a four bit output port that is set high when RESET goes low.

## Functional Description

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

## ALU AND CPU REGISTERS

The ALU can do an 8-bit addition, subtraction, logical or shift operation in one cycle time.
There are five CPU registers:
A is the 8 -bit Accumulator register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter ( PC )
$B$ is the 8 -bit address register, can be auto incremented or decremented.
X is the 8 -bit alternate address register, can be incremented or decremented.
SP is the 8 -bit stack pointer, points to subroutine stack (in RAM).
$B, X$ and $S P$ registers are mapped into the on chip RAM. The $B$ and $X$ registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns.

## PROGRAM MEMORY

Program memory for the COP8620C consists of 1024 bytes of ROM and the COP8640C consists of 2048 bytes of ROM. These bytes may hold program instructions or constant data. The program memory is addressed by the 15 -bit program counter (PC). ROM can be indirectly read by the LAID instruction for table lookup.

## DATA MEMORY

The data memory address space includes on chip RAM, EEPROM, I/O and registers. Data memory is addressed directly by the instruction or indirectly through $\mathrm{B}, \mathrm{X}$ and SP registers.
The COP8620C/COP8640C has 64 bytes of RAM. Sixteen bytes of RAM are mapped as "registers", these can be loaded immediately and decremented and tested. Three specific registers: X, B, and SP are mapped into this space, the other registers are available for general usage.
Any bit of data memory can be directly set, reset or tested. I/O and registers (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested.
The COP8620C/COP8640C provides 64 bytes of EEPROM for nonvolatile data memory. The data EEPROM can be read and written in exactly the same way as the RAM. All instructions that perform read and write operations on the RAM work similarly upon the data EEPROM. The data EEPROM contains all 00 s when shipped by the factory.
A data EEPROM programming cycle is initiated by an instruction such as X, LD, SBIT and RBIT. The EE memory support circuitry sets the BsyERAM flag in the EECR register immediately upon beginning a data EEPROM write cycle. It will be automatically reset by the hardware at the end of the data EEPROM write cycle. The application program should test the BsyERAM flag before attempting a write operation to the data EEPROM. A second EEPROM write operation while a write operation is in progress will be ignored and the Werr flag in the EECR register will be set to indicate the error status. Once the write operation starts, nothing will stop the write operation, not by resetting the device, and not even turning off the $\mathrm{V}_{\mathrm{CC}}$ will guarantee the write operation to stop

## Functional Description (Continued)

## EECR AND EE SUPPORT CIRCUITRY

The EEPROM module contains EE support circuits to generate all necessary high voltage programming pulses. An EEPROM cell in the erase state is read out as a 0 and the written state as a 1. The EECR register provides control, status and test mode functions for the EE module. The EECR register bit assignments are shown below.
Werr Write Error. Writing to EEPROM while a previous write cycle is still busy, that is BsyERAM is 1 , causes Werr to be set to 1 indicating error status. Werr is a Read/Write bit and is cleared by writing a 0 into it.
BsyERAM This bit is a read only bit and is set to 1 when EEPROM is being written. It is automatically reset by the hardware upon completion of the write operation. This bit is not cleared by reset. If the bit is set upon power up or reset, the application program should test the BsyERAM flag and wait for the flag to go low before attempting a write operation to the data EEPROM.
Bits 4 to 7 of the EECR register are used for encoding various EEPROM module test modes, most of which are for factory manufacturing tests. Except BsyERAM (bit 3) the EECR is cleared by reset. EECR is mapped into address location EO. Bit 2 can be used as flag. Bits 1 and 4 are always read as " 0 " and cannot be used as flags.

RESET
The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the ports $L$ and $G$ are placed in the TRI-STATE mode and the Port $D$ is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports L \& G are cleared. Except bit 3, the EECR register is cleared.
The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.


TL/DD/10366-9
RC $\geq 5 \mathrm{X}$ Power Supply Rise Time
FIGURE 4. Recommended Reset CIrcult

| $\begin{aligned} & \text { Wr } \\ & \text { Rd } \end{aligned}$ | Test Mode Codes |  |  |  |  | Unused | Unused | Werr |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Test Mode Codes |  |  |  | BsyERAM |  |  |  |
| Blt | $\begin{aligned} & 7^{* *} \\ & \text { R/W } \end{aligned}$ | $\begin{aligned} & 6^{* *} \\ & \text { R/W } \end{aligned}$ | $\begin{aligned} & 5^{* *} \\ & \text { R/W } \end{aligned}$ | $\begin{aligned} & 4^{* *} \\ & \mathrm{R} / \mathrm{O} \end{aligned}$ | $\begin{gathered} 3 \\ R / O \end{gathered}$ | $\begin{gathered} 2^{*} \\ \text { R/W } \end{gathered}$ | $\begin{aligned} & 1^{* *} \\ & \mathrm{R} / \mathrm{O} \end{aligned}$ | $\begin{gathered} 0 \\ R / W \end{gathered}$ |

*Can be used as flag bit
**Cannot be used as flag bit

Functional Description (Continued)


FIGURE 5. Crystal and R-C Connection Diagrams

## OSCILLATOR CIRCUITS

Figure 5 shows the three clock oscillator configurations available for the COP8640C.

## A. CRYSTAL OSCILLATOR

The COP8620C/COP8640C can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.
Table I shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

## C. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.
Table II shows the variation in the oscillator frequencies (due to the part) as functions of the R/C component values (R/C tolerances not included).

TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathbf{5 . 0 V}$

| $\mathbf{R 1}$ <br> $\mathbf{( k} \Omega)$ | $\mathbf{R 2}$ <br> $\mathbf{( M} \Omega)$ | $\mathbf{C 1}$ <br> $\mathbf{( p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F )}$ | CKI Freq <br> $\mathbf{( M H z )}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 5.5 | 1 | 100 | 100 | 0.455 |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 |

Note: $3 k \leq R \leq 200 k$
$50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$

## Functional Description (Continued)

The COP8620C/COP8640C microcontroller has three mask options for configuring the clock input. The CKI and CKO pins are automatically configured upon selecting a particular option.

- Crystal/Resonator (CKI/10) CKO for crystal configuration
- External (CKI/10) CKO available as G7 input
- R/C (CKI/10) CKO available as G7 input

G7 can be used either as a general purpose input or as a control input to continue from the HALT mode.

## CURRENT DRAIN

The total current drain of the chip depends on:

1) Oscillator operating mode-I1
2) Internal switching current-12
3) Internal leakage current-13
4) Output source current-14
5) DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND15
6) EEPROM current during EE read operation. This current is active during $20 \%$ of the instruction cycle time-16
7) EEPROM current during write operation-17

Thus the total current drain, It is given as

$$
1 t=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw the least current when in the normal mode. The high speed mode will draw additional current. The R/C mode will draw the most. Operating with a crystal network will draw more current than an external squarewave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.
$12=C \times V \times f$
Where
$C=$ equivalent capacitance of the chip.
$\mathrm{V}=$ operating voltage
$f=$ CKI frequency

## HALT MODE

The COP8620C/COP8640C supports a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the controller and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage $\left(V_{\mathrm{CC}}\right)$ may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.

There are two ways to exit the HALT mode: via the $\overline{\text { RESET }}$ or by the CKO pin. A low on the RESET line reinitializes the microcontroller and starts executing from the address 0000 H . A low to high transition on the CKO pin causes the microcontroller to continue with no reinitialization from the address following the HALT instruction. This also resets the G7 data bit.

## INTERRUPTS

The COP8620C/COP8640C has a sophisticated interrupt structure to allow easy interface to the real word. There are three possible interrupt sources, as shown below.
A maskable interrupt on external G0 input (positive or negative edge sensitive under software control)
A maskable interrupt on timer underflow or timer capture
A non-maskable software/error interrupt on opcode zero

## INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.
ENI and ENTI bits select external and timer interrupt respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.
IEDG selects the external interrupt edge ( $0=$ rising edge, $1=$ falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.
IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.
The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

## INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.
Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

Functional Description (Continued)


TL/DD/10366-11
FIGURE 6. Interrupt Block Diagram

## DETECTION OF ILLEGAL CONDITIONS

The COP8620C/COP8640C incorporates a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and 'brown out' voltage drop situations. Specifically it detects cases of executing out of undefined ROM area and unbalanced stack situations.
Reading an undefined ROM location returns 00 (hexadecimal ) as its contents. The opcode for a software interrupt is also ' 00 '. Thus a program accessing undefined ROM will cause a software interrupt.
Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the COP8620C/COP8640C grows down for each subroutine call. By initializing the stack pointer to the top of RAM (02F), the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.

## MICROWIRE/PLUSTM

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the COP8620C/COP8640C to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/ PLUS interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 7 shows the block diagram of the MICROWIRE/PLUS interface.
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS interface with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS interface with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, S 0 and S 1 , in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

| S1 | s0 | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 \mathrm{t}_{\mathrm{C}}$ |
| 0 | 1 | $4 \mathrm{c}_{\mathrm{C}}$ |
| 1 | x | $8 \mathrm{t}_{\mathrm{C}}$ |

where,
$t_{C}$ is the instruction cycle clock.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The COP8620C/COP8640C may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 8 shows how two COP8620C/COP8640C microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP8620C/ COP8640C. The MICROWIRE/PLUS Master always initiates all data exchanges. (See Figure 8). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated. (See Figure 8.)


Functional Description (Continued)

TABLE IV

| G4 <br> Config. <br> Blt | G5 <br> Config. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE Slave |

## TIMER/COUNTER

The COP8620C/COP8640C has a powerful 16-bit timer with an associated 16 -bit register enabling them to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table $V$ details various timer operating modes and their requisite control settings.


TL/DD/10366-12
FIGURE 7. MICROWIRE/PLUS Block Diagram

## MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allow the generation of square-wave outputs or pulse width modulated outputs under software control. (See Figure 9)

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt. (See Figure 9)

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge. (See Figure 10.)


TL/DD/10366-13
FIGURE 8. MICROWIRE/PLUS Application

## Functional Description (Continued)

TABLE V. Timer Operating Modes

| CNTRL Bits 765 | Operation Mode | T Interrupt | Timer Counts On |
| :---: | :---: | :---: | :---: |
| 000 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Pos. Edge |
| 001 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Neg. Edge |
| 010 | Not Allowed | Not Allowed | Not Allowed |
| 011 | Not Allowed | Not Allowed | Not Allowed |
| 100 | Timer W/Auto-Load Reg. | Timer Carry | $\mathrm{t}_{\mathrm{C}}$ |
| 101 | Timer W/Auto-Load Reg./Toggle TIO Out | Timer Carry | $\mathrm{t}_{\mathrm{C}}$ |
| 110 | Timer W/Capture Register | TIO Pos. Edge | $\mathrm{t}_{\mathrm{C}}$ |
| 111 | Timer W/Capture Register | TIO Neg. Edge | $\mathrm{t}_{\mathrm{C}}$ |



TL/DD/10366-15
FIGURE 9. Timer/Counter Auto Reload Mode Block Diagram


FIGURE 10. Timer Capture Mode Block Diagram
TIMER PWM APPLICATION
Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


TL/DD/10366-16
FIGURE 11. Timer Application

## Control Registers

## CNTRL REGISTER (ADDRESS X'O0EE)

The Timer and MICROWIRE/PLUS control register contains the following bits:
S1 \& S0 Select the MICROWIRE/PLUS clock divide-by
IEDG External interrupt edge polarity select ( $0=$ rising edge, $1=$ falling edge)
MSEL Enable MICROWIRE/PLUS functions SO and SK
TRUN Start/Stop the Timer/Counter (1 = run, $0=$ stop)
TC3 Timer input edge polarity select ( $0=$ rising edge, 1 = falling edge)
TC2 Selects the capture mode
TC1 Selects the timer mode

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | S1 | S0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT 7 |  |  |  |  |  |  |  |

PSW REGISTER (ADDRESS X'00EF)
The PSW register contains the following select bits:
GIE Global interrupt enable
ENI External interrupt enable
BUSY MICROWIRE/PLUS busy shifting
IPND External interrupt pending
ENTI Timer interrupt enable
TPND Timer interrupt pending
C Carry Flag
HC Half carry Flag


## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address | Contents |
| :--- | :--- |
| COP8620C/COP8640C |  |
| 00 to 2F | On Chip RAM Bytes |
| 30 to 7F | Unused RAM Address Space (Reads as all Ones) |
| 80 to BF | On Chip EEPROM (64 bytes) |
| C0 to CF | Expansion Space for I/O and Registers |
| D0 to DF | On Chip I/O and Registers |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8-DB | Reserved for Port C |
| DC | Port D Data Register |
| DD-DF | Reserved for Port D |
| E0 to EF | On Chip Functions and Registers |
| E0 | EECR |
| E1-E8 | Reserved |
| E9 | MICROWIRE/PLUS Shift Register |
| EA | Timer Lower Byte |
| EB | Timer Upper Byte |
| EC | Timer Autoload Register Lower Byte |
| ED | Timer Autoload Register Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FF | On Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

## REGISTER INDIRECT

This is the "normal" mode of addressing for COP8620C/ COP8640C. The operand is the memory addressed by the B register or $X$ register.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## IMMEDIATE

The instruction contains an 8 -bit immediate field as the operand.

## REGISTER INDIRECT

## (AUTO INCREMENT AND DECREMENT)

This is a register indirect mode that automatically increments or decrements the $B$ or $X$ register after executing the instruction.

## RELATIVE

This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of from -31 to +32 to allow a one byte relative jump (JP +1 is implemented by a NOP instruction). There are no 'pages' when using JP, all 15 bits of PC are used.

## Instruction Set

## REGISTER AND SYMBOL DEFINITIONS

## Registers

A $\quad 8$-bit Accumulator register
B 8-bit Address register
X 8-bit Address register
SP 8-bit Stack pointer register
PC 15-bit Program counter register
PU upper 7 bits of PC
PL lower 8 bits of PC
C 1 -bit of PSW register for carry
HC Half Carry
GIE 1-bit of PSW register for global interrupt enable
Symbols
[B] Memory indirectly addressed by B register
[X] Memory indirectly addressed by X register
Mem Direct address memory or [B]
Meml Direct address memory or [B] or Immediate data
Imm 8-bit Immediate data
Reg Register memory: addresses F0 to FF (Includes B, X and SP)
Bit Bit number (0 to 7)
$\leftarrow \quad$ Loaded with
$\longleftrightarrow$ Exchanged with

| Instruction Set (Continued) |  |  |
| :---: | :---: | :---: |
| Instruction Set |  |  |
| ADD | add | $A \leftarrow A+$ Meml |
| ADC | add with carry | $A \leftarrow A+M e m l+C, C \leftarrow$ Carry $\mathrm{HC} \leftarrow$ Half Carr |
| SUBC | subtract with carry | $\mathrm{A} \leftarrow \mathrm{A}+\overline{\mathrm{Meml}}+\mathrm{C}, \mathrm{C} \leftarrow$ Carry |
|  |  | HC $\leftarrow$ Half Carry |
| AND | Logical AND | $A \leftarrow A$ and Meml |
| OR | Logical OR | $A \leftarrow A$ or Meml |
| XOR | Logical Exclusive-OR | $A \leftarrow A$ xor Meml |
| IFEQ | 1 F equal | Compare A and Meml, Do next if $A=$ Meml |
| IFGT | IF greater than | Compare A and Meml, Do next if A > Meml |
| IFBNE | IF B not equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Decrement Reg. ,skip if zero | Reg $\leftarrow$ Reg - 1 , skip if Reg goes to 0 |
| SBIT | Set bit | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | Reset bit | 0 to bit, |
|  |  | Mem |
| IFBIT | If bit | If bit, |
| X | Exchange A with memory | $\mathrm{A} \longleftrightarrow$ Mem |
| LDA | Load A with memory | $A \leftarrow$ Meml |
| LD mem | Load Direct memory Immed. | Mem $\leftarrow \mathrm{Imm}$ |
| LDReg | Load Register memory Immed. | $\mathrm{Reg} \leftarrow \mathrm{Imm}$ |
| X | Exchange A with memory [ B$]$ | $A \longleftrightarrow[B] \quad(B \leftarrow B \pm 1)$ |
| X | Exchange A with memory [ X ] | $\mathrm{A} \leftrightarrows[\mathrm{X}] \quad(\mathrm{X} \leftarrow \mathrm{X} \pm 1)$ |
| LDA | Load A with memory [B] | $A \leftarrow[B] \quad(B \leftarrow B \pm 1)$ |
| LDA | Load A with memory [ X ] | $\mathrm{A} \leftarrow[\mathrm{X}] \quad(\mathrm{X} \leftarrow \mathrm{X} \pm 1)$ |
| LDM | Load Memory Immediate | $[B] \leftarrow \operatorname{lmm}(\mathrm{B} \leftarrow \mathrm{B} \pm 1)$ |
| CLRA | Clear A | $\mathrm{A} \leftarrow 0$ |
| INCA | Increment A | $A \leftarrow A+1$ |
| DECA | Decrement A | $A \leftarrow A-1$ |
| LAID | Load A indirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCORA | DECIMAL CORRECTA | $A \leftarrow B C D$ correction (follows ADC, SUBC) |
| RRCA | ROTATE A RIGHT THRU C | $\mathrm{C} \rightarrow \mathrm{A} 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| SWAPA | Swap nibbles of A | A7 $\ldots$ A4 $\longleftrightarrow$ A3 ...A0 |
| SC | Set C | $\mathrm{C} \leftarrow 1, \mathrm{HC} \leftarrow 1$ |
| RC | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC | If C | If C is true, do next instruction |
| IFNC | If not C | If C is not true, do next instruction |
| JMPL | Jump absolute long | $\mathrm{PC} \leftarrow \mathrm{ii}(\mathrm{ii}=15$ bits, 0 to 32k) |
| JMP | Jump absolute | $\mathrm{PC11..0} \leftarrow \mathrm{i}(\mathrm{i}=12$ bits) |
| JP | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , not 1) |
| JSRL | Jump subroutine long | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC}$ ¢ $\leftarrow \mathrm{ii}$ |
| JSR | Jump subroutine | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 11 . .0 \leftarrow \mathrm{i}$ |
| JID | Jump indirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET | Return from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK | Return and Skip | SP+2,PL $\leftarrow$ [SP],PU $\leftarrow[$ [SP-1],Skip next instruction |
| RETI | Return from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}]$, PU $\leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR | Generate an interrupt | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP | No operation | $P C \leftarrow P C+1$ |


| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \#i | DRSZ OFO | RRCA | RC | $\begin{gathered} A D C A, \\ \# i \end{gathered}$ | ADC A, [B] | $\begin{gathered} \text { IFBIT } \\ 0,[B] \end{gathered}$ | * | LD B, OF | IFBNE 0 | $\begin{gathered} \text { JSR } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $J P+17$ | INTR | 0 |
| JP -14 | JP -30 | LD 0F1, \#i | DRSZ OF1 | * | SC | $\begin{gathered} \text { SUBC } A, \\ \# i \end{gathered}$ | SUBC <br> A,[B] | $\begin{gathered} \hline \text { IFBIT } \\ \text { 1,[B] } \end{gathered}$ | * | LD B, OE | IFBNE 1 | $\begin{gathered} \text { JSR } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+18$ | $J P+2$ | 1 |
| JP -13 | JP -29 | LD OF2, \#i | DRSZ 0F2 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}+]} \end{gathered}$ | $\begin{aligned} & \mathrm{XA}, \\ & {[B+]} \end{aligned}$ | IFEQ A, \#i | $\begin{aligned} & \text { IFEQ } \\ & \text { A,[B] } \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \end{aligned}$ | * | LD B, OD | IFBNE 2 | $\begin{gathered} \text { JSR } \\ 0200-02 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0200-02 F F \end{gathered}$ | $\mathrm{JP}+19$ | JP + 3 | 2 |
| JP -12 | JP -28 | LD 0F3, \#i | DRSZ 0F3 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}-]} \end{gathered}$ | $\begin{gathered} \mathrm{XA}, \\ {[B-]} \end{gathered}$ | $\begin{gathered} \text { IFGTA, } \\ \# \mathrm{i} \end{gathered}$ | $\begin{aligned} & \text { IFGT } \\ & \text { A,[B] } \end{aligned}$ | $\begin{array}{\|c} \hline \text { IFBIT } \\ 3,[\mathrm{~B}] \\ \hline \end{array}$ | * | LD B, OC | IFBNE 3 | $\begin{gathered} \text { JSR } \\ 0300-03 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0300-03 F F \end{gathered}$ | $\mathrm{JP}+20$ | $J P+4$ | 3 |
| JP -11 | JP -27 | LD 0F4, \#i | DRSZ OF4 | * | LAID | ADD A, $\# i$ | $\begin{array}{r} \mathrm{ADD} \\ \mathrm{~A},[\mathrm{~B}] \\ \hline \end{array}$ | $\begin{gathered} \text { IFBIT } \\ 4,[B] \\ \hline \end{gathered}$ | CLRA | LD B, OB | IFBNE 4 | $\begin{gathered} \text { JSR } \\ 0400-04 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0400-04 F F \end{gathered}$ | $\mathrm{JP}+21$ | $\mathrm{JP}+5$ | 4 |
| JP -10 | JP -26 | LD 0F5, \#i | DRSZ 0F5 | * | JID | AND A, \#i | AND <br> A,[B] | $\begin{gathered} \hline \text { IFBIT } \\ 5,[B] \end{gathered}$ | SWAPA | LD B, OA | IFBNE 5 | $\begin{gathered} \text { JSR } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+22$ | $\mathrm{JP}+6$ | 5 |
| JP -9 | JP -25 | LD 0F6, \#i | DRSZ OF6 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | XA, <br> [B] | $\begin{gathered} \text { XOR A, } \\ \# i \end{gathered}$ | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A},[\mathrm{~B}] \end{aligned}$ | $\begin{gathered} \text { IFBIT } \\ 6,[B] \end{gathered}$ | DCORA | LD B, 9 | IFBNE 6 | $\begin{gathered} \text { JSR } \\ 0600-06 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0600-06 F F \end{gathered}$ | $\mathrm{JP}+23$ | $\mathrm{JP}+7$ | 6 |
| JP -8 | JP -24 | LD 0F7, \#i | DRSZ 0F7 | * | * | $\begin{gathered} \text { OR A, } \\ \# \mathrm{~B} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{~A},[\mathrm{~B}] \end{gathered}$ | $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | * | LD B, 8 | IFBNE 7 | $\begin{gathered} \text { JSR } \\ 0700-07 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0700-07 \mathrm{FF} \end{gathered}$ | $J P+24$ | $\mathrm{JP}+8$ | 7 |
| JP -7 | JP -23 | LD 0F8, \#i | DRSZ 0F8 | NOP | * | LD A, | IFC | $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | LD B, 7 | IFBNE 8 | $\begin{gathered} \text { JSR } \\ 0800-08 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0800-08 F F \end{gathered}$ | $J P+25$ | $\mathrm{JP}+9$ | 8 |
| JP -6 | JP -22 | LD 0F9, \#i | DRSZ 0F9 | * | * | * | IFNC | $\begin{aligned} & \text { SBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 1,[B] } \end{aligned}$ | LD B, 6 | IFBNE 9 | $\begin{gathered} \text { JSR } \\ 0900-09 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0900-09 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+26$ | $\mathrm{JP}+10$ | 9 |
| JP -5 | JP -21 | LD OFA, \#i | DRSZ 0FA | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}+]} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & {[B+]} \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B+], \# i} \end{gathered}$ | INCA | $\begin{array}{\|l\|} \hline \text { SBIT } \\ 2,[\mathrm{~B}] \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, 5 | IFBNE OA | $\begin{gathered} \text { JSR } \\ \text { OAOO-OAFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 A 00-0 A F F \end{gathered}$ | $J P+27$ | $\mathrm{JP}+11$ | A |
| JP -4 | JP -20 | LD OFB, \#i | DRSZ OFB | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}-\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & {[B-]} \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B-], \# i} \end{gathered}$ | DECA | $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[B] \end{aligned}$ | LD B, 4 | IFBNE 0B | $\begin{gathered} \text { JSR } \\ \text { OBOO-OBFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 B 00-0 B F F \end{gathered}$ | $\mathrm{JP}+28$ | $\mathrm{JP}+12$ | B |
| JP -3 | JP -19 | LD OFC, \#i | DRSZ OFC | LD Md, $\# i$ | JMPL | X A,Md | * | $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[B] \end{aligned}$ | LD B, 3 | IFBNE OC | $\begin{gathered} \text { JSR } \\ 0 \mathrm{COO-OCFF} \end{gathered}$ | $\begin{gathered} \mathrm{JMP} \\ 0 \mathrm{COO}-0 \mathrm{CFF} \end{gathered}$ | $\mathrm{JP}+29$ | $\mathrm{JP}+13$ | c |
| JP -2 | JP-18 | LD OFD, \#i | DRSZ 0FD | DIR | JSRL | $\begin{gathered} \text { LD A, } \\ \mathrm{Md} \\ \hline \end{gathered}$ | RETSK | $\begin{aligned} & \text { SBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, 2 | IFBNE OD | $\begin{gathered} \text { JSR } \\ \text { 0DOO-ODFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 D 00-0 D F F \end{gathered}$ | $\mathrm{JP}+30$ | $\mathrm{JP}+14$ | D |
| JP -1 | JP -17 | LD OFE, \#i | DRSZ OFE | $\begin{gathered} \hline \text { LD A, } \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | LD A, <br> [B] | $\begin{gathered} \text { LD } \\ \text { [B], \#i } \end{gathered}$ | RET | $\begin{array}{\|c\|} \hline \text { SBIT } \\ \text { 6, [B] } \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, 1 | IFBNE OE | $\begin{gathered} \text { JSR } \\ 0 \mathrm{E} 00-0 \mathrm{EFF} \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \mathrm{EO}-0 \mathrm{EFF} \\ \hline \end{gathered}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| JP -0 | JP -16 | LD 0FF, \# 1 | DRSZ OFF | * | * | * | RETI | $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, 0 | IFBNE OF | JSR OFOO-OFFF | $\begin{gathered} \text { JMP } \\ \text { OFOO-0FFF } \end{gathered}$ | $\mathrm{JP}+32$ | $\mathrm{JP}+16$ | F |

where,
$i$ is the immediate data
Md is a directly addressed memory location
*is an unused opcode (see following table)

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

## BYTES and CYCLES per INSTRUCTION

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |


|  | Memory Transfer Instructions |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register Indirect [B] [X] | Direct | Immed. | $\begin{array}{r} \text { Regists } \\ \text { Auto In } \\ {[\mathrm{B}+, \mathrm{B}-} \end{array}$ | direct <br> Decr $x+, x-]$ |
| X A,* | $1 / 1$ | 2/3 |  | 1/2 | 1/3 |
| LD A,* | $1 / 1 \quad 1 / 3$ | $2 / 3$ | 2/2 | 1/2 | 1/3 |
| LD B,Imm |  |  | 1/1 |  |  |
| LD B,Imm |  |  | $2 / 3$ |  |  |
| LD Mem, Imm | $2 / 2$ | 3/3 |  | 2/2 |  |
| LD Reg, Imm |  |  | $2 / 3$ |  |  |

* $=>$ Memory location addressed by B or X or directly.

| Instructions Using A \& C |  | Transfer of Control Instructions |  |
| :--- | :---: | :---: | :---: |
| CLRA $1 / 1$ JMPL $3 / 4$ <br> INCA $1 / 1$ JMP $2 / 3$ <br> DECA $1 / 1$ JP $1 / 3$ <br> LAID $1 / 3$ JSRL $3 / 5$ <br> DCORA $1 / 1$ JSR $2 / 5$ <br> RRCA $1 / 1$ JID $1 / 3$ <br> SWAPA $1 / 1$ RET $1 / 5$ <br> SC $1 / 1$ RETSK $1 / 5$ <br> RC $1 / 1$ RETI $1 / 5$ <br> IFC $1 / 1$ INTR $1 / 7$ <br> IFNC $1 / 1$ NOP $1 / 1$ |  |  |  |

## BYTES and CYCLES per INSTRUCTION (Continued)

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused <br> Opcode | Instruction | Unused <br> Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | C $\rightarrow$ HC |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| 8 C | RET | B7 | XA, [X] |
| 99 | NOP | B9 | NOP |
| $9 F$ | LD [B], \#i | BF | LD A, [X] |
| A7 | XA, [B] |  |  |
| A8 | NOP |  |  |

## Option List

The COP8620C/COP8640C mask programmable options are listed out below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to use a variety of oscillator configuration.

## OPTION 1: CKI INPUT

$=1$ Crystal/Resonator (CKI/10) CKO for crystal configuration
$=2$ External $\quad(\mathrm{CKI} / 10)$ CKO available as G7 input
$=3 \mathrm{R} / \mathrm{C} \quad(\mathrm{CKI} / 10)$ CKO available as G7 input

## OPTION 2: COP8620C/COP8640C BONDING

$=128$ pin DIP
$=2 \mathrm{~N} / \mathrm{A}$
$=320$ pin DIP
$=420 \mathrm{SO}$
$=528 \mathrm{SO}$
The following option information is to be sent to National along with the EPROM.

## Option Data

Option 1 Value is: _ CKI Input
Option 2 Value is: _ COP Bonding

## Development Support

## in-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{k}$ bytes of emulation memory and 4 k frames of trace buffer memory. The user may define as many as $32 k$ trace and break triggers which can be enabled, dis-
abled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed or ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2k baud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS-232 serial interface <br> cable. |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Informaton

| Part Number | Pkg. | Voltage <br> Range | Emulates |
| :---: | :---: | :---: | :---: |
| MHW-8640C20D5PC | 20 DIP | $4.5-5.5 \mathrm{~V}$ | COP8642C, 8622C |
| MHW-8640C20DWPC | 20 DIP | $2.5-6.0 \mathrm{~V}$ | COP8642C, 8622C |
| MHW-8640C28D5PC | 28 DIP | $4.5-5.5 \mathrm{~V}$ | COP8640C, 8620C |
| MHW-8640C28DWPC | 28 DIP | $2.5-6.0 \mathrm{~V}$ | COP8640C, 8620C |

## Development Support

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

| Assembler Ordering Information |  |  |
| :---: | :---: | :---: |
| Part Number | Description | Manual |
| MOLE-COP8-IBM | COP8 macro cross assembler for IBM ${ }^{\circledR}$ PC-XT®, PC-AT® ${ }^{\text {or }}$ compatible | 424410527-001 |

## SIMULATOR

The COP8 Designers' Toolkit is available for evaluating Na tional Semiconductor's COP8 microcontroller family. The kit contains programmer's manuals, device datasheets, pocket reference guides, assembler and simulator which allow the user to write, test, debug and run code on an industry standard compatible PC. The simulator has a windowed user interface and can handle script files that simulate hardware inputs, interrupts and automatic command processing. The capture file feature enables the user to record to a file current cycle count and output port changes which are caused by the program under test.

Simulator Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| COP8-TOOL-KIT | COP8 Designer's <br>  <br>  <br> Tool Kit <br> Assembler and <br> Simulator | $420420270-001$ |

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

Single Chip Emulator Selection Table

| Device Number | Clock Option | Package | Description | Emulates |
| :--- | :--- | :--- | :--- | :---: |
| COP8640CMHD-X | X=1: Crystal <br> X=2: External <br> X=3: R/C | 28 DIP | Multi Chip <br> Module (MCM), <br> UV Erasable | COP8640C, 8620C |
| COP8640CMHEA-X | X=1: Crystal <br> X=2: External <br> X=3: R/C | 28 LCC | MCM (Same <br> Footprint as <br> 28 SO), UV <br> Erasable | COP8640C, 8620C |
| COP8642CMHD-X | X=1: Crystal <br> X=2: External <br> $X=3: ~ R / C ~$ | 20 DIP | MCM, UV <br> Erasable | COP8642C, 8622C |

Duplicator Board Ordering Information

| Part Number | Description | Devices Supported |
| :--- | :--- | :--- |
| COP8-PRGM-28D | Duplicator Board for 28 DIP and for use with <br> Scrambler Boards | COP8640CMHD |
| COP8-SCRM-DIP | Scrambler Board for 20 DIP Socket | COP8642CMHD |
| COP8-SCRM-SBX | Scrambler Board for 28 LCC Socket | COP8640CMHEA |
| COP8-PRGM-DIP | Duplicator Board with COP8-SCRM-DIP <br> Scrambler Board | COP8642CMHD <br> COP8640CMHD |

Development Support (Continued)
If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.
Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Setup: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days

## COP680C/COP681C/COP880C/COP881C/ COP980C/COP981C Microcontrollers

## General Description

The COP880C and COP881C are members of the COPSTM microcontroller family. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16-bit timer/counter with capture register and a multisourced interrupt. Each I/O pin has software selectable options to adapt the COP880C and COP881C to the specific application. The part operates over a voltage range of 2.5 to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate.

## Features

■ Low cost 8-bit microcontroller

- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time
- Low current drain

Low current static HALT mode (Typically $<1 \mu \mathrm{~A}$ )
■ Single supply operation: 2.5 to 6.0 V

- 4096 bytes ROM/128 Bytes RAM
- 16-bit read/write timer operates in a variety of modes
- Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16 -bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte

■ BCD arithmetic instructions

- MICROWIRE PLUSTM serial I/O
- 44 PLCC, 36 I/O pins
- $40 \mathrm{DIP}, 36 \mathrm{I} / \mathrm{O}$ pins
- 28 DIP and SO, 24 I/O pins
- Software selectable I/O options (TRI-STATE ${ }^{\circledR}$, pushpull, weak pull-up)
■ Schmitt trigger inputs on Port G
- Temperature ranges: COP98XC/COP98XCH $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, COP88XC $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, COP68XC $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
- Form factor emulation devices

■ Fully supported by National's development system

## Block Diagram



FIGURE 1

## COP980C/COP981C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

Supply Voltage (VCC)
$7 V$
Voltage at any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}} \mathrm{Pin}$ (Source)

Total Current out of GND Pin (Sink)
60 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics cop980xC; $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```Operating Voltage 98XC 98XCH Power Supply Ripple (Note 1)``` | Peak to Peak | $\begin{aligned} & 2.3 \\ & 4.0 \end{aligned}$ |  | $\begin{gathered} 4.0 \\ 6.0 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & V \\ & v \\ & V \end{aligned}$ |
| Supply Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ <br> (Note 2) <br> HALT Current <br> (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{tc}=10 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <0.7 \\ & <0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 4.4 \\ & 2.2 \\ & 1.4 \\ & \\ & 8 \\ & 5 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Input Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -1.0 \\ 40 \end{gathered}$ |  | $\begin{aligned} & +1.0 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| G Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2 \\ \\ 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -1.0 \end{gathered}$ |  | 110 33 $+1.0$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  | $\cdots$ |  | $\begin{gathered} 15 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Note 4) Without Latchup (Room Temp) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr (Note 5) | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

## COP980C/COP981C

## DC Electrical Characteristics (Continued)

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $\mathrm{V}_{\mathrm{Cc}}$, $\mathrm{L}, \mathrm{C}$ and G ports TRI-STATE and tied to ground, all outputs low and tied to ground.

Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\text {cC }}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typ). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 5: To maintain RAM integrity, the voltage must not be dropped or raised instantaneously.
AC Electrical Characteristics $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) <br> Crystal/Resonator or External <br> (Div-by 10) <br> R/C Oscillator Mode <br> (Div-by 10) | $\begin{aligned} & V_{C C} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & V_{C C} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & V_{C C} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & V_{C C} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay tPD1, tPDo SO, SK <br> All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V} \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 6: Parameter sampled (not 100\% tested).
COP680C/COP681C/COP880C/COP881C/COP980C/COP981C

## COP880C/COP881C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) 7 V
Voltage at any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into VCC Pin (Source) 50 mA
DC Electrical Characteristics cops8xC; $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 2.5 |  | $\begin{gathered} 6.0 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ <br> (Note 2) <br> HALT Current <br> (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{tc}=10 \mu \mathrm{~s} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} <1 \\ <0.5 \end{gathered}$ | $\begin{gathered} 8.0 \\ 4.4 \\ 2.2 \\ 1.4 \\ \\ 10 \\ 6 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Input Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{array}{r} +2 \\ 250 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{C C}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2 \\ 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -2.0 \\ \hline \end{gathered}$ |  | 110 $+2.0$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Note 4) Without Latchup (Room Temp) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr (Note 5) | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

## COP880C/COP881C

## DC Electrical Characteristics (Continued)

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC. L, C and G ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typ). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 5: To maintain RAM integrity, the voltage must not be dropped or raised instantaneously.
AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) <br> Crystal/Resonator or External (Div-by 10) R/C Oscillator Mode (Div-by 10) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} \mathrm{fr} & =\mathrm{Max} \\ \mathrm{fr} & =10 \mathrm{MHz} \text { Ext Clock } \\ \mathrm{fr} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \\ \hline \end{gathered}$ | \% ns ns |
| Inputs <br> tseTup <br> thold | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | ns ns ns ns |
| Output Propagation Delay tpD1 $^{\text {, }}$ tPD0 SO, SK <br> All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output <br> Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{S}$ |

Note 6: Parameter sampled (not 100\% tested).

## Timing Diagram



## COP680C/COP681C

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
6 V
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into VCC Pin (Source) 40 mA

Total Current Out of GND Pin (Sink)
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics COP68XC: $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \\ \hline \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Supply Current (Note 2) $\begin{aligned} \mathrm{CKI} & =10 \mathrm{MHz} \\ \mathrm{CKI} & =4 \mathrm{MHz} \end{aligned}$ <br> HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $<10$ | $\begin{aligned} & 8.0 \\ & 4.4 \\ & 30 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ |
| Input Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -5 \\ & 35 \end{aligned}$ |  | $\begin{array}{r} +5 \\ 300 \\ \hline \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.35 \\ 9 \\ \\ 9 \\ 0.35 \\ 1.4 \\ -5.0 \end{gathered}$ |  | $\begin{array}{r} 120 \\ +5.0 \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  | $\begin{aligned} & 12 \\ & 2.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Room Temp) without Latchup (Note 4) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr (Note 5) | 500 ns Rise and Fall Time (Min) | 2.5 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, L and $G$ ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Pins G6 and $\overline{\text { RESET }}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 5: To maintain RAM integrity, the voltage must not be dropped or raised instantaneously.

## COP680C/COP681C

AC Electrical Characteristics $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Ext. or Crystal/Resonant (Div-by 10) | $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$ | 1 |  | DC | $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | \% <br> ns <br> ns |
| Inputs tsetup $t_{\text {HOLD }}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 220 \\ 66 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1 tpDO SO, SK All Others | $\begin{aligned} & R_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 1.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRE Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Valid Time (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 6: Parameter sampled (not 100\% tested).

## Typical Performance Characteristics $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$



Port L/C/G Weak Pull-Up Source Current


Port L/C/G Push-Pull Sink Current




Port L/C/G Push-Pull Source Current

Port D Source Current


## Connection Diagrams

Plastic Chip Carrier


Top View
Order Number COP680C-XXX/V, COP880C-XXX/V, COP980C-XXX/V or COP980CH-XXX/V


TL/DD/10802-5
Top View
Order Number COP881C-XXX/N, COP981C-XXX/N, COP881C-XXX/WM, COP981C-XXX/WM, COP981CH-XXX/N or COP981CH-XXX/WM

FIGURE 3

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\text { RESET }}$ is the master reset input. See Reset description.
PORT I is an 8 -bit $\mathrm{Hi}-\mathrm{Z}$ input port.
PORT $L$ is an 8 -bit $1 / O$ port.
PORT C is a 4-bit I/O port.
Three memory locations are allocated for the L, G and C ports, one each for data register, configuration register and the input pins. Reading bits 4-7 of the C -Configuration register, data register, and input pins returns undefined data.
There are two registers associated with the $L$ and $C$ ports: a data register and a configuration register. Therefore, each L and C I/O bit can be individually configured under software control as shown below:

| Config. | Data | Ports L and C Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |

On the 28-pin part, it is recommended that all bits of Port $C$ be configured as outputs.
PORT G is an 8-bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs.
There are two registers associated with the G port: a data register and a configuration register. Therefore, each $G$ port bit can be individually configured under software control as shown below:

| Config. | Data | Port G Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |

Since G6 and G7 are input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. The COP880C will be placed in the HALT mode by writing to the G7 bit in the G-port data register.
Six pins of Port $G$ have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT D is an 8 -bit output port that is preset high when RESET goes low. Care must be exercised with the D2 pin operation. At RESET, the external loads on this pin must ensure that the output voltages stay above $0.9 \mathrm{~V}_{\mathrm{CC}}$ to prevent the chip from entering special modes. Also, keep the external loading on D2 to less than 1000 pF .

## Functional Description

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

## ALU AND CPU REGISTERS

The ALU can do an 8-bit addition, subtraction, logical or shift operation in one cycle time.
There are five CPU registers:
A is the 8-bit Accumulator register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is the 8-bit address register, can be auto incremented or decremented.
$X$ is the 8 -bit alternate address register, can be incremented or decremented.
SP is the 8 -bit stack pointer, points to subroutine stack (in RAM).
$B, X$ and $S P$ registers are mapped into the on chip RAM. The $B$ and $X$ registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns.

## PROGRAM MEMORY

Program memory for the COP880C/COP881C consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data. The program memory is addressed by the 15 -bit program counter (PC). ROM can be indirectly read by the LAID instruction for table lookup.

## DATA MEMORY

The data memory address space includes on chip RAM, I/O and registers. Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}$ and SP registers.
The COP880C/COP881C has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" that can be loaded immediately, decremented or tested. Three specific registers: $\mathrm{B}, \mathrm{X}$ and SP are mapped into this space, the other bytes are available for general usage.
The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except the A \& PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. A is not memory mapped, but bit operations can be still performed on it.

## RESET

The $\overline{\operatorname{RESET}}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the ports $\mathrm{L}, \mathrm{G}$ and C are placed in the TRI-STATE mode and the Port $D$ is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports $L, G$ and $C$ are cleared. The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

Functional Description (Continued)


TL/DD/10802-6
RC $\geq 5 \times$ Power Supply Rise Time
FIGURE 4. Recommended Reset Circuit

## OSCILLATOR CIRCUITS

Figure 5 shows the three clock oscillator configurations available for the COP880C and COP881C.

## A. CRYSTAL OSCILLATOR

The COP880C/COP881C can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.
Table I shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

## C. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.

Table Il shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/10802-7
FIGURE 5. Crystal and R-C Connection Diagrams

## OSCILLATOR MASK OPTIONS

The COP880C and COP881C can be driven by clock inputs between DC and 10 MHz .

TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| R1 <br> $\mathbf{( k \Omega )}$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| 5.6 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $\mathbf{( k \Omega} \Omega)$ | $\mathbf{C}$ <br> $\mathbf{( p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: (R/C Oscillator Configuration): $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}, 50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$.

## Functional Description (Continued)

The COP880C and COP881C microcontrollers have five mask options for configuring the clock input. The CKI and CKO pins are automatically configured upon selecting a particular option.

- Crystal (CKI/10); CKO for crystal configuration
- External (CKI/10); CKO available as G7 input
- R/C (CKI/10); CKO available as G7 input

G7 can be used either as a general purpose input or as a control input to continue from the HALT mode.

## CURRENT DRAIN

The total current drain of the chip depends on:

1) Oscillator operating mode-I1
2) Internal switching current-12
3) Internal leakage current-13
4) Output source current-14
5) DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND 15

Thus the total current drain, It is given as

$$
\mathrm{It}=11+12+13+14+15
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw the least current when in the normal mode. The high speed mode will draw additional current. The R/C mode will draw the most. Operating with a crystal network will draw more current than an external squarewave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.
$12=\mathrm{CxV} \times \mathrm{f}$
Where
$C=$ equivalent capacitance of the chip.
$\mathrm{V}=$ operating voltage
$f=$ CKI frequency

## HALT MODE

The COP880C and COP881C support a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the controller and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage ( $V_{C C}$ ) may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.
There are two ways to exit the HALT mode: via the $\overline{\text { RESET }}$ or by the CKO pin. A low on the RESET line reinitializes the microcontroller and starts executing from the address

0000 H. A low to high transition on the CKO pin causes the microcontroller to continue with no reinitialization from the address following the HALT instruction. This also resets the G7 data bit.

## INTERRUPTS

The COP880C and COP881C have a sophisticated interrupt structure to allow easy interface to the real world. There are three possible interrupt sources, as shown below.
A maskable interrupt on external G0 input (positive or negative edge sensitive under software control)
A maskable interrupt on timer underflow or timer capture
A non-maskable software/error interrupt on opcode zero

## INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.
ENI and ENTI bits select external and timer interrupt respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.
IEDG selects the external interrupt edge ( $0=$ rising edge, $1=$ falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.
IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.
The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

## INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter ( PC ) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.
Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

Functional Description (Continued)


TL/DD/10802-8
FIGURE 6. Interrupt Block Diagram

## DETECTION OF ILLEGAL CONDITIONS

The COP880C and COP881C incorporate a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and 'brown out' voltage drop situations. Specifically it detects cases of executing out of undefined ROM area and unbalanced stack situations.
Reading an undefined ROM location returns 00 (hexadecimal ) as its contents. The opcode for a software interrupt is also ' 00 '. Thus a program accessing undefined ROM will cause a software interrupt.
Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the COP880C and COP881C grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.

## MICROWIRE/PLUSTM

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the COP880C and COP881C to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/ PLUS interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 7 shows the block diagram of the MICROWIRE/PLUS interface.
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS interface with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS interface with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, S0 and S1, in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

| S1 | s0 | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 \mathrm{t}_{\mathrm{C}}$ |
| 0 | 1 | $4 \mathrm{t}_{\mathrm{C}}$ |
| 1 | x | $8 \mathrm{t}_{\mathrm{C}}$ |

where,
$\mathrm{t}_{\mathrm{C}}$ is the instruction cycle clock.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The COP880C and COP881C may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 8 shows how two COP880C microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP880C. The MICROWIRE/PLUS Master always initiates all data exchanges. (See Figure 8). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated. (See Figure 8.)

Functional Description (Continued)

TABLE IV

| G4 <br> Config. <br> Bit | G5 <br> Config. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE Slave |

## TIMER/COUNTER

The COP880C and COP881c have a powerful 16 -bit timer with an associated 16 -bit register enabling them to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table V details various timer operating modes and their requisite control settings.


TL/DD/10802-9
FIGURE 7. MICROWIRE/PLUS Block Diagram

## MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allow the generation of square-wave outputs or pulse width modulated outputs under software control. (See Figure 9.)

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt. (See Figure 9)

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge. (See Figure 10.)


TL/DD/10802-10
FIGURE 8. MICROWIRE/PLUS Application

## Functional Description (Continued)

TABLE V. Timer Operating Modes

| CNTRL Bits <br> 765 | Operation Mode | T Interrupt | Timer Counts On |
| :---: | :---: | :---: | :---: |
| 000 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Pos. Edge |
| 001 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Neg. Edge |
| 010 | Not Allowed | Not Allowed | Not Allowed |
| 011 | Not Allowed | Not Allowed | Not Allowed |
| 100 | Timer W/Auto-Load Reg. | Timer Carry | $\mathrm{t}_{\mathrm{c}}$ |
| 101 | Timer W/Auto-Load Reg./Toggle TIO Out | Timer Carry | ${ }_{t}$ |
| 110 | Timer W/Capture Register | TIO Pos. Edge | ${ }^{\text {t }}$ c |
| 111 | Timer W/Capture Register | TIO Neg. Edge | $t_{C}$ |



TL/DD/10802-11
FIGURE 9. Timer/Counter Auto Reload Mode Block Diagram


TL/DD/10802-12
FIGURE 10. Timer Capture Mode Block Diagram

## TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload'" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


TL/DD/10802-13
FIGURE 11. Timer Application

## Control Registers

## CNTRL REGISTER (ADDRESS X'00EE)

The Timer and MICROWIRE/PLUS control register contains the following bits:
S1 \& S0 Select the MICROWIRE/PLUS clock divide-by
IEDG External interrupt edge polarity select
( $0=$ rising edge, $1=$ falling edge)
MSEL Enable MICROWIRE/PLUS functions SO and SK
TRUN Start/Stop the Timer/Counter (1 = run, $0=$ stop)
TC3 Timer input edge polarity select ( $0=$ rising edge, 1 = falling edge)
TC2 Selects the capture mode
TC1 Selects the timer mode

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | S1 | S0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

BIT 7
BIT 0

## PSW REGISTER (ADDRESS X'OOEF)

The PSW register contains the following select bits:
GIE Global interrupt enable
ENI External interrupt enable
BUSY MICROWIRE/PLUS busy shifting
IPND External interrupt pending
ENTI Timer interrupt enable
TPND Timer interrupt pending
C Carry Flag
HC Half carry Flag

| HC | C | TPND | ENTI | IPND | BUSY | ENI | GIE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

## Addressing Modes

REGISTER INDIRECT
This is the "normal" mode of addressing for COP880C and COP881C. The operand is the memory addressed by the $B$ register or X register.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## IMMEDIATE

The instruction contains an 8-bit immediate field as the operand.

## REGISTER INDIRECT

(AUTO INCREMENT AND DECREMENT)
This is a register indirect mode that automatically increments or decrements the B or X register after executing the instruction.

## RELATIVE

This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of from -31 to +32 to allow a one byte relative jump (JP +1 is implemented by a NOP instruction). There are no 'pages' when using JP, all 15 bits of PC are used.

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address | Contents |
| :---: | :--- |
| 00 to 6F | On Chip RAM Bytes |
| 70 to 7F | Unused RAM Address Space (Reads as all Ones) |
| 80 to BF | Expansion Space for on Chip EERAM |
| C0 to CF | Expansion Space for I/O and Registers |
| D0 to DF | On Chip I/O and Registers |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8 | Port C Data Register |
| D9 | Port C Configuration Register |
| DA | Port C Input Pins (Read Only) |
| DB | Reserved for Port C |
| DC | Port D Data Register |
| DD-DF | Reserved for Port D |
| E0 to EF | On Chip Functions and Registers |
| E0-E7 | Reserved for Future Parts |
| E8 | Reserved |
| E9 | MICROWIRE/PLUS Shift Register |
| EA | Timer Lower Byte |
| EB | Timer Upper Byte |
| EC | Timer Autoload Register Lower Byte |
| ED | Timer Autoload Register Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FF | On Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.


COP680C/COP681C/COP880C/COP881C/COP980C/COP981C

| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \#i | DRSZ OFO | RRCA | RC | $\begin{gathered} \text { ADC A }, \\ \# i \end{gathered}$ | ADC A, [B] | $\begin{aligned} & \text { IFBIT } \\ & 0,[B] \end{aligned}$ | * | LD B, OF | IFBNE 0 | $\begin{gathered} \text { JSR } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+17$ | INTR | 0 |
| JP -14 | JP -30 | LD OF1,\#i | DRSZ 0F1 | * | SC | $\begin{gathered} \text { SUBC A, } \\ \# i \end{gathered}$ | SUBC <br> A,[B] | $\begin{gathered} \text { IFBIT } \\ \text { 1,[B] } \end{gathered}$ | * | LD B, 0E | IFBNE 1 | $\begin{gathered} \text { JSR } \\ 0100-01 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0100-01 F F \end{gathered}$ | JP + 18 | JP + 2 | 1 |
| JP -13 | JP -29 | LD OF2,\#i | DRSZ 0F2 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}+]} \end{gathered}$ | $\begin{gathered} \mathrm{XA}, \\ {[B+]} \end{gathered}$ | IFEQ A, \#i | $\begin{aligned} & \text { IFEQ } \\ & \text { A,[B] } \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & \text { 2,[B] } \end{aligned}$ | * | LD B, OD | IFBNE 2 | $\begin{gathered} \text { JSR } \\ 0200-02 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0200-02 F F \end{gathered}$ | $J P+19$ | $\mathrm{JP}+3$ | 2 |
| JP -12 | JP -28 | LD 0F3,\#i | DRSZ 0F3 | $\begin{aligned} & \mathrm{XA}, \\ & {[\mathrm{X}-]} \end{aligned}$ | $\begin{aligned} & \mathrm{XA}, \\ & {[B-]} \end{aligned}$ | $\begin{gathered} \text { IFGT A, } \\ \# i \end{gathered}$ | $\begin{aligned} & \text { IFGT } \\ & \text { A,[B] } \end{aligned}$ | $\begin{gathered} \text { IFBIT } \\ 3,[\mathrm{~B}] \\ \hline \end{gathered}$ | * | LD B, OC | IFBNE 3 | $\begin{gathered} \text { JSR } \\ 0300-03 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0300-03 F F \end{gathered}$ | $\mathrm{JP}+20$ | $\mathrm{JP}+4$ | 3 |
| JP -11 | JP -27 | LD 0F4,\#i | DRSZ 0F4 | * | LAID | ADD A, \#i | $\begin{aligned} & \mathrm{ADD} \\ & \mathrm{~A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & \text { 4,[B] } \end{aligned}$ | CLRA | LD B, OB | IFBNE 4 | $\begin{gathered} \text { JSR } \\ 0400-04 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0400-04 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+21$ | $J P+5$ | 4 |
| JP -10 | JP -26 | LD 0F5, \#i | DRSZ 0F5 | * | JID | AND A, \#i | AND <br> A,[B] | $\begin{gathered} \text { IFBIT } \\ 5,[B] \end{gathered}$ | SWAPA | LD B, OA | IFBNE 5 | $\begin{gathered} \text { JSR } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0500-05 F F \end{gathered}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| JP -9 | JP -25 | LD 0F6,\#i | DRSZ 0F6 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | XA, <br> [B] | XOR A, $\# i$ | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | DCORA | LD B, 9 | IFBNE 6 | $\begin{gathered} \text { JSR } \\ 0600-06 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0600-06 F F \end{gathered}$ | $\mathrm{JP}+23$ | $J P+7$ | 6 |
| JP -8 | JP -24 | LD 0F7, \#i | DRSZ 0F7 | * | * | ORA, \#i | $\begin{gathered} \mathrm{OR} \\ \mathrm{~A},[\mathrm{~B}] \end{gathered}$ | $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | * | LD B, 8 | IFBNE 7 | $\begin{gathered} \text { JSR } \\ 0700-07 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0700-07 F F \end{gathered}$ | $\mathrm{JP}+24$ | $J P+8$ | 7 |
| JP -7 | JP -23 | LD 0F8,\#i | DRSZ 0F8 | NOP | * | $\begin{gathered} \text { LD A, } \\ \# \mathrm{i} \end{gathered}$ | IFC | $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | LD B, 7 | IFBNE 8 | $\begin{gathered} \text { JSR } \\ 0800-08 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0800-08 \mathrm{FF} \end{gathered}$ | $J P+25$ | $\mathrm{JP}+9$ | 8 |
| JP -6 | JP -22 | LD OF9,\#i | DRSZ 0F9 | * | * | * | IFNC | $\begin{aligned} & \text { SBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | RBIT <br> 1,[B] | LD B, 6 | IFBNE 9 | $\begin{gathered} \text { JSR } \\ 0900-09 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0900-09 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+26$ | $J P+10$ | 9 |
| JP -5 | JP -21 | LD OFA, \#i | DRSZ OFA | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}+\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \mathrm{~A}, \\ & {[\mathrm{~B}+]} \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B+], \# i} \end{gathered}$ | INCA | $\begin{aligned} & \text { SBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, 5 | IFBNE OA | $\begin{gathered} \text { JSR } \\ \text { OAOO-OAFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OAOO-OAFF } \end{gathered}$ | $J P+27$ | $J P+11$ | A |
| JP -4 | JP -20 | LD OFB, \#i | DRSZ OFB | $\begin{aligned} & \text { LDA, } \\ & {[\mathrm{X}-\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & {[B-]} \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[\mathrm{B}-\mathrm{l}, \# \mathrm{i}} \end{gathered}$ | DECA | $\begin{aligned} & \text { SBIT } \\ & 3,[B] \end{aligned}$ | RBIT <br> 3,[B] | LD B, 4 | IFBNE 0B | $\begin{gathered} \text { JSR } \\ \text { OBOO-OBFF } \end{gathered}$ | $\begin{gathered} \mathrm{JMP} \\ \text { 0BOO-0BFF } \end{gathered}$ | $J P+28$ | $\mathrm{JP}+12$ | B |
| JP -3 | JP -19 | LD OFC, \#i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | * | $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, 3 | IFBNE 0C | $\begin{gathered} \text { JSR } \\ 0 \mathrm{COO}-0 \mathrm{CFF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \mathrm{O} 00-0 \mathrm{CFF} \end{gathered}$ | JP + 29 | $J P+13$ | C |
| JP -2 | JP-18 | LD 0FD, \#i | DRSZ OFD | DIR | JSRL | $\begin{gathered} \mathrm{LDA}, \\ \mathrm{Md} \end{gathered}$ | RETSK | $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | RBIT <br> 5,[B] | LD B, 2 | IFBNE 0D | $\begin{gathered} \text { JSR } \\ \text { ODOO-ODFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { ODOO-ODFF } \end{gathered}$ | $\mathrm{JP}+30$ | JP + 14 | D |
| JP-1 | JP -17 | LD OFE, \#i | DRSZ OFE | $\begin{gathered} \text { LD A, } \\ {[\mathrm{X}]} \end{gathered}$ | LD A, <br> [B] | $\begin{gathered} \text { LD } \\ {[B], \# i} \end{gathered}$ | RET | $\begin{aligned} & \text { SBIT } \\ & 6,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[B] \end{aligned}$ | LD B, 1 | IFBNE OE | $\begin{gathered} \text { JSR } \\ 0 \text { OOO-OEFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OEOO-0EFF } \end{gathered}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| JP -0 | JP -16 | LD OFF, \# 1 | DRSZ OFF | * | * | * | RETI | $\begin{aligned} & \text { SBIT } \\ & 7,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[B] \end{aligned}$ | LD B, 0 | IFBNE OF | $\begin{gathered} \text { JSR } \\ \text { OFOO-OFFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OFOO-OFFF } \end{gathered}$ | $\mathrm{JP}+32$ | $J P+16$ | F |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

## BYTES and CYCLES per INSTRUCTION

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Dlrect | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Memory Transfer Instructions


* $=>$ Memory location addressed by B or X or directly.

| Instructions Using A \& C |  | Transfer of Control Instructions |  |
| :--- | :---: | :---: | :---: |
| CLRA $\mathbf{1 / 1}$ JMPL $3 / 4$ <br> INCA $\mathbf{1 / 1}$ JMP $2 / 3$ <br> DECA $\mathbf{1 / 1}$ JP $1 / 3$ <br> LAID $\mathbf{1 / 3}$ JSRL $3 / 5$ <br> DCORA $\mathbf{1 / 1}$ JSR $2 / 5$ <br> RRCA $\mathbf{1 / 1}$ JID $1 / 3$ <br> SWAPA $\mathbf{1 / 1}$ RET $1 / 5$ <br> SC $\mathbf{1 / 1}$ RETSK $1 / 5$ <br> RC $\mathbf{1 / 1}$ RETI $1 / 5$ <br> IFC $\mathbf{1 / 1}$ INTR $1 / 7$ <br> IFNC $\mathbf{1 / 1}$ NOP $1 / 1$ |  |  |  |

## BYTES and CYCLES per INSTRUCTION (Continued)

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused <br> Opcode | Instruction | Unused <br> Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | C HC |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| 8 C | RET | B7 | XA, [X] |
| 99 | NOP | B9 | NOP |
| $9 F$ | LD [B], \#i | BF | LD A, [X] |
| A7 | XA, [B] |  |  |
| A8 | NOP |  |  |

## Option List

The COP880C/COP881C mask programmable options are listed out below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to use a variety of oscillator configuration.

## OPTION 1: CKI INPUT

$=1$ Crystal (CKI/10) CKO for crystal configuration
$=2$ External (CKI/10) CKO available as G7 input
$=3$ R/C (CKI/10) CKO available as G7
input

## OPTION 2: COP880C/COP881C BONDING

$=144$-Pin PLCC
$=240-\mathrm{Pin} \mathrm{DIP}$
$=328-\mathrm{Pin} \mathrm{SO}$
$=4$ 28-Pin DIP
The following option information is to be sent to National along with the EPROM.

## Option Data

Option 1 Value_is: CKI Input
Option 2 Value_is: COP Bonding

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.

The iceMASTER provides real-time, full-speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kbytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.

During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy-to-use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.

The following tables list the emulator and probe cards ordering information.

| Emulator Ordering Information |  |
| :--- | :--- |
| Part Number | Description |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS-232 serial interface <br> cable |
| MHW-PS3 | Power Supply 110V/60 Hz |
| MHW-PS4 | Power Supply 220V/50 Hz |

Probe Card Ordering Information

| Part <br> Number | Package | Voltage <br> Range | Emulates |
| :--- | :--- | :--- | :--- |
| MHW-880C28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP820C, <br> 840 C, <br> 881 C, <br> 8781 C |
| MHW-880C28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP820C, <br> 840 C, <br> 881 C, <br> 8781 C |
| MHW-880C40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP880C, <br> 8780 C |
| MHW-880C40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP880C, <br> 8780 C |
| MHW-880C44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP880C, <br> 8780 C |
| MHW-880C44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP880C, <br> 8780 C |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 macro cross <br> assembler for IBM <br> PC-XT $\Theta$, PC-AT $\Theta$, <br> or compatible | $424410527-001$ |

## Development Support (Continued)

SINGLE-CHIP EMULATOR DEVICE
The COP8 family is fully supported by single chip form, fit and function emulators. Two types of single-chip emulators are available: Multi-Chip Module emulators, which combine the microcontroller-die and an EPROM-die in one package,
and emulators where the microcontroller's standard ROM has been replaced with an on-chip EPROM. For more detailed information, refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

| Single-Chip Emulator Selection Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Device Number | Clock Option | Package | Description | Emulates |
| COP880CMHEL-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \end{aligned}$ | 44 LDCC | Multi-Chip Module (MCM), UV Erasable | COP880C |
| COP880CMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: \text { R/C } \end{aligned}$ | 40 DIP | MCM, UV Erasable | COP880C |
| COP881CMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \\ & \hline \end{aligned}$ | 28 DIP | MCM, UV Erasable | COP881C |
| COP881CMHEA-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=2: \text { External } \\ & X=3: R / C \end{aligned}$ | 28 LCC | MCM (Same Footprint as 28 SO), UV Erasable | COP881C |
| COP8780CV | Programmable | 44 PLCC | One-Time Programmable (OTP) | COP880C |
| COP8780CEL | Programmable | 44 LDCC | UV Erasable | COP880C |
| COP8780CN | Programmable | 40 DIP | OTP | COP880C |
| COP8780CJ | Programmable | 40 DIP | UV Erasable | COP880C |
| COP8781CN | Programmable | 28 DIP | OTP | COP881C |
| COP8781CJ | Programmable | 28 DIP | UV Erasable | COP881C |
| COP8781CWM | Programmable | 28 SO | OTP | COP881C |
| COP8781CMC | Programmable | 28 SO | UV Erasable | COP881C |

## PROGRAMMING SUPPORT

Programming of the single-chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single-chip emulator and vice versa. Data I/O supports COP8 emulator
device programming with its UniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data 1/O sales office or the following USA numbers:
Telephone: (206) 881-6444 FAX: (206) 882-1043

Duplicator Board Ordering Information

| Part Number | Description | Devices Supported |
| :--- | :--- | :--- |
| COP8-PRGM-28D | Duplicator Board for 28 DIP Multi-Chip Module (MCM) and <br> for Use with Scrambler Boards | COP881CMHD |
| COP8-SCRM-DIP | MCM Scrambler Board for 40 DIP Socket | COP880CMHD |
| COP8-SCRM-PCC | MCM Scrambler Board for 44 PLCC/LDCC | COP880CMHEL |
| COP8-SCRM-SBX | MCM Scrambler Board for 28 LCC Socket | COP881CMHEA |
| COP8-PRGM-DIP | Duplicator Board with COP8-SCRM-DIP Scrambler Board | COP881CMHD, COP880CMHD |
| COP8-PRGM-PCC | Duplicator Board with COP8-SCRM-PCC Scrambler Board | COP880CMEL, COP881CMHD |
| COP8-PRGM-87A | Duplicator Board with COP87XX Scrambler for 28 DIP, <br> $28 ~ S O, ~ a n d ~ 40 ~ D I P ~$ | COP8781CN, COP8781CJ, COP8781CWM, <br> COP8781CMC, COP8780CN, COP8780CJ |
| COP8-PRGM-87B | Duplicator Board with COP87XX Scrambler for <br> $44 ~ P L C C / L D C C ~$ | COP8780CV, COP8780CEL |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.
Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Setup: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days

## COP688CL/COP684CL, COP888CL/COP884CL, COP988CL/COP984CL Single-Chip microCMOS Microcontroller

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's $\mathrm{M}^{2}$ CMOSTM process technology. The COP888CL is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 4096 bytes on-board ROM
- 128 bytes on-board RAM
- Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$
- MICROWIRE/PLUSTM serial 1/O
- WATCHDOGTM and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer T0
- Timers TA, TB (Each with 2 Interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— Default VIS
- Two 16-bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PLCC or 40 N or 28 N or 28 SO
- 44 PLCC with 39 I/O pins
-40 N with $33 \mathrm{I} / \mathrm{O}$ pins
-28 SO or 28 N , each with $23 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE ${ }^{\circledR}$ Output
- Push-Pull Output
— Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Temperature ranges: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$,

$$
\begin{aligned}
& -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
$$

- Single chip hybrid emulation device COP888CLMH
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



TL/DD/9766-1
FIGURE 1. COP888CL Block Diagram

## General Description (Continued)

It is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS serial I/O, two 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), and two power savings modes (HALT and IDLE), both with a multi-

## Connection Diagrams

> Plastic Chip Carrier
> TL/DD/9766-2
> Top View
> Order Number COP688CL-XXX/V, COP888CL-XXX/V or COP988CL-XXX/V
> See NS Plastic ChipPackage Number V44A
sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CL operates over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of 1 $\mu s$ per instruction rate.

## Dual-In-Line Package



Top View
Order Number COP688CL-XXX/N, COP888CL-XXX/N or COP988CL-XXX/N See NS Molded Package Number N40A

Order Number COP688CL-XXX/N, COP884CL-XXX/N or COP984CL-XXX/N See NS Molded Package Number N28B

Order Number COP684CL-XXX/WM, COP884CL-XXX/WM or COP984CL-XXX/WM See NS Surface Mount Package Number M28B

Connection Diagrams (Continued)
COP888CL PInouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin Pack. | $40 \text {-Pin }$ Pack. | 44-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 | 17 |
| L1 | $1 / 0$ | MIWU |  | 12 | 18 | 18 |
| L2 | $1 / 0$ | MIWU |  | 13 | 19 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT RESTART |  | 4 | 6 | 6 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| 10 | I |  |  | 7 | 9 | 9 |
| 11 | I |  |  | 8 | 10 | 10 |
| 12 | I |  |  |  | 11 | 11 |
| 13 | 1 |  |  |  | 12 | 12 |
| 14 | , |  |  | 9 | 13 | 13 |
| 15 | 1 |  |  | 10 | 14 | 14 |
| 16 | I |  |  |  |  | 15 |
| 17 | 1 |  |  |  |  | 16 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/O |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| С3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| Unused* |  |  |  |  | 16 |  |
| Unused* |  |  |  |  | 15 |  |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

$*=$ On the 40 -pin package Pins 15 and 16 must be connected to GND.

Absolute Maximum Ratings
If Military/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
$7 V$
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
100 mA
DC Electrical Characteristics copggxCL: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage COP98XCL COP98XCLH |  | $\begin{aligned} & 2.5 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current ( Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <0.7 \\ & <0.4 \end{aligned}$ | $\begin{aligned} & 8 \\ & 5 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \end{aligned}$ | mA <br> mA <br> mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L. Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\text {CC }}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}, L$ and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.


DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TRI-STATE Leakage | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Allowable Sink/Source <br> Current per Pin D Outputs (Sink) All others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current without Latchup (Note 5) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathbf{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal or Resonator R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 4) Rise Time (Note 4) Fall Time (Note 4) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ | \% ns ns |
| Inputs tsetup $t_{\text {Hold }}$ | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay $t_{\text {PD1 }}, t_{\text {PD }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Parameter sampled (not 100\% tested).
Note 5: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
$7 V$
Voltage at Any Pin
Total Current into VCC Pin (Source)

Total Current out of GND Pin (Sink)
110 mA Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics COP88XCL: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciifed

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\text {CC }}$ | V |
| $\begin{gathered} \text { Supply Current (Note 2) } \\ \text { CKI }=10 \mathrm{MHz} \\ \mathrm{CKI}=4 \mathrm{MHz} \\ \mathrm{CKI}=4 \mathrm{MHz} \\ \mathrm{CKI}=1 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA |
| HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} <1 \\ <0.5 \end{gathered}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA |
| ```Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{C C}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2.0 \\ \\ 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \end{gathered}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage | $V_{C C}=6.0 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 5) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | V |  |

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal or Resonator R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \\ & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~S} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 4) Rise Time (Note 4) Fall Time (Note 4) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \hline \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \\ & \hline \end{aligned}$ |
| Inputs tsetup thold $^{\text {th }}$ | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Output Propagation Delay tpD1 $^{\text {, tpD0 }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRE Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Parameter sampled (not 100\% tested).
Note 5: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $\mathrm{V}_{\mathrm{CC}}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

## Electrical Specifications

DC ELECTRICAL SPECIFICATIONS
COP688CL Absolute Specifications
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
Voltage at Any Pin
Total Current into $V_{C C}$ Pin (Source)
Total Current out of GND Pin (Sink)
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
90 mA
100 mA
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
DC Electrical Characteristics COP68XCL: $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \text { CKI }=10 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | <10 | 30 | $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  | +5 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 35 |  | 400 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 9 \\ \\ 9.0 \\ 0.4 \\ 1.4 \\ -5.0 \end{gathered}$ |  | $\begin{array}{r} 140 \\ +5.0 \\ \hline \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}, L$ and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.

DC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 5) |  |  |  | 12 | mA |
| RAM Retention Voltage, Vr | 500 ns Rise <br> and Fall Time (Min) | 2.0 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | p |  |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. The Clock Monitor and the comparators are disabled.

## AC Specifications for COP688CL

AC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathbf{t}_{\mathrm{c}}$ ) Crystal, Resonator, or External Oscillator R/C Oscillator (div-by 10) | $\begin{aligned} & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| CKI Clock Duty Cycle (Note 4) <br> (Crystal Resonator or External Clock) <br> Rise Time (Note 4) <br> Fall Time (Note 4) | $\begin{aligned} \mathrm{f}_{\mathrm{r}} & =\mathrm{Max} \\ \mathrm{f}_{\mathrm{r}} & =10 \mathrm{MHz} \text { Ext Clock } \\ \mathrm{f}_{\mathrm{r}} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 45 |  | $\begin{gathered} 55 \\ 12 \\ 8 \end{gathered}$ | \% <br> ns <br> ns |
| Inputs tsetup thold | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Output Propagation Delay <br> $t_{\text {PD1 }}, t_{\text {PD0 }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRE Setup Time (tuws) <br> MICROWIRE Hold Time(tuwh) <br> MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time | - | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 4: Parameter sampled (not 100\% tested).
Note 5: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $\mathrm{V}_{\mathrm{CC}}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

Typical Performance Characteristics $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$


TL/DD/9766-33


TL/DD/9766-28


TL/DD/9766-30

Port L/C/G Push-Pull Sink Current


TL/DD/9766-32


AC Electrical Characteristics (Continued)


TL/DD/9766-26
FIGURE 2. MICROWIRE/PLUS TIming

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888CL contains three bidirectional 8 -bit $1 / 0$ ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input (Schmitt trigger inputs on ports $G$ and L), output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each 1/O port. (See the COP888CL memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888CL. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |



FIGURE 3. 1/O Port Configurations

PORT L is an 8 -bit I/O port. All L-pins have Schmitt triggers on the inputs.
Port L supports Multi-Input Wakeup (MIWU) on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B.

Port $L$ has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU |
| L2 | MIWU |
| L3 | MIWU |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU |
| L7 | MIWU |

Port G is an 8-bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin, but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin or general purpose input (R/C clock configuration), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port G has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRETM Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)

## Pin Descriptions (Continued)

Port G has the following dedicated functions:
G1 WDOUT WATCHDOG and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
Port $C$ is an 8-bit I/O port. The 40-pin device does not have a full complement of Port $C$ pins. The unavailable pins are not terminated. A read operation for these unterminated pins will return unpredictable values.
Port I is an 8-bit Hi-Z input port. The 40-pin device does not have a full complement of Port I pins. Pins 15 and 16 on this package must be connected to GND.
The 28-pin device has four I pins (10, 11, 14, 15). The user should pay attention when reading port 1 to the fact that 14 and 15 are in bit positions 4 and 5 rather than 2 and 3.
The unavailable pins (14-17) are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes into account by either masking or restricting the accesses to bit operations. The unterminated port I pins will draw power only when addressed.
Port $D$ is an 8-bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the COP888CL is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The COP888CL architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8-bit addition, subtraction, logical or shift operation in one instruction $\left(\mathrm{t}_{\mathrm{c}}\right)$ cycle time.
There are five CPU registers:
$A$ is the 8-bit Accumulator Register
PC is the 15 -bit Program Counter Register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter ( PC )
$B$ is an 8-bit RAM address pointer, which can be optionally post auto incremented or decremented.
$X$ is an 8-bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06F with reset.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

Program memory for the COP888CL consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors
for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15-bit program counter (PC). All interrupts in the COP888CL vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indjrectly by the $B, X$ and SP pointers.
The COP888CL has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses OF0 to OFF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X$, $S P$, and $B$ are memory mapped into this space at address locations OFC to OFE Hex respectively, with the other registers (other than reserved register OFF) being available for general usage.
The instruction set of the COP888CL permits any bit in memory to be set, reset or tested. All I/O and registers on the COP888CL (except $A$ and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. The accumulator $(A)$ bits can also be directly and individualiy tested.

## Reset

The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the $\overline{R E S E T}$ input is pulled low. Upon initialization, the data and configuration registers for Ports $L, G$, and $C$ are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WATCHDOG and/or Clock Monitor error output pin. Port D is initialized high with $\overline{\text { RESET. The PC, }}$ PSW, CNTRL, ICNTRL, and T2CNTRL control registers are cleared. The Multi-Input Wakeup registers WKEN, WKEDG, and WKPND are cleared. The Stack Pointer, SP, is initialized to 06F Hex.
The COP888CL comes out of reset with both the WATCHDOG logic and the Clock Monitor detector armed, and with both the WATCHDOG service window bits set and the Clock Monitor bit set. The WATCHDOG and Clock Monitor detector circuits are inhibited during reset. The WATCHDOG service window bits are initialized to the maximum WATCHDOG service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor bit is initialized high, and will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until 16-32 $\mathrm{t}_{\mathrm{c}}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

Reset (Continued)


TL/DD/9766-7
RC > $5 \times$ Power Supply Rise Time
FIGURE 4. Recommended Reset Circuit

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock $\left(1 / t_{c}\right)$.
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table B shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


TL/DD/9766-8
FIGURE 5. Crystal and R/C Oscillator Diagrams
TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\boldsymbol{\circ}} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C} 1$ <br> $(\mathbf{p F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE B. RC Oscillator Configuration, $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $\mathbf{( k} \Omega)$ | $\mathbf{C}$ <br> ( $\mathbf{p F}$ ) | CKI Freq <br> (MHz) | Instr. Cycle <br> ( $\mu \mathbf{s}$ ) | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}, 50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-l1
2. Internal switching current-12
3. Internal leakage current-l3
4. Output source current-14
5. DC current caused by external input not at $V_{\mathrm{CC}}$ or GND-15
6. Clock Monitor current when enabled-16

Thus the total current drain, It, is given as

$$
I t=11+12+13+14+15+16
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
\mathrm{I}=\mathrm{C} \times \mathrm{V} \times \mathrm{f}
$$

where $C=$ equivalent capacitance of the chip
$V=$ operating voltage
$f=$ CKI frequency

## Control Registers

## CNTRL Register (Address X'00EE)

The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:

SL1 \& SLO Select the MICROWIRE/PLUS clock divide by $(00=2,01=4,1 x=8)$
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals
SK and SO respectively

Control Registers (Continued)
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

PSW Register (Address X'00EF)
The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
BUSY MICROWIRE/PLUS busy shifting flag
EXPND External interrupt pending
T1ENA Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A cap ture edge in mode 3)
C Carry Flag
HC Half Carry Flag

| HC | C | T1PNDA | T1ENA | EXPND | BUSY | EXEN | GIE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## ICNTRL Register (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag

| Unused | LPEN | TOPND | TOEN | $\mu$ WPND | $\mu$ WEN | T1PNDB | T1ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## T2CNTRL Register (Address X'00C6)

The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B capture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)
T2C0 Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3
T2C1 Timer T2 mode control bit
T2C2 Timer T2 mode control bit
T2C3 Timer T2 mode control bit

| T2C3 | T2C2 | T2C1 | T2C0 | T2PNDA | T2ENA | T2PNDB | T2ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## Timers

The COP888CL contains a very versatile set of timers (TO, T1, T2). All timers and associated autoreload/capture registers power up containing random data.
Figure 6 shows a block diagram for the timers on the COP888CL.

Timers (Continued)


FIGURE 6. Timers for the COP888CL

## TIMER TO (IDLE TIMER)

The COP888CL supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer TO, which is a 16 -bit timer. The Timer TO runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer TO, which is a count down timer. The Timer To supports the following functions:
Exit out of the Idle Mode (See Idle Mode description)
WATCHDOG logic (See WATCHDOG description)
Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## TIMER T1 AND TIMER T2

The COP888CL has a set of two powerful timer/counter blocks, T1 and T2. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the two timer blocks, T1 and T2, are identical, all comments are equally applicable to either timer block.
Each timer block consists of a 16-bit timer, Tx, and two supporting 16-bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TXB. The pin TxA supports I/O required by the timer
block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the COP888CL to easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits TxC3, TxC2, and TxC1 allow selection of the different modes of operation.

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the COP888CL to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
 Upon every underflow the timer is alternately reloaded with the contents of supporting registers, RxA and RxB. The very first underflow of the timer causes the timer to reload from the register RxA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.
The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.
Figure 7 shows a block diagram of the timer in PWM mode.

Timers (Continued)


FIGURE 7. Timer in PWM Mode

The underflows can be programmed to toggle the TxA output pin. The underflows can also be programmed to generate interrupts.
Underflows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TxENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TxENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the RxB register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, $T x$, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TxA pin. Underflows from the timer are latched into the TxPNDA pending flag. Setting the TxENA control flag will cause an interrupt when the timer underflows.
In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if the TXENB control flag is set. The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag.
Figure 8 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the TXA pin is being used as the counter input clock.


FIGURE 8. Timer in External Event Counter Mode

## Timers (Continued)

## Mode 3. Input Capture Mode

The COP888CL can precisely measure external frequencies or time external events by placing the timer block, Tx, in the input capture mode.
In this mode, the timer $T x$ is constantly running at the fixed $t_{c}$ rate. The two registers, RxA and RxB, act as capture registers. Each register acts in conjunction with a pin. The register RXA acts in conjunction with the TXA pin and the register RxB acts in conjunction with the TxB pin.
The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TXA and TxB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag TxENA allows the interrupt on TxA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TxA pin. Similarly, the flag TxENB controls the interrupts from the TxB pin.
Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxC0 pending flag (the TxCO control bit serves as the timer under-
flow interrupt pending flag in the Input Capture mode). Consequently, the TXCO control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both the TxPNDA and TxCO pending flags in order to determine whether a TXA input capture or a timer underflow (or both) caused the interrupt.

Figure 9 shows a block diagram of the timer in Input Capture mode.

## TIMER CONTROL FLAGS

The timers T1 and T2 have indentical control structures. The control bits and their functions are summarized below.
\(\left.$$
\begin{array}{ll}\text { TxC0 } & \begin{array}{l}\text { Timer Start/Stop control in Modes } 1 \text { and } 2 \\
\text { (Processor Independent PWM and External }\end{array}
$$ <br>

\& Event Counter), where 1=Start, 0=Stop\end{array}\right\}\)|  | Timer Underflow Interrupt Pending Flag in |
| :--- | :--- |
|  | Mode 3 (Input Capture) |



TL/DD/9766-15
FIGURE 9. Timer in Input Capture Mode

Timers (Continued)
The timer mode control bits (TxC3, TxC2 and TxC1) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TxA <br> Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TXA Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) TxA Toggle | Autoreload RA | Autoreload RB | $t_{c}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No TxA Toggle | Autoreload RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Pos. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Neg. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Pos. Edge | Neg. TxB <br> Edge or <br> Timer <br> Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Neg. Edge | Neg. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |

## Power Save Modes

The COP888CL offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the onboard oscillator circuitry and timer T0 are active but all other microcontroller activities are stopped. In either mode, all onboard RAM, registers, I/O states, and timers (with the exception of T0) are unaltered.

## HALT MODE

The COP888CL is placed in the HALT mode by writing a " 1 " to the HALT flag (G7 data bit). All microcontroller activities, including the clock, timers, are stopped. The WATCHDOG logic on the COP888CL is disabled during the HALT mode. However, the clock monitor circuitry, if enabled, remains active and will cause the WATCHDOG output pin (WDOUT) to go low. If the HALT mode is used and the user does not want to activate the WDOUT pin, the Clock Monitor should be disabled after the device comes out of reset (resetting the Clock Monitor control bit with the first write to the WDSVR register). In the HALT mode, the power requirements of the COP888CL are minimal and the applied voltage $\left(V_{C C}\right)$ may be decreased to $V_{r}\left(V_{r}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The COP888CL supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is
with the Multi-Input Wakeup feature on the $L$ port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.
Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.

## Power Save Modes (Continued)

If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.
The COP888CL has two mask options associated with the HALT mode. The first mask option enables the HALT mode feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the COP888CL will enter and exit the HALT mode as described above. With the HALT disable mask option, the COP888CL cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WATCHDOG detector circuit is inhibited during the HALT mode. However, the clock monitor circuit, if enabled, remains active during HALT mode in order to ensure a clock monitor error if the COP888CL inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The COP888CL is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activity, except the associated on-board oscillator circuitry, the WATCHDOG logic, the clock monitor and the IDLE Timer TO, is stopped. The power supply requirements of the microcontroller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.

As with the HALT mode, the COP888CL can be returned to normal operation with a reset, or with a Multi-Input Wake-up from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.
This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer TO. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer TO interrupt enabled. In this case, when the TOPND bit gets set, the COP888CL will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the COP888CL will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is used to return (wakeup) the COP888CL from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 10 shows the Multi-Input Wakeup logic for the COP888CL microcontroller.
The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the COP888CL to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8 -bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

```
RBIT 5, WKEN
SBIT 5, WKEDG
RBIT 5, WKPND
SBIT 5, WKEN
```

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the L port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the COP888CL will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
The WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port $L$ provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port L to


TL/DD/9766-16
FIGURE 10. Multi-Input Wake Up Logic

## Multi-Input Wakeup (Continued)

be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port $L$ is also used for waking the COP888CL out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the COP888CL will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the COP888CL will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the COP888CL to execute instructions. In this
case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer TO are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## Interrupts

The COP888CL supports a vectored interrupt scheme. It supports a total of ten interrupt sources. The following table lists all the possible COP888CL interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.

| Arbitration Ranking | Source | Description | Vector <br> Address Hi-Low Byte |
| :---: | :---: | :---: | :---: |
| (1) Highest | Software | INTR Instruction | OyFE-OyFF |
|  | Reserved | for Future Use | OyFC-0yFD |
| (2) | External | Pin G0 Edge | OyFA-OyFB |
| (3) | Timer 70 | Underflow | OyF8-0yF9 |
| (4) | Timer T1 | T1A/Underflow | 0yF6-0yF7 |
| (5) | Timer T1 | T1B | 0yF4-0yF5 |
| (6) | MICROWIRE/PLUS | BUSY Goes Low | OyF2-0yF3 |
|  | Reserved | for Future Use | OyF0-0yF1 |
|  | Reserved | for UART | OyEE-OyEF |
|  | Reserved | for UART | OyEC-OyED |
| (7) | Timer T2 | T2A/Underflow | OyEA-0yEB |
| (8) | Timer 72 | T2B | OyE8-0yE9 |
|  | Reserved | for Future Use | OyE6-0yE7 |
|  | Reserved | for Future Use | OyE4-OyE5 |
| (9) | Port L/Wakeup | Port L Edge | OyE2-0yE3 |
| (10) Lowest | Default | VIS Instr. Execution without Any Interrupts | OyE0-0yE1 |

y is VIS page, $\mathrm{y} \neq \mathrm{o}$.

## Interrupts (Continued)

Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If $\mathrm{GIE}=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 \mathrm{t}_{\mathrm{c}}$ cycles to execute.
At this time, since $\mathrm{GIE}=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching.
Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service
routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.
The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15 -bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256byte block ( $0 y 00$ to $0 y F F$ ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block.
The vector of the maskable interrupt with the lowest rank is located at $0 y E 0$ (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at OyFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at $0 y F E$ and $0 y F F$.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at $0 y E 0-0 y E 1$. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 11 shows the COP888CL Interrupt block diagram.

## Interrupts (Continued)

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped.
When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This pending bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WATCHDOG

The COP888CL contains a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WATCHDOG consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WATCHDOG consists of writing a specific value to a WATCHDOG Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5-bit Key Data field, and the 1-bit Clock Monitor Select field. Table I shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table II shows the four possible combinations of lower and upper limits for the WATCHDOG service window. This flexibility in choosing the WATCHDOG service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5 -bit Key Data field. The key data is fixed at 01100 . Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE I. WATCHDOG Service Register (WDSVR)

| Window <br> Select |  | Key Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock <br> Monitor |  |  |  |  |  |  |  |
| X | X | 0 | 1 | 1 | 0 | 0 | Y |

TABLE II. WATCHDOG Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 \mathrm{k}-8 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 0 | 1 | $2 \mathrm{k}-16 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 0 | $2 \mathrm{k}-32 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 1 | $2 \mathrm{k}-64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the COP888CL can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / \mathrm{t}_{\mathrm{c}}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WATCHDOG Operation

The WATCHDOG and Clock Monitor are disabled during reset. The COP888CL comes out of reset with the WATCHDOG armed, the WATCHDOG Window Select bits (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WATCHDOG service window value and the key data (bits 7 through 1) in the WDSVR Register. Table III shows the sequence of events that can occur.
The user must service the WATCHDOG at least once before the upper limit of the serivce window expires. The WATCHDOG may not be serviced more than once in every lower limit of the service window. The user may service the WATCHDOG as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WATCHDOG service.
The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional $16 t_{c}-32 t_{c}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the COP888CL will stop forcing the WDOUT output low.
The WATCHDOG service window will restart when the WDOUT pin goes high it is recommended that the user tie the WDOUT pin back to $V_{C C}$ through a resistor in order to pull WDOUT high.
A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will enter high impedance state.

## WATCHDOG Operation (Continued)

TABLE III. WATCHDOG Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :--- |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WATCHDOG Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WATCHDOG Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WATCHDOG Output |

TABLE IV. MICROWIRE/PLUS
Master Mode Clock Select

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock

The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 \mathrm{t}_{\mathrm{c}}$-32 $\mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## WATCHDOG AND CLOCK MONITOR SUMMARY

The following salient points regarding the COP888 WATCHDOG and Clock Monitor should be noted:

- Both WATCHDOG and Clock Monitor detector circuits are inhibited during reset.
- Following reset, the WATCHDOG and Clock Monitor are both enabled, with the WATCHDOG having the maximum service window selected.
- The WATCHDOG service window and Clock Monitor enable/disable option can only be changed once, during the initial WATCHDOG service following reset.
- The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in order to avoid a WATCHDOG error.
- Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid WATCHDOG errors.
- The correct key data value cannot be read from the WATCHDOG Service register WDSVR. Any attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0's.
- The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes.
- The Clock Monitor detector circuit is active during both the HALT and IDLE modes. Consequently, the COP888 inadvertently entering the HALT mode will be detected as a Clock Monitor error (provided that the Clock Monitor enable option has been selected by the program).
- With the single-pin R/C oscillator mask option selected and the CLKDLY bit reset, the WATCHDOG service window will resume following HALT mode from where it left off before entering the HALT mode.
- With the crystal oscillator mask option selected, or with the single-pin R/C oscillator mask option selected and the CLKDLY bit set, the WATCHDOG service window will be set to its selected value from WDSVR following HALT. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following HALT, but must be serviced within the selected window to avoid a WATCHDOG error.
- The IDLE timer T0 is not initialized with reset.
- The user can sync in to the IDLE counter cycle with an IDLE counter (TO) interrupt or by monitoring the TOPND flag. The TOPND flag is set whenever the thirteenth bit of the IDLE counter toggles (every 4096 instruction cycles). The user is responsible for resetting the TOPND flag.
- A hardware WATCHDOG service occurs just as the COP888 exits the IDLE mode. Consequently, the Watchdog should not be serviced for at least 2048 instruction cycles following IDLE, but must be serviced within the selected window to avoid a WATCHDOG error.
- Following reset, the initial WATCHDOG service (where the service window and the Clock Monitor enable/disable must be selected) may be programmed anywhere within the maximum service window ( 65,536 instruction cycles) initialized by RESET. Note that this initial WATCHDOG service may be programmed within the initial 2048 instruction cycles without causing a WATCHDOG error.


## Detection of Illegal Conditions

The COP888CL can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.

## Detection of IIlegal Conditions (Continued)

The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F Hex is read as all 1's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP'"ing the stack by having more returns than calls.

When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures). The recovery program should reset the software interrupt pending bit using the RPND instruction.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the COP888CL to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, $\mathrm{E}^{2}$ PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 12 shows a block diagram of the MICROWIRE logic.

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE arrangement with an external shift clock is called the Slave mode of operation.


TL/DD/9766-20
FIGURE 12. MICROWIRE/PLUS Block Diagram
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the
master mode, the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table IV details the different clock rates that may be selected.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The COP888CL may enter the MICROWIRE/ PLUS mode either as a Master or as a Slave. Figure 13 shows how two COP888CL microcontrollers and several peripherals may be interconnected using the MICROWIRE/ PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. The SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP888CL. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table V summarizes the bit settings required for Master mode of operation.

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port $G$ configuration register. Table V summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The COP888CL allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and shifted out on the rising edge of the SK clock.

## MICROWIRE/PLUS (Continued)



FIGURE 13. MICROWIRE/PLUS Application

A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE V
This table assumes that the control flag MSEL is set.

| G4 <br> (SO) <br> Config. <br> Bit | G5 <br> (SK) <br> Config. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |



Reading memory locations 70-7F Hex will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

The COP888CL has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode for the COP888CL. The operand is the data memory addressed by the B pointer or $X$ pointer.

## Register Indirect (with auto post increment or decrement of pointer)

This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the $B$ pointer or $X$ pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

## Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.
Immediate
The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the Load B Immediate instruction. The instruction contains a 4-bit immediate field as the operand.

## Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1-byte relative jump (JP +1 is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter $(\mathrm{PC})$ in order to jump to the associated interrupt service routine.

Instruction Set
Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :---: | :---: |
| [B] | Memory Indirectly Addressed by B Register |
| [ X ] | Memory Indirectly Addressed by $X$ Register |
| MD | Direct Addressed Memory |
| Mem | Direct Addressed Memory or [B] |
| Meml | Direct Addressed Memory or [B] or Immediate Data |
| Imm | 8-Bit Immediate Data |
| Reg | Register Memory: Addresses F0 to FF (Includes B, X and SP) |
| Bit | Bit Number ( 0 to 7) |
| $\leftarrow$ | Loaded with |
| $\longleftrightarrow$ | Exchanged with |

## Instruction Set (Continued)

INSTRUCTION SET

| ADD | A,Memi | ADD | $A \leftarrow A+$ Meml |
| :---: | :---: | :---: | :---: |
| ADC | A,Meml | ADD with Carry | $A \leftarrow A+\text { Meml }+C, C \leftarrow \text { Carry }$ $\mathrm{HC} \leftarrow$ Halt Carry |
| SUBC | A, Meml | Subtract with Carry | $A \leftarrow A-\overline{\text { Meml }}+C, C \leftarrow \text { Carry }$ $\text { HC } \leftarrow \text { Half Carry }$ |
| AND | A,Meml | Logical AND | $A \leftarrow A$ and Meml |
| ANDSZ | A, Imm | Logical AND Immed., Skip if Zero | Skip next if (A and Imm) $=0$ |
| OR | A,Meml | Logical OR | $A \leftarrow A$ or Meml |
| XOR | A,Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD = Imm |
| IFEQ | A,Meml | IF EQual | Compare A and Meml, Do next if A = Meml |
| IFNE | A,Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq$ Meml |
| IFGT | A,Meml | IF Greater Than | Compare A and Meml, Do next if A > Meml |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A,Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, $[\mathrm{X}]$ | EXchange A with Memory [X] | $A \longleftrightarrow[X]$ |
| LD | A, Meml | LoaD A with Memory | $A \leftarrow M e m l$ |
| LD | A, $[\mathrm{X}]$ | LoaD A with Memory [ X ] | $A \leftarrow[X]$ |
| LD | B,Imm | LoaD B with Immed. | $B \leftarrow 1 \mathrm{~mm}$ |
| LD | Mem, Imm | LoaD Memory Immed | Mem $\leftarrow$ Imm |
| LD | Reg, 1 mm | LoaD Register Memory Immed. | Reg $\leftarrow$ Imm |
| X | A, [ $B \pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | A, $[\mathrm{X} \pm$ ] | EXchange A with Memory [ X ] | $A \longleftrightarrow[\mathrm{C}],(\mathrm{X} \leftarrow \pm 1)$ |
| LD | A, $[\mathrm{B} \pm]$ | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm$ ] | LoaD A with Memory [X] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | [ $\mathrm{B} \pm$ ], lmm | LoaD Memory [B] Immed. | $[\mathrm{B}] \leftarrow \mathrm{Imm},(\mathrm{B} \leftarrow \pm 1)$ |
| CLR | A | CLeaR A | $A \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow B C D$ correction of $A$ (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $\mathrm{C} \longleftrightarrow \mathrm{A} 7 \longleftrightarrow \ldots \longleftrightarrow \mathrm{AO} \longleftrightarrow \mathrm{C}$ |
| RLC | A | Rotate A Left thru C | $\mathrm{C} \leftarrow \mathrm{A} 7 \leftarrow \ldots \leftarrow \mathrm{AO} \leftarrow \mathrm{C}$ |
| SWAP | A | SWAP nibbles of $A$ | A7... A4 $\longleftrightarrow$ A3... A0 |
| SC |  | Set C | $C \leftarrow 1, H C \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IF C | IF C is true, do next instruction |
| IFNC |  | IF Not C | If $C$ is not true, do next instruction |
| POP | A | POP the stack into $A$ | $S P \leftarrow S P+1, A \leftarrow[S P]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{i}$ ( $\mathrm{ii}=15$ bits, 0 to 32k) |
| JMP | Addr. | Jump absolute | PC9 . . 0 ¢ $\mathrm{i}(\mathrm{i}=12 \mathrm{bits})$ |
| JP | Disp. | Jump relative short | $P C \leftarrow P C+r(r$ is -31 to +32 , except 1$)$ |
| JSRL | Addr. | Jump SubRoutine Long | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 \ldots 0 \leftarrow \mathrm{i}$ |
| JID |  | Jump InDirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.
Bytes and Cycles per Instruction
The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |


|  | Memory Transfer Instructions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register Indirect |  | Direct | Immed. | Register Indirect Auto Incr. \& Decr. |  |
|  | [B] | [ X ] |  |  | [ $\mathrm{B}+, \mathrm{B}-\mathrm{]}$ | [ $\mathrm{X}+, \mathrm{X}-\mathrm{]}$ |
| X A,* | 1/1 | 1/3 | 2/3 |  | 1/2 | 1/3 |
| LD A,* | 1/1 | 1/3 | $2 / 3$ | 2/2 | 1/2 | 1/3 |
| LD B, Imm |  |  |  | 1/1 |  |  |
| LD B, Imm |  |  |  | 2/2 |  |  |
| LD Mem, Imm | $2 / 2$ |  | 3/3 |  | $2 / 2$ |  |
| LD Reg, Imm |  |  | 2/3 |  |  |  |
| IFEQ MD, Imm |  |  | 3/3 |  |  |  |

( 1 F B < 16)

* = > Memory location addressed by B or X or directly.


## COP888CL Opcode Table

Upper Nibble Along X-Axis
Lower Nibble Along $Y$-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP - 15 | JP - 31 | LD OFO, \# i | DRSZ OFO | RRCA | RC | ADC A, \#i | ADC A,[B] | 0 |
| JP - 14 | JP -30 | LD OF1, \# i | DRSZ OF1 | * | SC | SUBC A, \#i | SUB A, [B] | 1 |
| JP -13 | JP -29 | LD 0F2, \# i | DRSZ 0F2 | X $\mathrm{A},[\mathrm{X}+]$ | X $A,[B+]$ | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP - 12 | JP -28 | LD OF3, \# i | DRSZ 0F3 | X $A,[\mathrm{X}-\mathrm{]}$ | X $A,[B-]$ | IFGT A, \#i | IFGT A, [B] | 3 |
| JP -11 | JP -27 | LD OF4, \# i | DRSZ 0F4 | VIS | LAID | ADD A, \#i | ADD A,[B] | 4 |
| JP - 10 | JP -26 | LD 0F5, \# i | DRSZ 0F5 | RPND | JID | AND A, \#i | AND A,[B] | 5 |
| JP -9 | JP -25 | LD 0F6, \# i | DRSZ 0F6 | X A,[X] | X A,[B] | XOR A, \#i | XOR A,[B] | 6 |
| JP -8 | JP -24 | LD 0F7, \# i | DRSZ 0F7 | * | * | OR A, \#i | OR A, [B] | 7 |
| JP -7 | JP -23 | LD 0F8, \# i | DRSZ 0F8 | NOP | RLCA | LD A, \#i | IFC | 8 |
| JP -6 | JP -22 | LD OF9, \# i | DRSZ 0F9 | IFNE <br> A,[B] | IFEQ <br> Md, \#i | $\begin{aligned} & \text { IFNE } \\ & \text { A,\#i } \end{aligned}$ | IFNC | 9 |
| JP -5 | JP -21 | LD OFA, \# i | DRSZ OFA | LD A, $[\mathrm{X}+\mathrm{]}$ | LD A, [B+] | LD [B+],\#i | INCA | A |
| JP -4 | JP -20 | LD OFB, \# i | DRSZ OFB | LD A, $\mathrm{X} \times$-] | LD A, [B-] | LD [B-],\#i | DECA | B |
| JP -3 | JP -19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | POPA | C |
| JP -2 | JP -18 | LD OFD, \# i | DRSZ OFD | DIR | JSRL | LD A,Md | RETSK | D |
| JP -1 | JP - 17 | LD OFE, \# i | DRSZ OFE | LD A, [X] | LD A,[B] | LD [B], \#i | RET | E |
| JP -0 | JP -16 | LD OFF, \# i | DRSZ OFF | * | * | LD B, \#i | RETI | F |

## COP888CL Opcode Table (Continued)

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | ANDSZ A, \#i | LD B, \#0F | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \text { x000-xOFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x000-x0FF } \end{aligned}$ | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 1,[B] } \end{aligned}$ | * | LD B, \# OE | IFBNE 1 | $\begin{aligned} & \text { JSR } \\ & \times 100-\times 1 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\times 1 F F \end{aligned}$ | $J P+18$ | JP + 2 | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 2,[B] } \end{aligned}$ | * | LD B, \#0D | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \text { x200-x2FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-\times 2 F F \end{aligned}$ | $\mathrm{JP}+19$ | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#OC | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \times 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 300-x 3 F F \end{aligned}$ | JP + 20 | JP + 4 | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[B] \end{aligned}$ | CLRA | LD B, \#0B | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-\times 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-\times 4 F F \end{aligned}$ | JP + 21 | $J P+5$ | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[B] \end{aligned}$ | SWAPA | LD B, \# OA | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \end{aligned}$ | JP + 22 | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 6,[B] } \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \times 600-\times 6 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 600-\times 6 \text { FF } \end{aligned}$ | $J P+23$ | $J P+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \text { x700-x7FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 700-x 7 F F \end{aligned}$ | JP + 24 | $J P+8$ | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \text { JSR } \\ & \text { x800-x8FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 800-\times 8 F F \end{aligned}$ | JP + 25 | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & 1,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, \#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x900-x9FF } \end{aligned}$ | JP + 26 | $\mathrm{JP}+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & 2,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { xA00-xAFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xA00-xAFF } \end{aligned}$ | $J P+27$ | $J P+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \text { JSR } \\ & \text { xB00-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xB00-xBFF } \end{aligned}$ | JP + 28 | $J P+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \text { xCOO-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xC00-xCFF } \end{aligned}$ | $J P+29$ | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xD00-xDFF } \end{aligned}$ | $\mathrm{JP}+30$ | $J P+14$ | D |
| $\begin{aligned} & \text { SBIT } \\ & 6,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 6,[B] } \end{aligned}$ | LD B, \#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xE00-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xEO0-xEFF } \end{aligned}$ | $J P+31$ | $J P+15$ | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \mathrm{RBIT} \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xFOO-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xFOO-xFFF } \end{aligned}$ | $\mathrm{JP}+32$ | $\mathrm{JP}+16$ | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location

* is an unused opcode

Note: The opcode 60 Hex is also the opcode for IFBIT \# i,A

## Mask Options

The COP888CL mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.

```
OPTION l: CLOCK CONFIGURATION
    = 1 Crystal Oscillator (CKI/l0)
        G7 (CK0) is clock generator
        output to crystal/resonator
        CKI is the clock input
    =2
            Single-pin RC controlled
        oscillator (CKI/lO)
        G7 is available as a HALT
        restart and/or general purpose
        input
```

OPTION 2: HALT
$=1$ Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: COP888CL BONDING
$=1 \quad 44-$ Pin PCC
$=240$-Pin DIP
$=3$ N.A.
$=4$ 28-Pin DIP
$=5 \quad 28$-Pin S0

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real-time, full-speed emulation, up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32 k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user-selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time
spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC® via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS 232 serial interface <br> cable |
| MHW-PS3 | Power Supply 110V/60 Hz |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :--- | :--- | :---: | :---: |
| MHW-884CL28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP884CL |
| MHW-884CL28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP884CL |
| MHW-888CL40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CL |
| MHW-888CL40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CL |
| MHW-888CL44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CL |
| MHW-888CL44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CL |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 macro <br> cross assembler <br> for IBM $®$ | $424410527-001$ |
|  | PC-XT®, PC-AT® <br> or compatible |  |

## Development Support (Continued)

## SIMULATOR

The COP8 Designer's Tool Kit is available for evaluating National Semiconductor's COP8 microcontroller family. The kit contains programmer's manuals, device datasheets, pocket reference guide, assembler and simulator, which allows the user to write, test, debug and run code on an industry standard compatible PC. The simulator has a windowed user interface and can handle script files that simulate hardware inputs, interrupts and automatic command processing. The capture file feature enables the user to record to a file current cycle and output port changes which are caused by the program under test.

| Simulator Ordering Information |  |  |
| :--- | :--- | :---: |
| Part Number Description$\|$ Manual |  |  |
| COP8-TOOL-KIT | COP8 Designer's | $420420270-001$ |
|  | Tool Kit | $424420269-001$ |
|  | Assembler and |  |
| Simulator |  |  |

## SINGLE-CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

## PROGRAM SUPPORT

Programming of the single-chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single-chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 FAX: (206) 882-104

Duplicate Board Ordering Information

| Part Number | Description | Devices <br> Supported |
| :--- | :--- | :--- |
| COP8-PRGM-28D | Duplicator Board for <br> 28 DIP Multi-Chip <br> Module (MCM) and <br> for use with <br> Scrambler Boards | COP884CLMHD |
| COP8-SCRM-DIP | MCM Scrambler <br> Board for 40 DIP <br> Socket | COP888CLMHD |
| COP8-SCRM-PCC | MCM Scrambler <br> Board for 44 PLCC// <br> LDCC | COP888CLMHEL |
| COP8-SCRM-SBX | MCM Scrambler <br> Board for 28 LCC <br> Socket | COP884CLMHEA |
| COP8-PRGM-DIP | Duplicator Board <br> with COP8-SCRM- <br> DIP Scrambler <br> Board | COP884CLMHD, <br> COP888CLMHD |
| COP8-PRGM-PCC | Duplicator Board <br> with COP8-SCRM- <br> PCC Scrambler <br> Board | COP888CLMEL, <br> COP884CLMHD |

Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System.

## Information System

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contents
Dial-A-Helper User Manual P/N
Public Domain Communications Software

## Factory Applications Support

Dial-A-Helper also provides immediate factor applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.

| Voice: | (408) 721-5582 |
| :--- | :--- |
| Modem: | (408) $739-1162$ |
|  | Baud: 300 or 1200 baud |
|  | Set-up: Length: 8 -Bit |
|  | Parity: None |
|  | Stop Bit 1 |
|  | Operation: 24 Hours, 7 Days |

## COP988CF/COP984CF/COP888CF/COP884CF Single-Chip microCMOS Microcontroller

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's $\mathrm{M}^{2} \mathrm{CMOSTM}$ process technology. The COP888CF is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

■ Low cost 8 -bit microcontroller

- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu$ s instruction cycle time
- 4096 bytes on-board ROM
- 128 bytes on-board RAM
- Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$
- 8-channel A/D converter with prescaler and both differential and single ended modes
- MICROWIRE/PLUSTM serial I/O
- WATCHDOGTM and Clock Monitor logic
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer T0
- Two Timers (Each with 2 Interrupts)
- MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- Default VIS
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
a Two 16-bit timers, each with two 16-bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PLCC or 40 N
- 44 PLCC with 37 I/O pins
-40 N with $33 \mathrm{I} / \mathrm{O}$ pins
-28 SO or 28 N , each with $23 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE ${ }^{\circledR}$ Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Emulation device-COP888CFMH
- Real time emulation and full program debug offered by National's Development Systems

Block Diagram


TL/DD/9425-1
FIGURE 1. COP888CF Block Diagram

## General Description (Continued)

It is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS serial I/O, two 16 -bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), an 8 -channel, 8 -bit A/D converter with both differential and single ended modes, and two power savings modes (HALT and

IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CF operates over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagrams




Top View
Order Number COP884CF-XXX/N or COP884CF-XXX/WM
See NS Package Number D28G or M28B


Order Number COP888F-XXX/N See NS Molded Package Number N40A

## Connection Diagrams (Continued)

COP888CF Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | $\begin{aligned} & \text { 28-Pin } \\ & \text { Pack. } \end{aligned}$ | 40-Pin | 44-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 | - |
| L1 | 1/0 | MIWU |  | 12 | 18 | - |
| L2 | 1/0 | MIWU |  | 13 | 19 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | Т2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT Restart |  | 4 | 6 | 6 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| 10 | I | ACHO |  | 7 | 9 | 9 |
| 11 | I | ACH1 |  | 8 | 10 | 10 |
| 12 | I | ACH2 |  |  | 11 | 11 |
| 13 | 1 | ACH3 |  |  | 12 | 12 |
| 14 | I | ACH4 |  |  | 13 | 13 |
| 15 | 1 | ACH5 |  |  | 14 | 14 |
| 16 | 1 | ACH6 |  |  |  | 15 |
| 17 | 1 | ACH7 |  |  |  | 16 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $V_{\text {REF }}$ | $+\mathrm{V}_{\text {REF }}$ |  |  | 10 | 16 | 18 |
| AGND | AGND |  |  | 9 | 15 | 17 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
7 V
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $V_{C C}$ Pin (Source) 100 mA

Total Current out of GND Pin (Sink)
110 mA Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics 988CF: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise speciiied

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage 988CF <br> 998CFH |  | $\begin{aligned} & 2.5 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current ( Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <0.7 \\ & <0.3 \end{aligned}$ | $\begin{aligned} & 8 \\ & 4 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \end{aligned}$ | mA <br> mA <br> mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\text {CC }}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The A/D is disabled. VREF is tied to AGND (effectively shorting the Reference resistor). The clock monitor is disabled.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TRI-STATE Leakage | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{~A}$ |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | P |  |

A/D Converter Specifications $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\left(\mathrm{~V}_{\mathrm{SS}}-0.050 \mathrm{~V}\right) \leq$ Any Input $\leq\left(\mathrm{V}_{\mathrm{CC}}+0.050 \mathrm{~V}\right)$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |
| Reference Voltage Input | AGND $=0 \mathrm{~V}$ | 3 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| Absolute Accuracy | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 1$ | LSB |
| Non-Linearity | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{CC}}$ <br> Deviation from the <br> Best Straight Line |  |  | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 1 / 2$ | LSB |
| Input Reference Resistance |  | 1.6 |  | 4.8 | $\mathrm{k} \Omega$ |
| Common Mode Input Range (Note 7) |  | AGND |  | $\mathrm{V}_{\mathrm{REF}}$ | V |
| DC Common Mode Error |  |  |  | $\pm 1 / 4$ | LSB |
| Off Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{~A}$ |
| On Channel LeakageCurrent |  | 0.1 |  | 1 | $\mu \mathrm{~A}$ |
| A/D Clock Frequency (Note 5) |  |  | 12 |  | $\mathrm{A} / \mathrm{D} \mathrm{Clock}$ <br> CyCles |
| Conversion Time (Note 4) |  |  |  |  |  |

Note 4: Conversion Time includes sample and hold time.
Note 5: See Prescaler description.
Note 6: Pins G6 and $\overline{\text { RESET }}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 7: For $V_{I N}(-) \geq V_{I N}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct for analog input voltages below ground or above the $V_{C C}$ supply. Be careful, during testing at low $V_{C C}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $V_{I N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to $5 \mathrm{~V}_{\mathrm{DC}}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 8) Rise Time (Note 8) Fall Time (Note 8) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \hline \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ |  |
| Inputs tsetup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay $t_{\text {PD1 }}$, t $_{\text {PD }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time | - - | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{array}{r} \mathrm{t}_{\mathrm{c}} \\ \mathrm{t}_{\mathrm{c}} \\ \mathrm{t}_{\mathrm{c}} \\ \mathrm{t}_{\mathrm{c}} \\ \hline \end{array}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 8: Parameter sample (not 100\% tested).


TL/DD/9425-26
FIGURE 3. MICROWIRE/PLUS Timing

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)

Total Current out of GND Pin (Sink) Storage Temperature Range

110 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics 888CF: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | 0.1 V CC | V |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \text { CKI }=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} <1 \\ <0.5 \end{gathered}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \end{aligned}$ | mA <br> mA <br> mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=6 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $V_{C C}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA mA mA mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage | $V_{C C}=6.0 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}, L$ and $G$ ports in the THI-STATE mode and tied to ground, all outputs low and tied to ground. The A/D is disabled. VREF is tied to AGND (effectively shorting the Reference resistor). The clock monitor is disabled.

DC Electrical Characteristics 888CF: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciifed (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | mA |  |

## A/D Converter Specifications 888CF:

$V_{C C}=5 \mathrm{~V} \pm 10 \%\left(V_{S S}-0.050 \mathrm{~V}\right) \leq$ Any Input $\leq\left(V_{C C}+0.050 \mathrm{~V}\right)$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |
| Reference Voltage Input | AGND $=0 \mathrm{~V}$ | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Absolute Accuracy | $V_{\text {REF }}=V_{\text {CC }}$ |  |  | $\pm 1$ | LSB |
| Non-Linearity | $V_{\mathrm{REF}}=\mathrm{V}_{\mathrm{CC}}$ <br> Deviation from the Best Straight Line |  |  | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | $V_{\text {REF }}=V_{\text {CC }}$ |  |  | $\pm 1 / 2$ | LSB |
| Input Reference Resistance |  | 1.6 |  | 4.8 | $\mathrm{k} \Omega$ |
| Common Mode Input Range (Note 7) |  | AGND |  | $\mathrm{V}_{\text {REF }}$ | V |
| DC Common Mode Error |  |  |  | $\pm 1 / 4$ | LSB |
| Off Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| On Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| A/D Clock Frequency (Note 5) |  | 0.1 |  | 1.67 | MHz |
| Conversion Time (Note 4) |  |  | 12 |  | A/D Clock Cycles |

Note 4: Conversion Time includes sample and hold time.
Note 5: See Prescaler description.
Note 6: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 7: For $V_{I N}(-) \geq V_{I N}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct for analog input voltages below ground or above the $V_{C C}$ supply. Be careful, during testing at low $V_{C c}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $V_{I N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 V_{D C}$ to $5 V_{D C}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.

AC Electrical Characteristics 888CF: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator R/C Oscillator | $\begin{aligned} & 4 V \leq V_{C C} \leq 6 V \\ & 2.5 V \leq V_{C C}<4 V \\ & 4 V \leq V_{C C} \leq 6 V \\ & 2.5 V \leq V_{C C}<4 V \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~S} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 8) Rise Time (Note 8) Fall Time (Note 8) | $\begin{aligned} \mathrm{f}_{\mathrm{r}} & =\mathrm{Max} \\ \mathrm{f}_{\mathrm{r}} & =10 \mathrm{MHz} \text { Ext Clock } \\ \mathrm{f}_{\mathrm{r}} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs ${ }^{\text {tseTUP }}$ thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Output Propagation Delay $t_{\text {tPD1 }}, \mathrm{t}_{\text {PDO }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 |  |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 8: Parameter sample (not $100 \%$ tested).


FIGURE 3. MICROWIRE/PLUS Timing

## Typical Performance Characteristics




$V_{0 L}(V)$
TL/DD/9425-36

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
$V_{\text {REF }}$ and AGND are the reference voltage pins for the onboard A/D converter.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
RESET is the master reset input. See Reset Description section.
The COP888CF contains three bidirectional 8-bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input (Schmitt trigger inputs on ports $G$ and L), output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888CF memory map for the various addresses associated with the I/O ports.) Figure 4 shows the I/O port configurations for the COP888CF. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |



TL/DD/9425-6
FIGURE 4. I/O Port Configurations
PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
Port L supports Multi-Input Wakeup (MIWU) on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B. LO and L1 are not available on the 44-pin version of the COP888CF, since they are replaced by $\mathrm{V}_{\text {REF }}$ and AGND. L0 and L1 are not terminated on the 44-pin version. Consequently, reading LO or L1 as inputs will return unreliable data with the 44-pin package, so this data should be masked out with user software when the L port is read for input data. It is recommended that the pins be configured as outputs.

Port $L$ has the following alternate features:
LO MIWU
L1 MIWU
L2 MIWU
L3 MIWU
L4 MIWU or T2A
L5 MIWU or T2B
L6 MIWU
L7 MIWU
Port G is an 8 -bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin, but is also used to bring the device out of HALT mode with a low to high transition on G7. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin or general purpose input (R/C clock configuration), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
Go INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
Port C is an 8-bit I/O port. The 40-pin device does not have a full complement of Port $C$ pins. The unavailable pins are not terminated. A read operation for these unterminated pins will return unpredictable values.

## Pin Descriptions (Continued)

Port I is an 8-bit $\mathrm{Hi}-\mathrm{Z}$ input port, and also provides the ana$\log$ inputs to the A/D converter. The 28-pin device does not have a full complement of Port I pins. The unavailable pins are not terminated (i.e. they are floating). A read operation from these unterminated pins will return unpredictable values. The user should ensure that the software takes this into account by either masking out these inputs, or else restricting the accesses to bit operations only. If unterminated, Port I pins will draw power only when addressed.
Port D is an 8 -bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the COP888CF is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The COP888CF architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8 -bit addition, subtraction, logical or shift operation in one instruction ( $\mathrm{t}_{\mathrm{c}}$ ) cycle time.
There are five CPU registers:
A is the 8-bit Accumulator Register
PC is the 15 -bit Program Counter Register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is an 8 -bit RAM address pointer, which can be optionally post auto incremented or decremented.
X is an 8 -bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8 -bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06 F with reset.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

Program memory for the COP888CF consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15 -bit program counter (PC). All interrupts in the COP888CF vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}$ and SP pointers.

The COP888CF has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses OFO to OFF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X$, $S P$, and $B$ are memory mapped into this space at address locations OFC to OFE Hex respectively, with the other registers (other than reserved register OFF) being available for general usage.
The instruction set of the COP888CF permits any bit in memory to be set, reset or tested. All I/O and registers on the COP888CF (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. The accumulator ( $A$ ) bits can also be directly and individually tested.

## Reset

The $\overline{\text { RESET }}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for Ports $L, G$, and $C$ are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WatchDog and/or Clock Monitor error output pin. Port D is initialized high with RESET. The PC, PSW, CNTRL, ICNTRL, and T2CNTRL control registers are cleared. The Multi-Input Wakeup registers WKEN, WKEDG, and WKPND are cleared. The A/D control register ENAD is cleared, resulting in the ADC being powered down initially. The Stack Pointer, SP, is initialized to 06F Hex.
The COP888CF comes out of reset with both the WatchDog logic and the Clock Monitor detector armed, and with both the WatchDog service window bits set and the Clock Monitor bit set. The WatchDog and Clock Monitor detector circuits are inhibited during reset. The WatchDog service window bits are initialized to the maximum WatchDog service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor bit is initialized high, and will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until 16-32 $t_{c}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 5 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.


TL/DD/9425-7
RC $>5 \times$ Power Supply Rise Time FIGURE 5. Recommended Reset Circuit

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 6 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table B shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


FIGURE 6. Crystal and R/C Oscillator Diagrams
TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5} \mathbf{5}^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C} 1$ <br> $\mathbf{( p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE B. R/C Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> (MHz) | Instr. Cycle <br> $(\boldsymbol{\mu} \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}$
$50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-l1
2. Internal switching current-12
3. Internal leakage current-13
4. Output șource current-14
5. DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND-15
6. DC reference current contribution
from the A/D converter-l6
7. Clock Monitor current when enabled-17

Thus the total current drain, It , is given as

$$
\mathrm{It}=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
\mathrm{I} 2=\mathrm{C} \times \mathrm{V} \times \mathrm{f}
$$

where $\mathrm{C}=$ equivalent capacitance of the chip
$V=$ operating voltage
$f=$ CKI frequency

## Control Registers

CNTRL Register (Address X'00EE)
The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:
SL1 \& SLO Select the MICROWIRE/PLUS clock divide by $(00=2,01=4,1 x=8)$
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
Selects G5 and G4 as MICROWIRE/PLUS signals
SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

PSW Register (Address X'00EF)
The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
BUSY MICROWIRE/PLUS busy shifting flag
EXPND External interrupt pending
T1ENA Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A capture edge in mode 3)
C Carry Flag
HC Half Carry Flag

| HC | C | T1PNDA | T1ENA | EXPND | BUSY | EXEN | GIE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

## Control Registers (Continued)

The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## ICNTRL Register (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag
 Bit 7 Bit 0

## T2CNTRL Register (Address X'00C6)

The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B capture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)
T2C0 Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3
T2C1 Timer T2 mode control bit
T2C2 Timer T2 mode control bit
T2C3 Timer T2 mode control bit


Bit 7
Bit 0

## Timers

The COP888CF contains a very versatile set of timers (TO, $\mathrm{T} 1, \mathrm{~T} 2$ ). All timers and associated autoreload/capture registers power up containing random data.
Figure 7 shows a block diagram for the timers on the COP888CF.

## TIMER TO (IDLE TIMER)

The COP888CF supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer TO, which is a 16 -bit timer. The Timer TO runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer T0, which is a count down timer.

The Timer TO supports the following functions:
Exit out of the Idle Mode (See Idle Mode description) WatchDog logic (See WatchDog description) Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## TIMER T1 AND TIMER T2

The COP888CF has a set of two powerful timer/counter blocks, T1 and T2. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the two timer blocks, T1 and T2, are identical, all comments are equally applicable to either timer block.
Each timer block consists of a 16 -bit timer, Tx, and two supporting 16-bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TxB. The pin TxA supports I/O required by the timer block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the COP888CF to


TL/DD/9425-11
FIGURE 7. Timers for the COP888CF
easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits TxC3, TxC2, and TxC1 allow selection of the different modes of operation.

## Timers (Continued)

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the COP888CF to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
In this mode the timer Tx counts down at a fixed rate of $\mathrm{t}_{\mathrm{c}}$. Upon every underflow the timer is alternately reloaded with the contents of supporting registers, $\mathrm{R} \times \mathrm{A}$ and RxB . The very first underflow of the timer causes the timer to reload from the register RxA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.
The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.
Figure 8 shows a block diagram of the timer in PWM mode. The underflows can be programmed to toggle the TXA output pin. The underflows can also be programmed to generate interrupts.
Underflows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TxENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TxENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the R×B register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.


TL/DD/9425-13

## FIGURE 8. Timer in PWM Mode

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, $T x$, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the
timer to be clocked either on a positive or negative edge from the TxA pin. Underflows from the timer are latched into the TXPNDA pending flag. Setting the TXENA control flag will cause an interrupt when the timer underlows.
In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if the TxENB control flag is set. The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag.
Figure 9 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the TxA pin is being used as the counter input clock.


FIGURE 9. Timer in External Event Counter Mode

## Mode 3. Input Capture Mode

The COP888CF can precisely measure external frequencies or time external events by placing the timer block, Tx, in the input capture mode.
In this mode, the timer Tx is constantly running at the fixed $t_{c}$ rate. The two registers, RxA and RxB, act as capture registers. Each register acts in conjunction with a pin. The register RXA acts in conjunction with the TXA pin and the register R×B acts in conjunction with the $\mathrm{T} \times B \mathrm{pin}$.
The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TxA and TxB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag TxENA allows the interrupt on TxA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TXA pin. Similarly, the flag TXENB controls the interrupts from the TxB pin.
Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxC0 pending flag (the TXCO control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TxC0 control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TXENA control flag. When a TXA interrupt occurs in the Input Capture mode, the user must check both

Timers (Continued)
whether a TxA input capture or a timer underflow (or both) caused the interrupt.
Figure 10 shows a block diagram of the timer in Input Capture mode.


FIGURE 10. Timer in Input Capture Mode

## TIMER CONTROL FLAGS

The timers T1 and T2 have indentical control structures. The control bits and their functions are summarized below.
TxC0 Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underflow Interrupt Pending Flag in Mode 3 (Input Capture)
TxPNDA Timer Interrupt Pending Flag
TxPNDB Timer Interrupt Pending Flag
TxENA Timer Interrupt Enable Flag
TxENB Timer Interrupt Enable Flag $1=$ Timer Interrupt Enabled $0=$ Timer Interrupt Disabled
TxC3 Timer mode control
TXC2 Timer mode control
TxC1 Timer mode control

The timer mode control bits (TxC3, TxC2 and TxC1) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TxA Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TxA Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) TxA Toggle | Autoreload RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No TxA Toggle | Autoreload RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Pos. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Neg. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 1 | MODE 3 (Capture) Captures: <br> TxA Neg. Edge TxB Pos. Edge | Neg. TxB <br> Edge or <br> Timer Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Neg. Edge | Neg. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $t_{c}$ |

## Power Save Modes

The COP888CF offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the onboard oscillator circuitry and timer TO are active but all other microcontroller activities are stopped. In either mode, all onboard RAM, registers, I/O states, and timers (with the exception of TO ) are unaltered.

## HALT MODE

The COP888CF is placed in the HALT mode by writing a "1" to the HALT flag (G7 data bit). All microcontroller activities, including the clock, timers, and A/D converter, are stopped. The WatchDog logic on the COP888CF is disabled during the HALT mode. However, the clock monitor circuitry if enabled remains active and will cause the WatchDog output pin (WDOUT) to go low. If the HALT mode is used and the user does not want to activate the WDOUT pin, the Clock Monitor should be disabled after the device comes out of reset (resetting the Clock Monitor control bit with the first write to the WDSVR register). In the HALT mode, the power requirements of the COP888CF are minimal and the applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased to $\mathrm{V}_{\mathrm{r}}\left(\mathrm{V}_{\mathrm{r}}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The COP888CF supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the L port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the $\overline{\text { RESET }}$ pin low.
Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.

If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.
The COP888CF has two mask options associated with the HALT mode. The first mask option enables the HALT mode feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the COP888CF will enter and exit the HALT mode as described above. With the HALT disable mask option, the COP888CF cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WatchDog detector circuit is inhibited during the HALT mode. However, the clock monitor circuit if enabled remains active during HALT mode in order to ensure a clock monitor error if the COP888CF inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The COP888CF is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activity, except the associated on-board oscillator circuitry, the WatchDog logic, the clock monitor and the IDLE Timer TO, is stopped. The power supply requirements of the microcontroller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.
As with the HALT mode, the COP888CF can be returned to normal operation with a reset, or with a Multi-Input Wakeup from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.
This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer T0. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer TO interrupt enabled. In this case, when the TOPND bit gets set, the COP888CF will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the COP888CF will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is used to return (wakeup) the COP888CF from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 11 shows the Multi-Input Wakeup logic for the COP888CF microcontroller.
The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the COP888CF to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8-bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarity this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

| RBIT | 5, WKEN |
| :--- | :--- |
| SBIT | 5, WKEDG |
| RBIT | 5, WKPND |
| SBIT | 5, WKEN |

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the $L$ port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the COP888CF will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
The WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port L provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port $L$ to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.


TL/DD/9425-16
FIGURE 11. Multi-Input Wake Up Logic

## Multi-Input Wakeup (Continued)

The GIE (global interrupt enable) bit enables the interrupt function. A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port $L$ is also used for waking the COP888CF out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the COP888CF will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the COP888CF will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the COP888CF to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer TO are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## A/D Converter

The COP888CF contains an 8-channel, multiplexed input, successive approximation, A/D converter. Two dedicated pins, $\mathrm{V}_{\text {REF }}$ and AGND are provided for voltage reference.

## OPERATING MODES

The A/D converter supports ratiometric measurements. It supports both Single Ended and Differential modes of operation.
Four specific analog channel selection modes are supported. These are as follows:

Allow any specific channel to be selected at one time. The A/D converter performs the specific conversion requested and stops.
Allow any specific channel to be scanned continuously. In other words, the user will specify the channel and the A/D converter will keep on scanning it continuously. The user can come in at any arbitrary time and immediately read the result of the last conversion. The user does not have to wait for the current conversion to be completed.
Allow any differential channel pair to be selected at one time. The A/D converter performs the specific differential conversion requested and stops.

Allow any differential channel pair to be scanned continuously. In other words, the user will specify the differential channel pair and the A/D converter will keep on scanning it continuously. The user can come in at any arbitrary time and immediately read the result of the last differential conversion. The user does not have to wait for the current conversion to be completed.
The A/D converter is supported by two memory mapped registers, the result register and the mode control register. When the COP888CF is reset, the control register is cleared and the A/D is powered down. The A/D result register has unknown data following reset.

## A/D Control Register

A control register, Reg: ENAD, contains 3 bits for channel selection, 3 bits for prescaler selection, and 2 bits for mode selection. An A/D conversion is initiated by writing to the ENAD control register. The result of the conversion is available to the user from the A/D result register, Reg: ADRSLT.
Reg: ENAD
CHANNEL SELECT|MODE SELECT/PRESCALER SELECT Bits 7, 6, $5 \quad$ Bits 4,3 Bits 2, 1, 0

## CHANNEL SELECT

This 3-bit field selects one of eight channels to be the $\mathrm{V}_{\mathrm{IN}}+$. The mode selection determines the $\mathrm{V}_{\mathrm{IN}}$ - input.
Single Ended mode:

| Bit 7 | Bit 6 | Bit 5 | Channel No. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 5 |
| 1 | 1 | 0 | 6 |
| 1 | 1 | 1 | 7 |

Differential mode:

| Bit 7 | Bit 6 | Bit 5 | Channel Pairs (+. - ) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0,1 |
| 0 | 0 | 1 | 1,0 |
| 0 | 1 | 0 | 2,3 |
| 0 | 1 | 1 | 3,2 |
| 1 | 0 | 0 | 4,5 |
| 1 | 0 | 1 | 5,4 |
| 1 | 1 | 0 | 6,7 |
| 1 | 1 | 1 | 7,6 |

## MODE SELECT

This 2-bit field is used to select the mode of operation (single conversion, continuous conversions, differential, single ended) as shown in the following table.

| Bit 4 | Bit 3 | Mode |
| :---: | :---: | :--- |
| 0 | 0 | Single Ended mode, single conversion <br> 0 |
| 1 | Single Ended mode, continuous scan <br> of a single channel into the result <br> register |  |
| 1 | 0 | Differential mode, single conversion <br> 1 |
| 1 | Differential mode, continuous scan of <br> a channel pair into the result register |  |

## A/D Converter (Continued)

## PRESCALER SELECT

This 3-bit field is used to select one of the seven prescaler clocks for the A/D converter. The prescaler also allows the A/D clock inhibit power saving mode to be selected. The following table shows the various prescaler options.

| Bit 2 | Blt 1 | Bit 0 | Clock Select |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Inhibit A/D clock |
| 0 | 0 | 1 | Divide by 1 |
| 0 | 1 | 0 | Divide by 2 |
| 0 | 1 | 1 | Divide by 4 |
| 1 | 0 | 0 | Divide by 6 |
| 1 | 0 | 1 | Divide by 12 |
| 1 | 1 | 0 | Divide by 8 |
| 1 | 1 | 1 | Divide by 16 |

## ADC Operation

The A/D converter interface works as follows. Writing to the A/D control register ENAD initiates an A/D conversion unless the prescaler value is set to 0 , in which case the ADC clock is stopped and the ADC is powered down. The conversion sequence starts at the beginning of the write to ENAD operation powering up the ADC. At the first falling edge of the converter clock following the write operation (not counting the falling edge if it occurs at the same time as the write operation ends), the sample signal turns on for two clock cycles. The ADC is selected in the middle of the sample period. If the ADC is in single conversion mode, the conversion complete signal from the ADC will generate a power down for the A/D converter. If the ADC is in continuous mode, the conversion complete signal will restart the conversion sequence by deselecting the ADC for one converter clock cycle before starting the next sample. The ADC 8 -bit result is loaded into the A/D result register (ADRSLT) except during LOAD clock high, which prevents transient data (resulting from the ADC writing a new result over an old one) being read from ADRSLT.

## PRESCALER

The COP888CF A/D Converter (ADC) contains a prescaler option which allows seven different clock selections. The A/D clock frequency is equal to CKI divided by the prescaler value. Note that the prescaler value must be chosen such that the A/D clock falls within the specified range. The maximum $A / D$ frequency is 1.67 MHz . This equates to a 600 ns ADC clock cycle.

The A/D converter takes 12 ADC clock cycles to complete a conversion. Thus the minimum ADC conversion time for the COP888CF is $7.2 \mu \mathrm{~s}$ when a prescaler of 6 has been selected. These 12 ADC clock cycles necessary for a conversion consist of 1 cycle at the beginning for reset, 2 cycles for sampling, 8 cycles for converting, and 1 cycle for loading the result into the COP888CF A/D result register (ADRSLT). This $A / D$ result register is a read-only register. The COP888CF cannot write into ADRSLT.
The prescaler also allows an A/D clock inhibit option, which saves power by powering down the A/D when it is not in use.
Note: The A/D converter is also powered down when the COP888CF is in either the HALT or IDLE modes. If the ADC is running when the COP888CF enters the HALT or IDLE modes, the ADC will power down during the HALT or IDLE, and then will reinitialize the conversion when the COP888CF comes out of the HALT or IDLE modes.

## Analog Input and Source Resistance Considerations

Figure 12 shows the A/D pin model for the COP888CF in single ended mode. The differential mode has similiar A/D pin model. The leads to the analog inputs should be kept as short as possible. Both noise and digital clock coupling to an A/D input can cause conversion errors. The clock lead should be kept away from the analog input line to reduce coupling. The A/D channel input pins do not have any internal output driver circuitry connected to them because this circuitry would load the analog input signals due to output buffer leakage current.
Source impedances greater than $1 \mathrm{k} \Omega$ on the analog input lines will adversely affect internal RC charging time during input sampling. As shown in Figure 12, the analog switch to the DAC array is closed only during the 2 A/D cycle sample time. Large source impedances on the analog inputs may result in the DAC array not being charged to the correct voltage levels, causing scale errors.
If large source resistance is necessary, the recommended solution is to slow down the A/D clock speed in proportion to the source resistance. The A/D converter may be operated at the maximum speed for $R_{S}$ less than $1 \mathrm{k} \Omega$. For $R_{S}$ greater than $1 \mathrm{k} \Omega, A / D$ clock speed needs to be reduced. For example, with $R_{S}=2 \mathrm{k} \Omega$, the $A / D$ converter may be operated at half the maximum speed. A/D converter clock speed may be slowed down by either increasing the A/D prescaler divide-by or decreasing the CKI clock frequency. The A/D clock speed may be reduced to its minimum frequency of 100 kHz .


TL/DD/9425-28
*The analog switch is closed only during the sample time.
FIGURE 12. A/D Pin Model (Single Ended Mode)

## Interrupts

The COP888CF supports a vectored interrupt scheme. It supports a total of ten interrupt sources. The following table lists all the possible COP888CF interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If $\mathrm{GIE}=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 \mathrm{t}_{\mathrm{c}}$ cycles to execute.
At this time, since $\mathrm{GIE}=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching.

Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.
The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15-bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256byte block ( $0 y 00$ to $0 y F F$ ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block.
The vector of the maskable interrupt with the lowest rank is located at OyEO (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the

Interrupts (Continued)


TL/DD/9425-18
FIGURE 13. COP888CF Interrupt Block Diagram
maskable interrupt with the highest rank is located at OyFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at OyFE and OyFF.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at OyEO-OyE1. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 13 shows the COP888CF Interrupt block diagram.

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped.
When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to RESET, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WatchDog

The COP888CF contains a WatchDog and clock monitor. The WatchDog is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to
detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WatchDog consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WatchDog consists of writing a specific value to a WatchDog Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5-bit Key Data field, and the 1-bit Clock Monitor Select field. Table I shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table Il shows the four possible combinations of lower and upper limits for the WatchDog service window. This flexibility in choosing the WatchDog service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE I. WatchDog Service Register

| Window <br> Select |  | Key Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 1 | 1 | 0 | 0 | Y Clock |
| Monitor |  |  |  |  |  |  |  |$|$| Y |
| :---: |
| 7 |

TABLE II. WatchDog Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 k-8 k \mathrm{t}_{\mathrm{c}}$ Cycles |
| 0 | 1 | $2 \mathrm{k}-16 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 0 | $2 \mathrm{k}-32 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 1 | $2 \mathrm{k}-64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the COP888CF can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / \mathrm{t}_{\mathrm{c}}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WATCHDOG Operation

The WATCHDOG and Clock Monitor are disabled during reset. The COP888CF comes out of reset with the WATCHDOG armed, the WATCHDOG Window Select (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WATCHDOG service window value and the key data (bits 7 through 1) in the WDSVR Register. Table III shows the sequence of events that can occur.
The user must service the WATCHDOG at least once before the upper limit of the service window expires. The WATCHDOG may not be serviced more than once in every lower limit of the service window. The user may service the WATCHDOG as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WATCHDOG service.
The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional $16 t_{c}-32 t_{c}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the COP888CF will stop forcing the WDOUT output low.
The WATCHDOG service window will restart when the WDOUT pin goes high. It is recommended that the user tie the WDOUT pin back to $\mathrm{V}_{\mathrm{CC}}$ through a resistor in order to pull WDOUT high.

A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## WATCHDOG AND CLOCK MONITOR SUMMARY

The following salient points regarding the COP888 WATCHDOG and CLOCK MONITOR should be noted:

- Both the WATCHDOG and Clock Monitor detector circuits are inhibited during RESET.
- Following RESET, the WATCHDOG and CLOCK MONITOR are both enabled, with the WATCHDOG having the maximum service window selected.
- The WATCHDOG service window and Clock Monitor enable/disable option can only be changed once, during the initial WATCHDOG service following RESET.
- The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in order to avoid a WATCHDOG error.
- Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid WATCHDOG errors.
- The correct key data value cannot be read from the WATCHDOG Service register WDSVR. Any attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0 's.
- The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes.
- The Clock Monitor detector circuit is active during both the HALT and IDLE modes. Consequently, the COP888 inadvertently entering the HALT mode will be detected as a Clock Monitor error (provided that the Clock Monitor enable option has been selected by the program).
- With the single-pin R/C oscillator mask option selected and the CLKDLY bit reset, the WATCHDOG service window will resume following HALT mode from where it left off before entering the HALT mode.


## WATCHDOG Operation (Continued)

- With the crystal oscillator mask option selected, or with the single-pin R/C oscillator mask option selected and the CLKDLY bit set, the WATCHDOG service window will be set to its selected value from WDSVR following HALT. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following HALT, but must be serviced within the selected window to avoid a WATCHDOG error.
- The IDLE timer TO is not initialized with RESET.
- The user can sync in to the IDLE counter cycle with an IDLE counter (TO) interrupt or by monitoring the TOPND flag. The TOPND flag is set whenever the thirteenth bit of the IDLE counter toggles (every 4096 instruction cycles). The user is responsible for resetting the TOPND flag.
- A hardware WATCHDOG service occurs just as the COP888 exits the IDLE mode. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following IDLE, but must be serviced within the selected window to avoid a WATCHDOG error.
- Following RESET, the initial WATCHDOG service (where the service window and the CLOCK MONITOR enable/ disable must be selected) may be programmed anywhere within the maximum service window ( 65,536 instruction cycles) initialized by RESET. Note that this initial WATCHDOG service may be programmed within the initial 2048 instruction cycles without causing a WATCHDOG error.


## Detection of Illegal Conditions

The COP888CF can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F Hex is read as all 1's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP' ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures).

## MICROWIRE／PLUS

MICROWIRE／PLUS is a serial synchronous communica－ tions interface．The MICROWIRE／PLUS capability enables the COP888CF to interface with any of National Semicon－ ductor＇s MICROWIRE peripherals（i．e．A／D converters，dis－ play drivers，E2PROMs etc．）and with other microcontrollers which support the MICROWIRE interface．It consists of an 8 －bit serial shift register（SIO）with serial data input（SI），seri－ al data output（SO）and serial shift clock（SK）．Figure 14 shows a block diagram of the MICROWIRE／PLUS logic．


TL／DD／9425－20
FIGURE 14．MICROWIRE／PLUS Block Diagram
The shift clock can be selected from either an internal source or an external source．Operating the MICROWIRE／ PLUS arrangement with the internal clock source is called the Master mode of operation．Similarly，operating the MI－ CROWIRE／PLUS arrangement with an external shift clock is called the Slave mode of operation．
The CNTRL register is used to configure and control the MICROWIRE／PLUS mode．To use the MICROWIRE／PLUS， the MSEL bit in the CNTRL register is set to one．In the master mode the SK clock rate is selected by the two bits， SLO and SL1，in the CNTRL register．TABLE IV details the different clock rates that may be selected．
TABLE IV．MICROWIRE／PLUS
Master Mode Clock Selection

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock

## MICROWIRE／PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MI－ CROWIRE／PLUS to start shifting the data．It gets reset when eight data bits have been shifted．The user may reset the BUSY bit by software to allow less than 8 bits to shift．If enabled，an interrupt is generated when eight data bits have been shifted．The COP888CF may enter the MICROWIRE／ PLUS mode either as a Master or as a Slave．Figure 15 shows how two COP888CF microcontrollers and several peripherals may be interconnected using the MICROWIRE／ PLUS arrangements．

## Warning：

The SIO register should only be loaded when the SK clock is low．Loading the SIO register while the SK clock is high will result in undefined data in the SIO register．SK clock is normally low when not shifting．
Setting the BUSY flag when the input SK clock is high in the MICROWIRE／PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow．For safety，the BUSY flag should only be set when the input SK clock is low．

## MICROWIRE／PLUS Master Mode Operation

In the MICROWIRE／PLUS Master mode of operation the shift clock（SK）is generated internally by the COP888CF． The MICROWIRE Master always initiates all data exchang－ es．The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port．The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register．Table V summarizes the bit settings required for Master mode of operation．

## MICROWIRE/PLUS (Continued)

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port $G$ configuration register. Table V summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The COP888CF allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock in the normal mode. In the alternate SK phase mode the SIO register is shifted on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE V
This table assumes that the control flag MSEL is set.

| G4 (SO) <br> Config. Bit | G5 (SK) <br> Config. Bit | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |

## Memory Map

All RAM, ports and registers (except $A$ and $P C$ ) are mapped into data memory address space

| Address | Contents |
| :---: | :---: |
| 00 to 6F | On-Chip RAM bytes |
| 70 to BF | Unused RAM Address Space |
| CO | Timer T2 Lower Byte |
| C1 | Timer T2 Upper Byte |
| C2 | Timer T2 Autoload Register T2RA Lower Byte |
| C3 | Timer T2 Autoload Register T2RA Upper Byte |
| C4 | Timer T2 Autoload Register T2RB Lower Byte |
| C5 | Timer T2 Autoload Register T2RB Upper Byte |
| C6 | Timer T2 Control Register |
| C7 | WATCHDOG Service Register (Reg:WDSVR) |
| C8 | MIWU Edge Select Register (Reg:WKEDG) |
| C9 | MIWU Enable Register (Reg:WKEN) |
| CA | MIWU Pending Register (Reg:WKPND) |
| CB | A/D Converter Control Register (Reg:ENAD) |
| CC | A/D Converter Result Register (Reg: ADRSLT) |
| CD to CF | Reserved |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8 | Port C Data Register |
| D9 | Port C Configuration Register |
| DA | Port C Input Pins (Read Only) |
| DB | Reserved for Port C |
| DC | Port D Data Register |
| DD to DF | Reserved for Port D |
| E0 to E5 | Reserved |
| E6 | Timer T1 Autoload Register T1RB Lower Byte |
| E7 | Timer T1 Autoload Register T1RB Upper Byte |
| E8 | ICNTRL Register |
| E9 | MICROWIRE Shift Register |
| EA | Timer T1 Lower Byte |
| EB | Timer T1 Upper Byte |
| EC | Timer T1 Autoload Register T1RA Lower Byte |
| ED | Timer T1 Autoload Register T1RA Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FB | On-Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |
| FF | Reserved |

[^2] unused memory locations will return undefined data.

## Addressing Modes

The COP888CF has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode for the COP888CF. The operand is the data memory addressed by the B pointer or $X$ pointer.

## Register Indirect (with auto post increment or decrement of pointer)

This addressing mode is used with the LD and $X$ instructions. The operand is the data memory addressed by the B pointer or X pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

## Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## Immediate

The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the Load B Immediate instruction. The instruction contains a 4-bit immediate field as the operand.

## Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1-byte relative jump (JP +1 is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter ( PC ) in order to jump to the associated interrupt senvice routine.

## Instruction Set

Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |  |
| :--- | :--- | :---: |
| [B] | Memory Indirectly Addressed by B <br> Register |  |
| [X] | Memory Indirectly Addressed by X <br> Register |  |
| MD | Direct Addressed Memory |  |
| Mem | Direct Addressed Memory or [B] |  |
| Meml | Direct Addressed Memory or [B] or <br> Immediate Data |  |
| Imm | 8-Bit Immediate Data <br> Reg <br> Register Memory: Addresses F0 to FF <br> (Includes B, X and SP) |  |
| Bit | Bit Number (0 to 7) <br> $\leftarrow$ |  |
| Loaded with <br> Exchanged with |  |  |

Instruction Set (Continued)
INSTRUCTION SET

| ADD | A, Meml | ADD | $A \leftarrow A+M e m l$ |
| :---: | :---: | :---: | :---: |
| ADC | A,Meml | ADD with Carry | $\begin{aligned} & A \leftarrow A+\text { Meml }+C, C \leftarrow \text { Carry } \\ & H C \leftarrow \text { Half Carry } \end{aligned}$ |
| SUBC | A, Meml | Subtract with Carry | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{~A} \text { Meml }+\mathrm{C}, \mathrm{C} \leftarrow \text { Carry } \\ & \mathrm{HC} \leftarrow \text { Half Carry } \end{aligned}$ |
| AND | A, Meml | Logical AND | $A \leftarrow A$ and Meml |
| ANDSZ | A, 1 mm | Logical AND Immed., Skip if Zero | Skip next if (A and Imm) $=0$ |
| OR | A, Meml | Logical OR | $\mathrm{A} \leftarrow \mathrm{A}$ or Meml |
| XOR | A,Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD $=1 \mathrm{~mm}$ |
| IFEQ | A, Meml | IF EQual | Compare A and Meml, Do next if $\mathrm{A}=$ Meml |
| IFNE | A, Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq$ Meml |
| IFGT | A, Meml | IF Greater Than | Compare A and Meml, Do next if $\mathrm{A}>\mathrm{Meml}$ |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A,Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, $[\mathrm{X}]$ | EXchange A with Memory [ X ] | $A \longleftrightarrow[X]$ |
| LD | A, Meml | LoaD A with Memory | $A \leftarrow$ Meml |
| LD | A, $[\mathrm{X}]$ | LoaD A with Memory [ X ] | $A \leftarrow[X]$ |
| LD | B, Imm | LoaD B with Immed. | $B \leftarrow \mathrm{lmm}$ |
| LD | Mem,Imm | LoaD Memory Immed | Mem $\leftarrow \mathrm{Imm}$ |
| LD | Reg, Imm | LoaD Register Memory Immed. | Reg $\leftarrow 1 \mathrm{~mm}$ |
| X | A, [ $\mathrm{B} \pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | A, $[\mathrm{X} \pm$ ] | EXchange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[\mathrm{B} \pm]$ | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm$ ] | LoaD A with Memory [ X ] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | [ $\mathrm{B} \pm$ ], Imm | LoaD Memory [B] Immed. | $[B] \leftarrow \operatorname{lmm},(\mathrm{B} \leftarrow \mathrm{B} \pm 1)$ |
| CLR | A | CLeaR A | $A \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $A \leftarrow \operatorname{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow$ BCD correction of A (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $\mathrm{C} \rightarrow \mathrm{A} 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| RLC | A | Rotate A Left thru C | $C \leftarrow A 7 \leftarrow \ldots \leftarrow A O \leftarrow C$ |
| SWAP | A | SWAP nibbles of A | A7 ... A4 $\longleftrightarrow$ A3 ... AO |
| SC |  | Set C | $C \leftarrow 1, \mathrm{HC} \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IF C | IF C is true, do next instruction |
| IFNC |  | IF Not C | If $C$ is not true, do next instruction |
| POP | A | POP the stack into A | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow[\mathrm{SP}]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{ii}$ (ii $=15$ bits, 0 to 32k) |
| JMP | Addr. | Jump absolute | PC9 $\ldots .0 \leftarrow \mathrm{i}(\mathrm{i}=12 \mathrm{bits})$ |
| JP | Disp. | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , except 1$)$ |
| JSRL | Addr. | Jump SubRoutine Long | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 \ldots 0 \leftarrow \mathbf{i}$ |
| JID |  | Jump InDirect | PL $\leftarrow$ ROM (PU,A) |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time to execute. See the BYTES and CYCLES per INSTRUCTION table for details.

## Bytes and Cycles per Instruction

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructlons Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |

Memory Transfer Instructions

|  | Register Indirect |  | Direct | Immed. | Register Indirect Auto Incr. \& Decr. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | [ X ] |  |  | [ $\mathrm{B}+, \mathrm{B}-\mathrm{]}$ | [ $\mathrm{X}+, \mathrm{X}-\mathrm{]}$ |
| X A,* | 1/1 | 1/3 | 2/3 |  | 1/2 | 1/3 |
| LD A,* | 1/1 | 1/3 | 2/3 | $2 / 2$ | 1/2 | 1/3 |
| LD B, Imm |  |  |  | 1/1 |  |  |
| LD B, Imm |  |  |  | 2/2 |  |  |
| LD Mem, Imm | $2 / 2$ |  | 3/3 |  | $2 / 2$ |  |
| LD Reg, Imm |  |  | 2/3 |  |  |  |
| IFEQ MD, Imm |  |  | 3/3 |  |  |  |

( $\mathrm{IF} \mathrm{B}<16$ )

* $=>$ Memory location addressed by B or X or directly.


## COP888CF Opcode Table

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP-15 | JP -31 | LD OFO, \# i | DRSZ 0FO | RRCA | RC | ADC A, \#i | ADC A,[B] | 0 |
| JP - 14 | JP -30 | LD 0F1, \# i | DRSZ 0F1 | * | SC | SUBC A, \#i | SUB A, [B] | 1 |
| JP - 13 | JP -29 | LD OF2, \# i | DRSZ 0F2 | X A, [X+] | X A, $[B+]$ | IFEQ A, \#i | IFEQ A,[B] | 2 |
| JP - 12 | JP -28 | LD 0F3, \# i | DRSZ 0F3 | X $A,[\mathrm{X}-\mathrm{]}$ | X $\mathrm{A}, \mathrm{B}-\mathrm{]}$ | IFGT A, \#i | IFGT A,[B] | 3 |
| JP - 11 | JP -27 | LD OF4, \# i | DRSZ 0F4 | VIS | LAID | ADD A, \#i | ADD A, [B] | 4 |
| JP - 10 | JP -26 | LD 0F5, \# i | DRSZ 0F5 | RPND | JID | AND A, \#i | AND A, [B] | 5 |
| JP -9 | JP -25 | LD 0F6, \# i | DRSZ 0F6 | X A, [X] | X $\mathrm{A}, \mathrm{B}$ ] | XOR A, \#i | XOR A, [B] | 6 |
| JP -8 | JP -24 | LD 0F7, \# i | DRSZ 0F7 | * | * | OR A, \#i | OR A, [B] | 7 |
| JP -7 | JP -23 | LD 0F8, \# i | DRSZ 0F8 | NOP | RLCA | LD A, \#i | IFC | 8 |
| JP -6 | JP -22 | LD 0F9, \# i | DRSZ 0F9 | IFNE <br> A,[B] | IFEQ <br> Md, \#i | IFNE <br> A, \#i | IFNC | 9 |
| JP -5 | JP -21 | LD OFA, \# i | DRSZ OFA | LD A, [ $\mathrm{X}+\mathrm{]}$ | LD A,[B+] | LD [ $\mathrm{B}+$ ], \# i | INCA | A |
| JP -4 | JP -20 | LD OFB, \# i | DRSZ OFB | LD A, [X-] | LD A, [B-] | LD [B-],\#i | DECA | B |
| JP - 3 | JP -19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | POPA | C |
| JP -2 | JP - 18 | LD OFD, \# i | DRSZ OFD | DIR | JSRL | LD A,Md | RETSK | D |
| JP - 1 | JP - 17 | LD OFE, \# i | DRSZ OFE | LD A, [X] | LD A, [B] | LD [B], \#i | RET | E |
| JP -0 | JP -16 | LD OFF, \# i | DRSZ OFF | * | * | LD B,\#i | RETI | F |

## COP888CF Opcode Table (Continued)

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[B] \end{aligned}$ | ANDSZ $A, \# i$ | LD B, \# OF | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \times 000-\times 0 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x000-x0FF } \end{aligned}$ | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 1,[B] } \end{aligned}$ | * | LDB, \# OE | IFBNE 1 | $\begin{aligned} & \text { JSR } \\ & \times 100-\times 1 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\times 1 F F \end{aligned}$ | $J P+18$ | $J P+2$ | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#0D | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \times 200-\times 2 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-x 2 F F \end{aligned}$ | $\mathrm{JP}+19$ | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, \# OC | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \times 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 300-\times 3 F F \end{aligned}$ | $J P+20$ | $J P+4$ | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[B] \end{aligned}$ | CLRA | LD B, \#0B | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-\times 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-\times 4 F F \end{aligned}$ | $\mathrm{JP}+21$ | $J P+5$ | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | SWAPA | LD B, \# OA | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 \mathrm{FF} \end{aligned}$ | JP + 22 | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 6,[B] } \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \times 600-x 6 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 600-\times 6 \mathrm{FF} \end{aligned}$ | $\mathrm{JP}+23$ | $J P+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \text { x } 700-x 7 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x700-x7FF } \end{aligned}$ | $\mathrm{JP}+24$ | $J P+8$ | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \text { JSR } \\ & \text { x800-x8FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 800-\times 8 F F \end{aligned}$ | $\mathrm{JP}+25$ | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 1,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, \#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x900-x9FF } \end{aligned}$ | JP + 26 | $J P+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 2,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { xA00-xAFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xA00-xAFF } \end{aligned}$ | $\mathrm{JP}+27$ | $J P+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \text { JSR } \\ & \text { xB00-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xB00-xBFF } \end{aligned}$ | JP + 28 | $J P+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \text { xC00-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xC00-xCFF } \end{aligned}$ | JP + 29 | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE 0D | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xD00-xDFF } \end{aligned}$ | $\mathrm{JP}+30$ | $J P+14$ | D |
| $\begin{aligned} & \text { SBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[B] \end{aligned}$ | LD B, \#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xEOO-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xE00-xEFF } \end{aligned}$ | $\mathrm{JP}+31$ | $J P+15$ | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xF00-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xFO0-xFFF } \end{aligned}$ | $\mathrm{JP}+32$ | $J P+16$ | F |

Where,

## i is the immediate data <br> Md is a directly addressed memory location <br> * is an unused opcode

Note: The opcode 60 Hex is also the opcode for IFBIT \#i,A

## Mask Options

The COP888CF mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.

```
OPTION 1: CLOCK CONFIGURATION
    = 1 Crystal Oscillator (CKI/l0)
                            G7 (CKO) is clock generator
        output to crystal/resonator
        CKI is the clock input
    =2 Single-pin RC controlled
        oscillator (CKI/lO)
        G7 is available as a HALT
        restart and/or general purpose
        input
```

OPTION 2: HALT
= 1 Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: COP888CF BONDING
$=1 \quad 44-$ Pin PLCC
$=240$-Pin DIP
$=3 \mathrm{~N} / \mathrm{A}$
$=4 \quad 28-$ Pin DIP
$=5 \quad 28$-Pin 0

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface or maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use window interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a ${ }^{P C}{ }^{\circledR}$ via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS 232 serial interface <br> cable. |
| MHW-PS3 | Power supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :--- | :--- | :---: | :---: |
| MHW-884CF28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP884CF |
| MHW-884CF28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP884CF |
| MHW-888CF40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CF |
| MHW-888CF40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CF |
| MWH-888CF44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CF |
| MHW-888CF44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CF |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 macro cross <br> assembler for IBM $\Theta$, | $424410527-001$ |
| PC/XT®, PC-AT $\Theta$ <br> or compatible. |  |  |

## Development Support (Continued)

## SIMULATOR

The COP8 Designer's Tool Kit is available for evaluating National Semiconductor's COP8 microcontroller family. The kit contains programmer's manuals, device datasheets, pocket reference guide, assembler and simulator, which allows the user to write, test, debug and run code on an industry standard compatible PC. The simulator has a windowed user interface and can handle script files that simulate hardware inputs, interrupts and automatic command processing. The capture file feature enables the user to record to a file current cycle count and output port changes which are caused by the program under test.

Simulator Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| COP8-TOOL-KIT | COP8 Designer's <br> Tool Kit Assembler <br> and Simulator | $420420270-001$ |
| $424420269-001$ |  |  |

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific datasheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board, which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

Single Chip Emulator Selection Table

| Device Number | Clock Option | Package | Description | Emulates |
| :---: | :--- | :--- | :--- | :---: |
| COP888CFMHEL-X | $X=1:$ Crystal <br> $X=3: R / C$ | 44 LDCC | Multi-Chip Module <br> (MCM), UV erasable | COP888CF |
| COP888CFMHD-X | $X=1:$ crystal <br> $X=3:$ R/C | 40 DIP | MCM, UV erasable | COP888CF |
| COP884CFMHD-X | $X=1:$ crystal <br> $X=3: R / C$ | 28 DIP | MCM, UV erasable | COP884CF |
| COP884CFMHEA-X | $X=1:$ Crystal <br> $X=3: R / C$ | 28 LCC | MCM (same footprint <br> as 28 SO), UV erasable | COP884CF |

Duplicator Board Ordering Information

| Part Number | Description | Devices Supported |
| :--- | :--- | :--- |
| COP8-PRGM-28D | Duplicator Board for 28 DIP Multi-Chip Module <br> (MCM) and for use with Scrambler Boards | COP884CFMHD |
| COP8-SCRM-DIP | MCM Scrambler Board for 40 DIP socket | COP888CFMHD |
| COP8-SCRM-PCC | MCM Scrambler Board for 44 <br> PLCC/LDCC | COP888CFMHEL |
| COP8-SCRM-SBX | Hybrid Scrambler Board for 28 LCC Socket | COP884CFMHEA |
| COP8-PRGM-DIP | Duplicator Board with COP8-SCRM-DIP Scrambler <br> Board | COP884CFMHD, <br> COP888CFMHD |
| COP8-PRGM-PCC | Duplicator Board with COP8-SCRM-PCC Scrambler <br> Board | COP888CFMEL, <br> COP884CFMHD |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Builetin Board Information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package Contents:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.

| Voice: | (408) 721-5582 |  |  |
| :---: | :---: | :---: | :---: |
| Modem: | (408) 739-1162 |  |  |
|  | Baud: | 300 or | 200 Baud |
|  | Set-Up: | Length: Parity: Stop Bit | 8-Bit <br> None <br> 1 |
|  | Operatio | 24 Hour | s, 7 Days |

,
Baud: $\quad 300$ or 1200 Baud Parity: None Stop Bit: 1
Operation: 24 Hours, 7 Days

## 7 <br> National semiconductor

## COP884CG/COP888CG Single-Chip microCMOS Microcontrollers

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's M²CMOSTM process technology. The COP888CG is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller

■ Fully static CMOS, with low current drain

- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 4096 bytes on-board ROM (COP888CG)
- 192 bytes on-board RAM (COP888CG)

■ Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$

- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUSTM serial I/O
- WATCHDOGTM and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Three 16 -bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( $B$ and $X$ )

■ Fourteen multi-source vectored interrupts servicing - External Interrupt

- Idle Timer TO
- Three Timers (Each with 2 Interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- UART (2)
— Default VIS
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PLCC or 40 N or 28 N or 28 PLCC
- 44 PLCC with 39 I/O pins
- 40 N with $35 \mathrm{I} / \mathrm{O}$ pins
-28 N with $23 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
— Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$

■ Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$,
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

- Form factor emulation devices
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



TL/DD/9765-1
FIGURE 1. COP888CG Block Diagram

## General Description (Continued)

They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16 -bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes
(HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The devices operate over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagrams




Top View
Order Number COP888CG-XXX/N See NS Molded Package Number N40A

Dual-In-Line Package


Top View
Order Number COP884CG-XXX/N See NS Molded Package Number N28A

FIGURE 2a. COP888CG Connection Diagrams

## Connection Diagrams (Continued)

COP888CG Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | $\begin{aligned} & \text { 28-Pin } \\ & \text { Pack. } \end{aligned}$ | 40-Pin <br> Pack. | 44-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L0 | 1/0 | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MIWU | CKX | 12 | 18 | 18 |
| L2 | 1/0 | MIWU | TDX | 13 | 19 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU | T3A | 17 | 23 | 27 |
| L7 | 1/0 | MIWU | T3B | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/0 | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT Restart |  | 4 | 6 | 6 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| 10 | 1 |  |  | 7 | 9 | 9 |
| 11 | 1 | COMP1IN- |  | 8 | 10 | 10 |
| 12 | 1 | COMP1IN+ |  | 9 | 11 | 11 |
| 13 | 1 | COMP10UT |  | 10 | 12 | 12 |
| 14 | I | COMP2IN- |  |  | 13 | 13 |
| 15 | 1 | COMP2IN+ |  |  | 14 | 14 |
| 16 | 1 | COMP2OUT |  |  | 15 | 15 |
| 17 | 1 |  |  |  | 16 | 16 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $V_{C C}$ )
7 V
Voltage at Any Pin
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
100 mA

Total Current out of GND Pin (Sink)
110 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \text { CKI }=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} <1 \\ <0.5 \end{gathered}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA |
| ```Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ $0.2 \mathrm{~V}_{\mathrm{CC}}$ $0.2 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a crystal/resonator oscillator, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L, C, and G ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 5) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | mA |  |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | m |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | m |  |

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciiied

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & 4 V \leq V_{C C} \leq 6 V \\ & 2.5 V \leq V_{C C}<4 V \\ & 4 V \leq V V_{C C} \leq 6 V \\ & 2.5 V \leq V_{C C}<4 V \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 4) Rise Time (Note 4) Fall Time (Note 4) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \hline \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ |  |
| Inputs tseTup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay $t_{\text {PD1 }}, t_{\text {PDO }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tuPD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Parameter sampled but not $100 \%$ tested.
Note 5: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).

Comparators AC and DC Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current Per Comparator <br> (When Enabled) |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |



TL/DD/9765-7
FIGURE 2. MICROWIRE/PLUS TIming

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
RESET is the master reset input. See Reset Description section.
The COP888CG contains three bidirectional 8-bit I/O ports ( $C, G$ and $L$ ), where each individual bit may be independently configured as an input (Schmitt trigger inputs on ports L and G), output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
| 1 | Push-Pull One Output |  |

PORT L, C, AND G


FIGURE 3. I/O Port Configurations
PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up on all eight pins. L1 is used for the UART external clock. L2 and L3 are used for the UART transmit and receive. L4 and L5 are used for the timer input functions T2A and T2B. L6 and L7 are used for the timer input functions TЗA and T3B.
The Port $L$ has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU or T3A |
| L7 | MIWU or T3B |

Port G is an 8 -bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition on G7. There are two registers associated with the $G$ Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.

## Pin Descriptions（Continued）

Since G6 is an input only pin and G7 is the dedicated CKO clock output pin（crystal clock option）or general purpose input（ $R / C$ clock option），the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below．Reading the G6 and G7 data bits will return zeros．
Note that the chip will be placed in the HALT mode by writ－ ing a＂ 1 ＂to bit 7 of the Port G Data Register．Similarly the chip will be placed in the IDLE mode by writing a＂ 1 ＂to bit 6 of the Port G Data Register．
Writing a＂ 1 ＂to bit 6 of the Port G Configuration Register enables the MICROWIRE／PLUS to operate with the alter－ nate phase of the SK clock．The G7 configuration bit，if set high，enables the clock start up delay after HALT when the $R / C$ clock configuration is used．

|  | Config Reg． | Data Reg． |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features：
G0 INTR（External Interrupt Input）
G2 T1B（Timer T1 Capture Input）
G3 T1A（Timer T1 I／O）
G4 SO（MICROWIRETM Serial Data Output）
G5 SK（MICROWIRE Serial Clock）
G6 SI（MICROWIRE Serial Data Input）
Port $G$ has the following dedicated functions：
G1 WDOUT WATCHDOG and／or Clock Monitor dedicat－ ed output
G7 CKO Oscillator dedicated output or general purpose input
Port C is an 8－bit I／O port．The 40－pin device does not have a full complement of Port $C$ pins．The unavailable pins are not terminated．A read operation for these unterminated pins will return unpredicatable values．
PORT I is an eight－bit Hi－Z input port．The 28 －pin device does not have a full complement of Port I pins．The unavail－ able pins are not terminated i．e．，they are floating．A read operation for these unterminated pins will return unpredict－ able values．The user must ensure that the software takes this into account by either masking or restricting the access－ es to bit operations．The unterminated Port I pins will draw power only when addressed．
Port 11－13 are used for Comparator 1．Port 14－16 are used for Comparator 2.
The Port I has the following alternate features．

| 11 | COMP1－IN（Comparator 1 Negative Input） |
| :--- | :--- |
| I2 | COMP1＋IN（Comparator 1 Positive Input） |
| 13 | COMP1OUT（Comparator 1 Output） |
| 14 | COMP2－IN（Comparator 2 Negative Input） |
| 15 | COMP2＋IN（Comparator 2 Positive Input） |
| 16 | COMP2OUT（Comparator 2 Output） |

Port D is an 8－bit output port that is preset high when $\overline{R E S E T}$ goes low．The user can tie two or more D port out－ puts together in order to get a higher drive．

## Functional Description

The architecture of the COP888CG is modified Harvard ar－ chitecture．With the Harvard architecture，the control store program memory（ROM）is separated from the data store memory（RAM）．Both ROM and RAM have their own sepa－ rate addressing space with separate address buses．The architecture，though based on Harvard architecture，permits transfer of data from ROM to RAM．

## CPU REGISTERS

The CPU can do an 8－bit addition，subtraction，logical or shift operation in one instruction $\left(t_{c}\right)$ cycle time．
There are six CPU registers：
A is the 8－bit Accumulator Register
PC is the 15 －bit Program Counter Register
PU is the upper 7 bits of the program counter（PC）
PL is the lower 8 bits of the program counter（PC）
$B$ is an 8 －bit RAM address pointer，which can be optionally post auto incremented or decremented．
X is an 8－bit alternate RAM address pointer，which can be optionally post auto incremented or decremented．
SP is the 8－bit stack pointer，which points to the subroutine／ interrupt stack（in RAM）．The SP is initialized to RAM ad－ dress 06 F with reset．
S is the 8 －bit Data Segment Address Register used to ex－ tend the lower half of the address range（ 00 to 7 F ）into 256 data segments of 128 bytes each．
All the CPU registers are memory mapped with the excep－ tion of the Accumulator（A）and the Program Counter（PC）．

## PROGRAM MEMORY

The program memory consists of 4096 bytes of ROM． These bytes may hold program instructions or constant data （data tables for the LAID instruction，jump vectors for the JID instruction，and interrupt vectors for the VIS instruction）． The program memory is addressed by the 15 －bit program counter（PC）．All interrupts in the devices vector to program memory location OFF Hex．

## DATA MEMORY

The data memory address space includes the on－chip RAM and data registers，the 1／O registers（Configuration，Data and Pin），the control registers，the MICROWIRE／PLUS SIO shift register，and the various registers，and counters asso－ ciated with the timers（with the exception of the IDLE timer）． Data memory is addressed directly by the instruction or indi－ rectly by the $B, X, S P$ pointers and $S$ register．
The COP888CG has 192 bytes of RAM．Sixteen bytes of RAM are mapped as＂registers＂at addresses 0F0 to OFF Hex．These registers can be loaded immediately，and also decremented and tested with the DRSZ（decrement register and skip if zero）instruction．The memory pointer registers $X$ ， $S P, B$ and $S$ are memory mapped into this space at address locations OFC to OFF Hex respectively，with the other regis－ ters being available for general usage．
The instruction set permits any bit in memory to be set， reset or tested．All I／O and registers（except A and PC）are memory mapped；therefore，I／O bits and register bits can be directly and individually set，reset and tested．The accumu－ lator（A）bits can also be directly and individually tested．

## Data Memory Segment RAM Extension

Data memory address OFF is used as a memory mapped location for the Data Segment Address Register (S).
The data store memory is either addressed directly by a single byte address within the instruction, or indirectly relative to the reference of the B, X, or SP pointers (each contains a single-byte address). This single-byte address allows an addressing range of 256 locations from 00 to FF hex. The upper bit of this single-byte address divides the data store memory into two separate sections as outlined previously. With the exception of the RAM register memory from address locations 00FO to 00FF, all RAM memory is memory mapped with the upper bit of the single-byte address being equal to zero. This allows the upper bit of the single-byte address to determine whether or not the base address range (from 0000 to 00 FF ) is extended. If this upper bit equals one (representing address range 0080 to 00FF), then address extension does not take place. Alternatively, if this upper bit equals zero, then the data segment extension register $S$ is used to extend the base address range (from 0000 to 007F) from XX00 to XX7F, where XX represents the 8 bits from the $S$ register. Thus the 128 -byte data segment extensions are located from addresses 0100 to 017F for data segment 1,0200 to 027F for data segment 2, etc., up to FF00 to FF7F for data segment 255. The base address range from 0000 to 007F represents data segment 0.
Figure 4 illustrates how the $S$ register data memory extension is used in extending the lower half of the base address range ( 00 to 7 F hex) into 256 data segments of 128 bytes each, with a total addressing range of 32 kbytes from XX00 to XX7F. This organization allows a total of 256 data segments of 128 bytes each with an additional upper base segment of 128 bytes. Furthermore, all addressing modes are available for all data segments. The $S$ register must be changed under program control to move from one data segment ( 128 bytes) to another. However, the upper base segment (containing the 16 memory registers, I/O registers, control registers, etc.) is always available regardless of the contents of the S register, since the upper base segment (address range 0080 to 00FF) is independent of data segment extension.
The instructions that utilize the stack pointer (SP) always reference the stack as part of the base segment (Segment 0 ), regardless of the contents of the $S$ register. The $S$ register is not changed by these instructions. Consequently, the stack (used with subroutine linkage and interrupts) is always located in the base segment. The stack pointer will be intitialized to point at data memory location 006F as a result of reset.
The 128 bytes of RAM contained in the base segment are split between the lower and upper base segments. The first 116 bytes of RAM are resident from address 0000 to 006F in the lower base segment, while the remaining 16 bytes of RAM represent the 16 data memory registers located at addresses 00F0 to 00FF of the upper base segment. No RAM is located at the upper sixteen addresses ( 0070 to 007F) of the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will always be memory mapped in groups of 128 bytes (or less) at the data segment address extensions (XX00 to XX7F) of the lower base segment. The additional 64 bytes of RAM in
the COP888CG (beyond the initial 128 bytes) are memory mapped at address locations 0100 to 013F hex.

*Reads as all ones.
FIGURE 4. RAM Organization

## Reset

The $\overline{\text { RESET }}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for ports L, G and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WATCHDOG and/or Clock Monitor error output pin. Port D is set high. The PC, PSW, ICNTRL, CNTRL, T2CNTRL and T3CNTRL control registers are cleared. The UART registers PSR, ENU (except that TBMT bit is set), ENUR and ENUI are cleared. The Comparator Select Register is cleared. The $S$ register is initialized to zero. The Multi-Input Wakeup registers WKEN, WKEDG and WKPND are cleared. The stack pointer, SP, is initialized to 6F Hex.
The device comes out of reset with both the WATCHDOG logic and the Clock Monitor detector armed, with the WATCHDOG service window bits set and the Clock Monitor bit set. The WATCHDOG and Clock Monitor circuits are inhibited during reset. The WATCHDOG service window bits being initialized high default to the maximum WATCHDOG service window of 64 k tc clock cycles. The Clock Monitor bit being initialized high will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{tc}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 5 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

Reset (Continued)


TL/DD/9765-10
RC $>5 \times$ Power Supply Rise Time
FIGURE 5. Recommended Reset Circuit

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 6 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input.
Table B shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


TL/DD/9765-12

TL/DD/9765-11
FIGURE 6. Crystal and R/C Oscillator Diagrams
TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R 1}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C} 1$ <br> $\mathbf{( p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE B. RC Oscillator Configuration, $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> (pF) | CKI Freq <br> (MHz) | Instr. Cycle <br> ( $\mu \mathbf{s}$ ) | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-11
2. Internal switching current-12
3. Internal leakage current-13
4. Output source current-14
5. DC current caused by external input not at $V_{C C}$ or GND-15
6. Comparator DC supply current when enabled-I6
7. Clock Monitor current when enabled-17

Thus the total current drain, It , is given as

$$
\mathrm{It}=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
I 2=C \times V \times f
$$

where $C=$ equivalent capacitance of the chip
$\mathrm{V}=$ operating voltage
$f=$ CKI frequency
Some sample current drain values at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ are:

| CKI (MHz) | Inst. Cycle ( $\mu \mathrm{s}$ ) | It (mA) |
| :--- | :--- | :--- |
| 10 | 1 | 15 |
| 3.58 | 2.8 | 5.4 |
| 2 | 5 | 3 |
| 0.3 | 33 | 0.45 |
| $0(\mathrm{HALT})$ | - | $<0.001$ (typ.) |

## Control Registers

CNTRL Register (Address X'OOEE)
The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:
SL1 \& SLO Select the MICROWIRE/PLUS clock divide by ( $00=2,01=4,1 x=8$ )
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

Control Registers (Continued)
PSW Register (Address X'00EF)
The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
BUSY MICROWIRE/PLUS busy shifting flag
EXPND External interrupt pending
T1ENA Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A capture edge in mode 3)
C Carry Flag
HC Half Carry Flag

| HC | C | T1PNDA | T1ENA | EXPND | BUSY | EXEN | GIE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Bit 7

Bit 0
The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## ICNTRL Register (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag

| Unused | LPEN | TOPND | TOEN | $\mu$ WPND | $\mu$ WEN | T1PNDB | T1ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

T2CNTRL Register (Address X'00C6)
The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B capture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)
T2C0 Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3

T2C1 Timer T2 mode control bit
T2C2 Timer T2 mode control bit
T2C3 Timer T2 mode control bit

| T2C3 | T2C2 | T2C1 | T2C0 | T2PNDA | T2ENA | T2PNDB | T2ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0
T3CNTRL Register (Address X'00B6)
The T3CNTRL register contains the following bits:
T3ENB Timer T3 Interrupt Enable for T3B
T3PNDB Timer T3 Interrupt Pending Flag for T3B pin (T3B capture edge)
T3ENA Timer T3 Interrupt Enable for Timer Underflow or T3A pin
T3PNDA Timer T3 Interrupt Pending Flag (Autoload RA in mode 1, T3 Underflow in mode 2, T3a capture edge in mode 3)
T3C0 Timer T3 Start/Stop control in timer modes 1 and 2
Timer T3 Underflow Interrupt Pending Flag in timer mode 3
T3C1 Timer T3 mode control bit
T3C2 Timer T3 mode control bit
T3C3 Timer T3 mode control bit

| T3C3 | T3C2 | T3C1 | T3C0 | T3PNDA | T3ENA | T3PNDB | T3ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## Timers

The COP888CG contains a very versatile set of timers (T0, T1, T2, T3). All timers and associated autoreload/capture registers power up containing random data.

## TIMER TO (IDLE TIMER)

The devices support applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer TO, which is a 16 -bit timer. The Timer T0 runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer TO, which is a count down timer. The Timer TO supports the following functions:
Exit out of the Idle Mode (See Idle Mode description) WATCHDOG logic (See WATCHDOG description)
Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency $\left(\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}\right)$. A control flag TOEN allows the interrupt from the thirteenth bit of Timer T0 to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## Timers（Continued）

## TIMER T1，TIMER T2 AND TIMER T3

The devices have a set of three powerful timer／counter blocks，T1，T2 and T3．The associated features and func－ tioning of a timer block are described by referring to the timer block Tx．Since the three timer blocks，T1，T2 and T3 are identical，all comments are equally applicable to any of the three timer blocks．
Each timer block consists of a 16 －bit timer， Tx ，and two supporting 16－bit autoreload／capture registers，RxA and RxB．Each timer block has two pins associated with it，TxA and TxB．The pin TXA supports I／O required by the timer block，while the pin TxB is an input to the timer block．The powerful and flexible timer block allows the device to easily perform all timer functions with minimal software overhead． The timer block has three operating modes：Processor Inde－ pendent PWM mode，External Event Counter mode，and Input Capture mode．
The control bits TxC3，TxC2，and TxC1 allow selection of the different modes of operation．

## Mode 1．Processor Independent PWM Mode

As the name suggests，this mode allows the device to gen－ erate a PWM signal with very minimal user intervention．The user only has to define the parameters of the PWM signal （ON time and OFF time）．Once begun，the timer block will continuously generate the PWM signal completely indepen－ dent of the microcontroller．The user software services the timer block only when the PWM parameters require updat－ ing．
In this mode the timer Tx counts down at a fixed rate of $\mathrm{t}_{\mathrm{c}}$ ． Upon every underflow the timer is alternately reloaded with the contents of supporting registers， RxA and RxB ．The very first underflow of the timer causes the timer to reload from the register RxA．Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB．
The Tx Timer control bits，TxC3，TxC2 and TxC1 set up the timer for PWM mode operation．
Figure 7 shows a block diagram of the timer in PWM mode． The underflows can be programmed to toggle the TxA out－ put pin．The underflows can also be programmed to gener－ ate interrupts．
Underflows from the timer are alternately latched into two pending flags，TxPNDA and TxPNDB．The user must reset these pending flags under software control．Two control en－ able flags，TxENA and TxENB，allow the interrupts from the timer underflow to be enabled or disabled．Setting the timer enable flag TxENA will cause an interrupt when a timer un－ derflow causes the RxA register to be reloaded into the tim－ er．Setting the timer enable flag TxENB will cause an inter－ rupt when a timer underflow causes the RxB register to be reloaded into the timer．Resetting the timer enable flags will disable the associated interrupts．
Either or both of the timer underflow interrupts may be en－ abled．This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output．Alternatively，the user may choose to interrupt on both edges of the PWM output．


## FIGURE 7．Timer in PWM Mode

## Mode 2．External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above．The main difference is that the timer，$T x$ ，is clocked by the input signal from the TxA pin． The Tx timer control bits，TxC3，TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TxA pin．Underflows from the timer are latched into the TxPNDA pending flag．Setting the TxENA control flag will cause an interrupt when the timer underflows．
In this mode the input pin TXB can be used as an indepen－ dent positive edge sensitive interrupt input if the TxENB control flag is set．The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag．
Figure 8 shows a block diagram of the timer in External Event Counter mode．
Note：The PWM output is not available in this mode since the TXA pin is being used as the counter input clock．


TL／DD／9765－15
FIGURE 8．Timer in External Event Counter Mode

## Mode 3．Input Capture Mode

The device can precisely measure external frequencies or time external events by placing the timer block，Tx，in the input capture mode．
In this mode，the timer Tx is constantly running at the fixed $\mathrm{t}_{\mathrm{c}}$ rate．The two registers， RxA and RxB ，act as capture registers．Each register acts in conjunction with a pin．The register RxA acts in conjunction with the TXA pin and the register RxB acts in conjunction with the TxB pin．
COP884CG/COP888CG

## Timers (Continued)

The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TXA and TXB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag TxENA allows the interrupt on TxA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TXA pin. Similarly, the flag TXENB controls the interrupts from the TxB pin.
Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxCO pending flag (the TXCO control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TxC0 control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both the TxPNDA and TxCO pending flags in order to determine whether a TxA input capture or a timer underflow (or both) caused the interrupt.
Figure 9 shows a block diagram of the timer in Input Capture mode.


FIGURE 9. Timer in Input Capture Mode

## TIMER CONTROL FLAGS

The timers T1, T2 and T3 have indentical control structures. The control bits and their functions are summarized below.

TxC0 Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underflow Interrupt Pending Flag in Mode 3 (Input Capture)
TxPNDA Timer Interrupt Pending Flag
TxPNDB Timer Interrupt Pending Flag
TXENA Timer Interrupt Enable Flag
TxENB Timer Interrupt Enable Flag
1 = Timer Interrupt Enabled
$0=$ Timer Interrupt Disabled
TxC3 Timer mode control
TXC2 Timer mode control
TxC1 Timer mode control

Timers (Continued)
The timer mode control bits ( $\mathrm{T} \times \mathrm{C} 3, \mathrm{TXC2}$ and $\mathrm{TxC1}$ ) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB <br> Edge | TxA <br> Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TxA <br> Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) TxA Toggle | Autoreload RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No TxA Toggle | Autoreload <br> RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Pos. Edge | Pos. TxA Edge or Timer Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Neg. Edge | Pos. TxA Edge or Timer Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 1 | MODE 3 (Capture) Captures: <br> TxA Neg. Edge <br> TxB Pos. Edge | Neg. TxB <br> Edge or <br> Timer <br> Underflow | Pos. TxB <br> Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Neg. Edge | Neg. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |

## Power Save Modes

The devices offer the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the on-board oscillator circuitry the WATCHDOG logic, the Clock Monitor and timer T0 are active but all other microcontroller activities are stopped. In either mode, all on-board RAM, registers, I/O states, and timers (with the exception of TO ) are unaltered.

## HALT MODE

The devices can be placed in the HALT mode by writing a "1" to the HALT flag (G7 data bit). All microcontroller activities, including the clock and timers, are stopped. The WATCHDOG logic on the device is disabled during the HALT mode. However, the clock monitor circuitry if enabled remains active and will cause the WATCHDOG output pin (WDOUT) to go low. If the HALT mode is used and the user does not want to activate the WDOUT pin, the Clock Monitor should be disabled after the device comes out of reset (resetting the Clock Monitor control bit with the first write to the WDSVR register). In the HALT mode, the power requirements of the device are minimal and the applied voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ may be decreased to $\mathrm{V}_{\mathrm{r}}\left(\mathrm{V}_{\mathrm{r}}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The devices support three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the $L$ port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock con-
figuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.
Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $\mathrm{t}_{\mathrm{c}}$ instruction cycle clock. The $\mathrm{t}_{\mathrm{c}}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.

## Power Save Modes (Continued)

The devices have two mask options associated with the HALT mode. The first mask option enables the HALT mode feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the device will enter and exit the HALT mode as described above. With the HALT disable mask option, the device cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WATCHDOG detector circuit is inhibited during the HALT mode. However, the clock monitor circuit if enabled remains active during HALT mode in order to ensure a clock monitor error if the device inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The device is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activities, except the associated on-board oscillator circuitry, the WATCHDOG logic, the clock monitor and the IDLE Timer TO, are stopped. The power supply requirements of the micro-controller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.
As with the HALT mode, the device can be returned to normal operation with a reset, or with a Multi-Input Wakeup from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.

This toggle condition of the thirteenth bit of the IDLE Timer T0 is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer TO. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer T0 interrupt enabled. In this case, when the TOPND bit gets set, the device will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the device will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is ued to return (wakeup) the device from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 10 shows the Multi-Input Wakeup logic for the COP888CG microcontroller.


TL/DD/9765-17
FIGURE 10. Multi-Input Wake Up Logic

## Multi-Input Wakeup (Continued)

The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the device to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8 -bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

| RBIT | 5, WKEN |
| :--- | :--- |
| SBIT | 5, WKEDG |
| RBIT | 5, WKPND |
| SBIT | 5, WKEN |

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the $L$ port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the device will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.

WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port $L$ provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port L to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port $L$ is also used for waking the device out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the device will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the device will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the device to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer T0 are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## UART

The COP888CG contains a full-duplex software programmable UART. The UART (Figure 11) consists of a transmit shift register, a receiver shift register and seven addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR), a UART interrupt and clock source register (ENUI), a prescaler select register (PSR) and baud (BAUD) register. The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 7,8 or 9 bits), the value of the ninth bit in transmission, and parity selection bits. The ENUR register flags framming, data overrun and parity errors while the UART is receiving.

Other functions of the ENUR register include saving the ninth bit received in the data frame, enabling or disabling the UART's attention mode of operation and providing additional receiver/transmitter status information via RCVG and XMTG bits. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts. A control flag in this register can also select the UART mode of operation: asynchronous or synchronous.


TL/DD/9765-18
FIGURE 11. UART Block Diagram

## UART（Continued）

## UART CONTROL AND STATUS REGISTERS

The operation of the UART is programmed through three registers：ENU，ENUR and ENUI．The function of the individ－ ual bits in these registers is as follows：
ENU－UART Control and Status Register（Address at OBA）

| PEN | PSEL1 | XBIT9／ | CHL1 | CHLO | ERR | RBFL | TBMT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OSELO |  |  |  |  |  |  |  |
| ORW | ORW | ORW | ORW | ORW | OR | OR | 1R |

Bit 7
Bit 0
ENUR－UART Receive Control and Status Register （Address at 0BB）

| DOE | FE | PE | SPARE | RBIT9 | ATTN | XMTG | RCVG |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORD | ORD | ORD | ORW＊ | OR | ORW | OR | OR |

Bit7
Bit0
ENUI－UART Interrupt and Clock Source Register （Address at OBC）

| STP2 | STP78 | ETDX | SSEL | XRCLK | XTCLK | ERI | ETI |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORW | ORW | ORW | ORW | ORW | ORW | ORW | ORW |

Bit7
Bit0
＊Bit is not used．
0 Bit is cleared on reset．
1 Bit is set to one on reset．
R Bit is read－only；it cannot be written by software．
RW Bit is read／write．
D Bit is cleared on read；when read by software as a one，it is cleared automatically．Writing to the bit does not affect its state．

## DESCRIPTION OF UART REGISTER BITS

## ENU—UART CONTROL．AND STATUS REGISTER

TBMT：This bit is set when the UART transfers a byte of data from the TBUF register into the TSFT register for trans－ mission．It is automatically reset when software writes into the TBUF register．
RBFL：This bit is set when the UART has received a com－ plete character and has copied it into the RBUF register．It is automatically reset when software reads the character from RBUF．
ERR：This bit is a global UART error flag which gets set if any or a combination of the errors（DOE，FE，PE）occur．
CHL1，CHLO：These bits select the character frame format． Parity is not included and is generated／verified by hardware． $\mathrm{CHL1}=0, \mathrm{CHLO}=0 \quad$ The frame contains eight data bits．
$\mathrm{CHL} 1=0, \mathrm{CHLO}=1$ The frame contains seven data bits．
$\mathrm{CHL1}=1, \mathrm{CHLO}=0 \quad$ The frame contains nine data bits． CHL1 $=1$, CHLO $=1$ Loopback Mode selected．Trans－ mitter output internally looped back to receiver input．Nine bit framing format is used．
XBIT9／PSELO：Programs the ninth bit for transmission when the UART is operating with nine data bits per frame． For seven or eight data bits per frame，this bit in conjunction with PSEL1 selects parity．
PSEL1，PSELO：Parity select bits．
PSEL $1=0$, PSELO $=0 \quad$ Odd Parity（if Parity enabled）
PSEL1 $=0$, PSELO $=1 \quad$ Even Parity（if Parity enabled）

PSEL1 $=1$, PSELO $=0 \quad$ Mark（1）（if Parity enabled）
PSEL1＝1，PSELO＝ 1 Space（0）（if Parity enabled）
PEN：This bit enables／disables Parity（ 7 －and 8 －bit modes only）．
$\mathrm{PEN}=0 \quad$ Parity disabled．
PEN＝ 1 Parity enabled．

## ENUR－UART RECEIVE CONTROL AND STATUS REGISTER

RCVG：This bit is set high whenever a framing error occurs and goes low when RDX goes high．
XMTG：This bit is set to indicate that the UART is transmit－ ting．It gets reset at the end of the last frame（end of last Stop bit）．
ATTN：ATTENTION Mode is enabled while this bit is set． This bit is cleared automatically on receiving a character with data bit nine set．
RBIT9：Contains the ninth data bit received when the UART is operating with nine data bits per frame．
SPARE：Reserved for future use．
PE：Flags a Parity Error．
$P E=0 \quad$ Indicates no Parity Error has been detected since the last time the ENUR register was read．
$P E=1$ Indicates the occurrence of a Parity Error．
FE：Flags a Framing Error．
$\mathrm{FE}=0$ Indicates no Framing Error has been detected since the last time the ENUR register was read．
FE＝ 1 Indicates the occurrence of a Framing Error．
DOE：Flags a Data Overrun Error．
DOE $=0$ Indicates no Data Overrun Error has been de－ tected since the last time the ENUR register was read．
DOE $=1$ Indicates the occurrence of a Data Overrun Er－ ror．

## ENUI－UART INTERRUPT AND CLOCK SOURCE REGISTER

ETI：This bit enables／disables interrupt from the transmitter section．
$\mathrm{ETI}=0 \quad$ interrupt from the transmitter is disabled．
$\mathrm{ETI}=1$ Interrupt from the transmitter is enabled．
ERI：This bit enables／disables interrupt from the receiver section．
$E R I=0 \quad$ Interrupt from the receiver is disabled．
$E R I=1 \quad$ Interrupt from the receiver is enabled．
XTCLK：This bit selects the clock source for the transmitter－ section．
$\mathrm{XTCLK}=0 \quad$ The clock source is selected through the PSR and BAUD registers．
XTCLK $=1$ Signal on CKX（L1）pin is used as the clock．
XRCLK：This bit selects the clock source for the receiver section．
XRCLK $=0 \quad$ The clock source is selected through the PSR and BAUD registers．
XRCLK $=1 \quad$ Signal on CKX（L1）pin is used as the clock．
SSEL：UART mode select．
SSEL $=0 \quad$ Asynchronous Mode．
SSEL＝ 1 Synchronous Mode．

## UART (Continued)

ETDX: TDX (UART Transmit Pin) is the alternate function assigned to Port L pin L2; it is selected by setting ETDX bit. To simulate line break generation, software should reset ETDX bit and output logic zero to TDX pin through Port L data and configuration registers.
STP78: This bit is set to program the last Stop bit to be 7/8th of a bit in length.
STP2: This bit programs the number of Stop bits to be transmitted.
STP2 $=0 \quad$ One Stop bit transmitted.
STP2 $=1$ Two Stop bits transmitted.

## Associated I/O Pins

Data is transmitted on the TDX pin and received on the RDX pin. TDX is the alternate function assigned to Port L pin L2; it is selected by setting ETDX (in the ENUI register) to one. RDX is an inherent function of Port L pin L3, requiring no setup.
The baud rate clock for the UART can be generated onchip, or can be taken from an external source. Port L pin L1 (CKX) is the external clock I/O pin. The CKX pin can be either an input or an output, as determined by Port L Configuration and Data registers (Bit 1). As an input, it accepts a clock signal which may be selected to drive the transmitter and/or receiver. As an output, it presents the internal Baud Rate Generator output.

## UART Operation

The UART has two modes of operation: asynchronous mode and synchronous mode.

## ASYNCHRONOUS MODE

This mode is selected by resetting the SSEL (in the ENUI register) bit to zero. The input frequency to the UART is 16 times the baud rate.
The TSFT and TBUF registers double-buffer data for transmission. While TSFT is shifting out the current character on the TDX pin, the TBUF register may be loaded by software with the next byte to be transmitted. When TSFT finishes transmitting the current character the contents of TBUF are transferred to the TSFT register and the Transmit Buffer Empty Flag (TBMT in the ENU register) is set. The TBMT flag is automatically reset by the UART when software loads a new character into the TBUF register. There is also the XMTG bit which is set to indicate that the UART is transmitting. This bit gets reset at the end of the last frame (end of last Stop bit). TBUF is a read/write register.
The RSFT and RBUF registers double-buffer data being received. The UART receiver continually monitors the signal on the RDX pin for a low level to detect the beginning of a Start bit. Upon sensing this low level, it waits for half a bit time and samples again. If the RDX pin is still low, the receiver considers this to be a valid Start bit, and the remaining bits in the character frame are each sampled a single time, at the mid-bit position. Serial data input on the RDX pin is shifted into the RSFT register. Upon receiving the complete character, the contents of the RSFT register are copied into the RBUF register and the Received Buffer Full Flag (RBFL) is set. RBFL is automatically reset when software reads the character from the RBUF register. RBUF is a read only register. There is also the RCVG bit which is set high
when a framing error occurs and goes low once RDX goes high. TBMT, XMTG, RBFL and RCVG are read only bits.

## SYNCHRONOUS MODE

In this mode data is transferred synchronously with the clock. Data is transmitted on the rising edge and received on the falling edge of the synchronous clock.
This mode is selected by setting SSEL bit in the ENUI register. The input frequency to the UART is the same as the baud rate.
When an external clock input is selected at the CKX pin, data transmit and receive are performed synchronously with this clock through TDX/RDX pins.
If data transmit and receive are selected with the CKX pin as clock output, the device generates the synchronous clock output at the CKX pin. The internal baud rate generator is used to produce the synchronous clock. Data transmit and receive are performed synchronously with this clock.

## FRAMING FORMATS

The UART supports several serial framing formats (Figure 12). The format is selected using control bits in the ENU, ENUR and ENUI registers.
The first format ( $1,1 \mathrm{a}, 1 \mathrm{~b}, 1 \mathrm{c}$ ) for data transmission (CHLO $=1, \mathrm{CHL} 1=0$ ) consists of Start bit, seven Data bits (excluding parity) and $7 / 8$, one or two Stop bits. In applications using parity, the parity bit is generated and verified by hardware.
The second format ( $\mathrm{CHLO}=0, \mathrm{CHL1}=0$ ) consists of one Start bit, eight Data bits (excluding parity) and $7 / 8$, one or two Stop bits. Parity bit is generated and verified by hardware.
The third format for transmission (CHLO $=0, \mathrm{CHL1}=1$ ) consists of one Start bit, nine Data bits and 7/8, one or two Stop bits. This format also supports the UART "ATTENTION" feature. When operating in this format, all eight bits of TBUF and RBUF are used for data. The ninth data bit is transmitted and received using two bits in the ENU and ENUR registers, called XBIT9 and RBIT9. RBIT9 is a read only bit. Parity is not generated or verified in this mode.
For any of the above framing formats, the last Stop bit can be programmed to be $7 / 8$ th of a bit in length. If two Stop bits are selected and the 7/8th bit is set (selected), the second Stop bit will be 7/8th of a bit in length.
The parity is enabled/disabled by PEN bit located in the ENU register. Parity is selected for 7 - and 8 -bit modes only. If parity is enabled (PEN =1), the parity selection is then performed by PSELO and PSEL1 bits located in the ENU register.
Note that the XBIT9/PSELO bit located in the ENU register serves two mutually exclusive functions. This bit programs the ninth bit for transmission when the UART is operating with nine data bits per frame. There is no parity selection in this framing format. For other framing formats XBIT9 is not needed and the bit is PSELO used in conjunction with PSEL1 to select parity.
The frame formats for the receiver differ from the transmitter in the number of Stop bits required. The receiver only requires one Stop bit in a frame, regardless of the setting of the Stop bit selection bits in the control register. Note that an implicit assumption is made for full duplex UART operation that the framing formats are the same for the transmitter and receiver.

UART Operation（Continued）


FIGURE 12．Framing Formats

## UART INTERRUPTS

The UART is capable of generating interrupts．Interrupts are generated on Receive Buffer Full and Transmit Buffer Emp－ ty．Both interrupts have individual interrupt vectors．Two bytes of program memory space are reserved for each inter－ rupt vector．The two vectors are located at addresses 0xEC to $0 x E F$ Hex in the program memory space．The interrupts can be individually enabled or disabled using Enable Trans－ mit Interrupt（ETI）and Enable Receive Interrupt（ERI）bits in the ENUI register．
The interrupt from the Transmitter is set pending，and re－ mains pending，as long as both the TBMT and ETI bits are set．To remove this interrupt，software must either clear the ETI bit or write to the TBUF register（thus clearing the TBMT bit）．
The interrupt from the receiver is set pending，and remains pending，as long as both the RBFL and ERI bits are set．To remove this interrupt，software must either clear the ERI bit or read from the RBUF register（thus clearing the RBFL bit）．

## Baud Clock Generation

The clock inputs to the transmitter and receiver sections of the UART can be individually selected to come either from an external source at the CKX pin（port L，pin L1）or from a
source selected in the PSR and BAUD registers．Internally， the basic baud clock is created from the oscillator frequency through a two－stage divider chain consisting of a 1－16（in－ crements of 0.5 ）prescaler and an 11－bit binary counter． （Figure 13）The divide factors are specified through two read／write registers shown in Figure 14．Note that the 11－bit Baud Rate Divisor spills over into the Prescaler Select Reg－ ister（PSR）．PSR is cleared upon reset．
As shown in Table I，a Prescaler Factor of 0 corresponds to NO CLOCK．NO CLOCK condition is the UART power down mode where the UART clock is turned off for power saving purpose．The user must also turn the UART clock off when a different baud rate is chosen．
The correspondences between the 5－bit Prescaler Select and Prescaler factors are shown in Tablel．Therer are many ways to calculate the two divisor factors，but one particularly effective method would be to achieve a 1.8432 MHz fre－ quency coming out of the first stage．The 1.8432 MHz pre－ scaler output is then used to drive the software programma－ ble baud rate counter to create a $\times 16$ clock for the following baud rates： $110,134.5,150,300,600,1200,1800,2400$, $3600,4800,7200,9600,19200$ and 38400 （Table II）．Other baud rates may be created by using appropriate divisors． The $\times 16$ clock is then divided by 16 to provide the rate for the serial shift registers of the transmitter and receiver．

## Baud Clock Generation (Continued)



TL/DD/9765-20
FIGURE 13. UART BAUD Clock Generation


TL/DD/9765-21
FIGURE 14. UART BAUD Clock Divisor Registers

TABLE I. Prescaler Factors

| Prescaler <br> Select | Prescaler <br> Factor |
| :---: | :---: |
| 00000 | NO CLOCK |
| 00001 | 1 |
| 00010 | 1.5 |
| 00011 | 2 |
| 00100 | 2.5 |
| 00101 | 3 |
| 00110 | 3.5 |
| 00111 | 4 |
| 01000 | 4.5 |
| 01001 | 5 |
| 01010 | 5.5 |
| 01011 | 6 |
| 01100 | 6.5 |
| 01101 | 7 |
| 01110 | 7.5 |
| 01111 | 8 |
| 10000 | 8.5 |
| 10001 | 9 |
| 10010 | 9.5 |
| 10011 | 10 |
| 10100 | 10.5 |
| 10101 | 11 |
| 10110 | 11.5 |
| 10111 | 12 |
| 11000 | 12.5 |
| 11001 | 13 |
| 11010 | 13.5 |
| 11011 | 14 |
| 11100 | 14.5 |
| 11101 | 15 |
| 11110 | 15.5 |
| 11111 | 16 |
|  |  |

TABLE II. Baud Rate Divisors
(1.8432 MHz Prescaler Output)

| Baud <br> Rate | Baud Rate <br> Divisor - $\mathbf{1}(\mathbf{N}-\mathbf{1})$ |
| :---: | :---: |
| $110(110.03)$ | 1046 |
| $134.5(134.58)$ | 855 |
| 150 | 767 |
| 300 | 383 |
| 600 | 191 |
| 1200 | 95 |
| 1800 | 63 |
| 2400 | 47 |
| 3600 | 31 |
| 4800 | 23 |
| 7200 | 15 |
| 9600 | 11 |
| 19200 | 5 |
| 38400 | 2 |

The entries in Table II assume a prescaler output of 1.8432 MHz . In the asynchronous mode the baud rate could be as high as 625 k .
As an example, considering the Asynchronous Mode and a CKI clock of 4.608 MHz , the prescaler factor selected is:

$$
4.608 / 1.8432=2.5
$$

The 2.5 entry is available in Table I. The 1.8432 MHz prescaler output is then used with proper Baud Rate Divisor (Table II) to obtain different baud rates. For a baud rate of 19200 e.g., the entry in Table II is 5.
$N-1=5(N-1$ is the value from Table II)
$\mathrm{N}=6$ ( N is the Baud Rate Divisor)

$$
\text { Baud Rate }=1.8432 \mathrm{MHz} /(16 \times 6)=19200
$$

The divide by 16 is performed because in the asynchronous mode, the input frequency to the UART is 16 times the baud rate. The equation to calculate baud rates is given below.
The actual Baud Rate may be found from:

$$
\mathrm{BR}=\mathrm{Fc} /(16 \times \mathrm{N} \times \mathrm{P})
$$

## Baud Clock Generation（Continued）

Where：
BR is the Baud Rate
Fc is the CKI frequency
N is the Baud Rate Divisor（Table II）．
P is the Prescaler Divide Factor selected by the value in the Prescaler Select Register（Table I）
Note：In the Synchronous Mode，the divisor 16 is replaced by two．
Example：
Asynchronous Mode：

$$
\begin{gathered}
\text { Crystal Frequency }=5 \mathrm{MHz} \\
\text { Desired baud rate }=9600
\end{gathered}
$$

Using the above equation $N \times P$ can be calculated first．

$$
N \times P=(5 \times 106) /(16 \times 9600)=32.552
$$

Now 32.552 is divided by each Prescaler Factor（Table II）to obtain a value closest to an integer．This factor happens to be 6.5 （ $\mathrm{P}=6.5$ ）．

$$
N=32.552 / 6.5=5.008(N=5)
$$

The programmed value（from Table II）should be 4 （ $\mathrm{N}-1$ ）． Using the above values calculated for N and P ：

$$
\begin{aligned}
& \mathrm{BR}=(5 \times 106) /(16 \times 5 \times 6.5)=9615.384 \\
& \% \text { error }=(9615.385-9600) / 9600=0.16
\end{aligned}
$$

## Effect of HALT／IDLE

The UART logic is reinitialized when either the HALT or IDLE modes are entered．This reinitialization sets the TBMT flag and resets all read only bits in the UART control and status registers．Read／Write bits remain unchanged．The Transmit Buffer（TBUF）is not affected，but the Transmit Shift register（TSFT）bits are set to one．The receiver regis－ ters RBUF and RSFT are not affected．
The device will exit from the HALT／IDLE modes when the Start bit of a character is detected at the RDX（L3）pin．This feature is obtained by using the Multi－Input Wakeup scheme provided on the device．
Before entering the HALT or IDLE modes the user program must select the Wakeup source to be on the RDX pin．This selection is done by setting bit 3 of WKEN（Wakeup Enable） register．The Wakeup trigger condition is then selected to be high to low transition．This is done via the WKEDG regis－ ter（Bit 3 is zero．）
If the device is halted and crystal oscillator is used，the Wakeup signal will not start the chip running immediately because of the finite start up time requirement of the crystal oscillator．The idle timer（TO）generates a fixed delay to en－ sure that the oscillator has indeed stabilized before allowing the device to execute code．The user has to consider this delay when data transfer is expected immediately after exit－ ing the HALT mode．

## Diagnostic

Bits CHARLO and CHARL1 in the ENU register provide a loopback feature for diagnostic testing of the UART．When these bits are set to one，the following occur：The receiver input pin（RDX）is internally connected to the transmitter output pin（TDX）；the output of the Transmitter Shift Regis－ ter is＂looped back＂into the Receive Shift Register input．In this mode，data that is transmitted is immediately received． This feature allows the processor to verify the transmit and receive data paths of the UART．

Note that the framing format for this mode is the nine bit format；one Start bit，nine data bits，and $7 / 8$ ，one or two Stop bits．Parity is not generated or verified in this mode．

## Attention Mode

The UART Receiver section supports an alternate mode of operation，referred to as ATTENTION Mode．This mode of operation is selected by the ATTN bit in the ENUR register． The data format for transmission must also be selected as having nine Data bits and either 7／8，one or two Stop bits．
The ATTENTION mode of operation is intended for use in networking the device with other processors．Typically in such environments the messages consists of device ad－ dresses，indicating which of several destinations should re－ ceive them，and the actual data．This Mode supports a scheme in which addresses are flagged by having the ninth bit of the data field set to a 1．If the ninth bit is reset to a zero the byte is a Data byte．
While in ATTENTION mode，the UART monitors the com－ munication flow，but ignores all characters until an address character is received．Upon receiving an address character， the UART signals that the character is ready by setting the RBFL flag，which in turn interrupts the processor if UART Receiver interrupts are enabled．The ATTN bit is also cleared automatically at this point，so that data characters as well as address characters are recognized．Software ex－ amines the contents of the RBUF and responds by deciding either to accept the subsequent data stream（by leaving the ATTN bit reset）or to wait until the next address character is seen（by setting the ATTN bit again）．
Operation of the UART Transmitter is not affected by selec－ tion of this Mode．The value of the ninth bit to be transmitted is programmed by setting XBIT9 appropriately．The value of the ninth bit received is obtained by reading RBIT9．Since this bit is located in ENUR register where the error flags reside，a bit operation on it will reset the error flags．

## Comparators

The devices contain two differential comparators，each with a pair of inputs（positive and negative）and an output．Ports I1－I3 and $14-\mathrm{I} 6$ are used for the comparators．The following is the Port I assignment：
11 Comparator1 negative input
12 Comparator1 positive input
13 Comparator1 output
14 Comparator2 negative input
15 Comparator2 positive input
16 Comparator2 output
A Comparator Select Register（CMPSL）is used to enable the comparators，read the outputs of the comparators inter－ nally，and enable the outputs of the comparators to the pins． Two control bits（enable and output enable）and one result bit are associated with each comparator．The comparator result bits（CMP1RD and CMP2RD）are read only bits which will read as zero if the associated comparator is not en－ abled．The Comparator Select Register is cleared with reset，resulting in the comparators being disabled．The com－ parators should also be disabled before entering either the HALT or IDLE modes in order to save power．The configura－ tion of the CMPSL register is as follows：

## Comparators (Continued)

## CMPSL REGISTER (ADDRESS X’00B7)

The CMPSL register contains the following bits:
CMP1EN Enable comparator 1
CMP1RD Comparator 1 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP10E Selects pin I3 as comparator 1 output provided that CMPIEN is set to enable the comparator
CMP2EN Enable comparator 2
CMP2RD Comparator 2 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP20E Selects pin 16 as comparator 2 output provided that CMP2EN is set to enable the comparator

| Unused | CMP20E | CMP2RD | CMP2EN | CMP10E | CMP1RD | CMP1EN | Unused |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  |  |  |  |  |  | Bit 0 |

Note that the two unused bits of CMPSL may be used as software flags.
Comparator outputs have the same spec as Ports L and G except that the rise and fall times are symmetrical.

## Interrupts

The devices support a vectored interrupt scheme. It supports a total of fourteen interrupt sources. The following table lists all the possible device interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If GIE = 1 and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 t_{c}$ cycles to execute.


FIGURE 15. Interrupt Block Diagram

## Interrupts（Continued）

| Arbitration Ranking | Source | Description | Vector <br> Address HI－Low Byte |
| :---: | :---: | :---: | :---: |
| （1）Highest | Software | INTR Instruction | OyFE－OyFF |
|  | Reserved | for Future Use | OyFC－OyFD |
| （2） | External | Pin GO Edge | OyFA－OyFB |
| （3） | Timer T0 | Underflow | OyF8－0yF9 |
| （4） | Timer T1 | T1A／Underfiow | 0yF6－0yF7 |
| （5） | Timer T1 | T1B | OyF4－0yF5 |
| （6） | MICROWIRE／PLUS | BUSY Goes Low | OyF2－0yF3 |
|  | Reserved | for Future Use | OyF0－0yF1 |
| （7） | UART | Receive | OyEE－OyEF |
| （8） | UART | Transmit | OyEC－OyED |
| （9） | Timer T2 | T2A／Underflow | OyEA－OyEB |
| （10） | Timer T2 | T2B | OyE8－0yE9 |
| （11） | Timer T3 | T3A／Underflow | OyE6－0yE7 |
| （12） | Timer T3 | T3B | OyE4－OyE5 |
| （13） | Port L／Wakeup | Port L Edge | OyE2－OyE3 |
| （14）Lowest | Default | VIS Instr．Execution without Any Interrupts | OyE0－0yE1 |

y is VIS page， $\mathrm{y} \neq 0$ ．

At this time，since $\mathrm{GIE}=0$ ，other maskable interrupts are disabled．The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions．The user would then pro－ gram a VIS（Vector Interrupt Select）instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS．Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching．
Thus，if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS，then the interrupt with the higher rank will override any lower ones and will be acknowledged．The lower priority interrupt（s）are still pending，however，and will cause another interrupt im－ mediately following the completion of the interrupt service routine associated with the higher priority interrupt just serv－ iced．This lower priority interrupt will occur immediately fol－ lowing the RETI（Return from Interrupt）instruction at the end of the interrupt service routine just completed．
Inside the interrupt service routine，the associated pending bit has to be cleared by software．The RETI（Return from Interrupt）instruction at the end of the interrupt service rou－ tine will set the GIE（Global Interrupt Enable）bit，allowing the processor to be interrupted again if another interrupt is active and pending．
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank．

The addresses of the different interrupt service routines， called vectors，are chosen by the user and stored in ROM in a table starting at 01E0（assuming that VIS is located be－ tween 00FF and 01DF）．The vectors are 15－bit wide and therefore occupy 2 ROM locations．
VIS and the vector table must be located in the same 256－ byte block（ $0 y 00$ to OyFF）except if VIS is located at the last address of a block．In this case，the table must be in the next block．The vector table cannot be inserted in the first 256 －byte block（ $\mathrm{y} \neq 0$ ）．
The vector of the maskable interrupt with the lowest rank is located at OyEO（Hi－Order byte）and OyE1（Lo－Order byte） and so forth in increasing rank number．The vector of the maskable interrupt with the highest rank is located at OyFA （Hi－Order byte）and OyFB（Lo－Order byte）．
The Software Trap has the highest rank and its vector is located at OyFE and OyFF．
If，by accident，a VIS gets executed and no interrupt is ac－ tive，then the PC（Program Counter）will branch to a vector located at OyEO－OyE1．This vector can point to the Soft－ ware Trap（ST）interrupt service routine，or to another spe－ cial service routine as desired．
Figure 15 shows the Interrupt block diagram．

## SOFTWARE TRAP

The Software Trap（ST）is a special kind of non－maskable interrupt which occurs when the INTR instruction（used to acknowledge interrupts）is fetched from ROM and placed inside the instruction register．This may happen when the PC is pointing beyond the available ROM address space or when the stack is over－popped．

## Interrupts (Continued)

When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This pending bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WATCHDOG

The devices contain a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WATCHDOG consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WATCHDOG consists of writing a specific value to a WATCHDOG Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5 -bit Key Data field, and the 1 -bit Clock Monitor Select field. Table III shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table IV shows the four possible combinations of lower and upper limits for the WATCHDOG service window. This flexibility in choosing the WATCHDOG service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE III. WATCHDOG Service Register (WDSVR)

| Window <br> Select |  | Key Data |  |  |  |  | Clock <br> Monitor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 1 | 1 | 0 | 0 | Y |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

TABLE IV. WATCHDOG Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 k-8 k t_{c}$ Cycles |
| 0 | 1 | $2 k-16 k t_{c}$ Cycles |
| 1 | 0 | $2 k-32 k t_{c}$ Cycles |
| 1 | 1 | $2 k-64 k t_{c}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the device can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / \mathrm{t}_{\mathrm{c}}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WATCHDOG Operation

The WATCHDOG and Clock Monitor are disabled during reset. The device comes out of reset with the WATCHDOG armed, the WATCHDOG Window Select bits (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WATCHDOG service window value and the key data (bits 7 through 1) in the WDSVR Register. Table V shows the sequence of events that can occur.
The user must service the WATCHDOG at least once before the upper limit of the service window expires. The WATCHDOG may not be serviced more than once in every lower limit of the service window. The user may service the WATCHDOG as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WATCHDOG service.
The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional $16 \mathrm{t}_{\mathrm{c}}$ $32 t_{c}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the device will stop forcing the WDOUT output low.
The WATCHDOG service window will restart when the WDOUT pin goes high. It is recommended that the user tie the WDOUT pin back to $\mathrm{V}_{\mathrm{CC}}$ through a resistor in order to pull WDOUT high.
A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 t_{c}-32 t_{c}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / t_{c}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## Watchdog and Clock Monitor Summary

The following salient points regarding the COP888CG WATCHDOG and CLOCK MONITOR should be noted：
－Both the WATCHDOG and CLOCK MONITOR detector circuits are inhibited during RESET．
－Following RESET，the WATCHDOG and CLOCK MONI－ TOR are both enabled，with the WATCHDOG having he maximum service window selected．
－The WATCHDOG service window and CLOCK MONI－ TOR enable／disable option can only be changed once， during the initial WATCHDOG service following RESET．
－The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in or－ der to avoid a WATCHDOG error．
－Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid WATCHDOG er－ rors．
－The correct key data value cannot be read from the WATCHDOG Service register WDSVR．Any attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0 ＇s．
－The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes．
－The CLOCK MONITOR detector circuit is active during both the HALT and IDLE modes．Consequently，the COP888 inadvertently entering the HALT mode will be detected as a CLOCK MONITOR error（provided that the CLOCK MONITOR enable option has been selected by the program）．
－With the single－pin R／C oscillator mask option selected and the CLKDLY bit reset，the WATCHDOG service win－ dow will resume following HALT mode from where it left off before entering the HALT mode．
－With the crystal oscillator mask option selected，or with the single－pin R／C oscillator mask option selected and the CLKDLY bit set，the WATCHDOG service window will be set to its selected value from WDSVR following HALT． Consequently，the WATCHDOG should not be serviced for at least 2048 instruction cycles following HALT，but must be serviced within the selected window to avoid a WATCHDOG error．
－The IDLE timer T0 is not initialized with RESET．
－The user can sync in to the IDLE counter cycle with an IDLE counter（TO）interrupt or by monitoring the TOPND flag．The TOPND flag is set whenever the thirteenth bit of the IDLE counter toggles（every 4096 instruction cycles）． The user is responsible for resetting the TOPND flag．
－A hardware WATCHDOG service occurs just as the de－ vice exits the IDLE mode．Consequently，the WATCH－ DOG should not be serviced for at least 2048 instruction cycles following IDLE，but must be serviced within the selected window to avoid a WATCHDOG error．
－Following RESET，the initial WATCHDOG service（where the service window and the CLOCK MONITOR enable／ disable must be selected）may be programmed any－ where within the maximum service window（ 65,536 in－ struction cycles）initialized by RESET．Note that this ini－ tial WATCHDOG service may be programmed within the initial 2048 instruction cycles without causing a WATCH－ DOG error．

## Detection of Illegal Conditions

The device can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F (Segment 0), 140 to 17F (Segment 1), and all other segments (i.e., Segments 3 ... etc.) is read as all 1 's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0 's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP''ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures). The recovery program should reset the software interrupt pending bit using the RPND instruction.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, E2PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 12 shows a block diagram of the MICROWIRE/PLUS logic.


TL/DD/9765-23
FIGURE 16. MICROWIRE/PLUS Block Diagram
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table VI details the different clock rates that may be selected.

TABLE V. WATCHDOG Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :---: |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WATCHDOG Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WATCHDOG Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WATCHDOG Output |

TABLE VI. MICROWIRE/PLUS Master Mode Clock Select

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathbf{t}_{\mathbf{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock

## MICROWIRE/PLUS (Continued)

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 13 shows how two devices, microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the device. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port $G$ configuration register. Table VII summarizes the bit settings required for Master mode of operation.

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port $G$ configuration register. Table VII summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The device allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and shifted out on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE VII
This table assumes that the control flag MSEL is set.

| G4 (SO) <br> Config. Bit | G5 (SK) <br> Config. Bit | G4 <br> Fun. | G5 <br> Fun. | Operatlon |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |

Memory Map
All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address S/ADD REG | Contents |
| :---: | :---: |
| 0000 to 006F | On-Chip RAM bytes (112 bytes) |
| 0070 to 007F xx80 to $\times \times$ AF | Unused RAM Address Space (Reads As All Ones) <br> Unused RAM Address Space (Reads Undefined Data) |
| xxB0 | Timer T3 Lower Byte |
| XXB1 | Timer T3 Upper Byte |
| xxB2 | Timer T3 Autoload Register T3RA Lower Byte |
| xxB3 | Timer T3 Autoload Register T3RA Upper Byte |
| xxB4 | Timer T3 Autoload Register T3RB Lower Byte |
| xxB5 | Timer T3 Autoload Register T3RB Upper Byte |
| xxB6 | Timer T3 Control Register |
| xxB7 | Comparator Select Register (CMPSL) |
| xxB8 | UART Transmit Buffer (TBUF) |
| xxB9 | UART Receive Buffer (RBUF) |
| xxBA | UART Control and Status Register (ENU) |
| xxBB | UART Receive Control and Status Register (ENUR) |
| xxBC | UART Interrupt and Clock Source Register (ENUI) |
| xxBD | UART Baud Register (BAUD) |
| xxBE | UART Prescale Select Register (PSR) |
| xxBF | Reserved for UART |
| xxC0 | Timer T2 Lower Byte |
| $\mathrm{xxC1}$ | Timer T2 Upper Byte |
| xxC2 | Timer T2 Autoload Register T2RA Lower Byte |
| xxC3 | Timer T2 Autoload Register T2RA Upper Byte |
| xxC4 | Timer T2 Autoload Register T2RB Lower Byte |
| xxC5 | Timer T2 Autoload Register T2RB Upper Byte |
| xxC6 | Timer T2 Control Register |
| xxC7 | WATCHDOG Service Register (Reg:WDSVR) |
| $\mathrm{xxC8}$ | MIWU Edge Select Register (Reg:WKEDG) |
| xxC9 | MIWU Enable Register (Reg:WKEN) |
| xxCA | MIWU Pending Register (Reg:WKPND) |
| xxCB | Reserved |
| xxCC | Reserved |
| xxCD to $\mathrm{x} \times \mathrm{CF}$ | Reserved |


| Address S/ADD REG | Contents |
| :---: | :---: |
| xxD0 | Port L Data Register |
| xxD1 | Port L Configuration Register |
| xxD2 | Port L Input Pins (Read Only) |
| xxD3 | Reserved for Port L |
| xxD4 | Port G Data Register |
| xxD5 | Port G Configuration Register |
| xxD6 | Port G Input Pins (Read Only) |
| xxD7 | Port I Input Pins (Read Only) |
| xxD8 | Port C Data Register |
| xxD9 | Port C Configuration Register |
| xxDA | Port C Input Pins (Read Only) |
| xxDB | Reserved for Port C |
| xxDC | Port D |
| xxDD to DF | Reserved for Port D |
| xxE0 to xxE5 | Reserved for EE Control Registers |
| xxE6 | Timer T1 Autoload Register T1RB Lower Byte |
| xxE7 | Timer T1 Autoload Register T1RB Upper Byte |
| xxE8 | ICNTRL Register |
| xxE9 | MICROWIRE/PLUS Shift Register |
| xxEA | Timer T1 Lower Byte |
| xxEB | Timer T1 Upper Byte |
| xxEC | Timer T1 Autoload Register T1RA Lower Byte |
| xxED | Timer T1 Autoload Register T1RA Upper Byte |
| xxEE xxEF | CNTRL Control Register PSW Register |
| XXEF | PSW Register |
| xxFO to FB | On-Chip RAM Mapped as Registers |
| xxFC | X Register |
| xxFD | SP Register |
| xxFE | B Register |
| xxFF | S Register |
| 0100-013F | On-Chip 64 RAM Bytes |

Reading memory locations $0070 \mathrm{H}-007 \mathrm{FH}$ (Segment 0 ) will return all ones. Reading unused memory locations $0080 \mathrm{H}-00 \mathrm{AFH}$ (Segment 0 ) will return undefined data. Reading unused memory locations 0140-017F (Segment 1) will return all ones. Reading memory locations from other Segments (i.e., Segment 2 , Segment $3, \ldots$ etc.) will return all ones.

## Addressing Modes

There are ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode. The operand is the data memory addressed by the $B$ pointer or $X$ pointer.

## Register Indirect (with auto post increment or decrement of pointer)

This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the B pointer or X pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

## Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## Immediate

The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the Load B Immediate instruction. The instruction contains a 4-bit immediate field as the operand.

## Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1 -byte relative jump ( $\mathrm{JP}+1$ is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

Indirect
This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transter of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

## Instruction Set

Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :---: | :---: |
| [B] | Memory Indirectly Addressed by B Register |
| [ X ] | Memory Indirectly Addressed by X Register |
| MD | Direct Addressed Memory |
| Mem | Direct Addressed Memory or [B] |
| Meml | Direct Addressed Memory or [B] or Immediate Data |
| Imm | 8-Bit Immediate Data |
| Reg | Register Memory: Addresses F0 to FF (Includes B, X and SP) |
| Bit | Bit Number (0 to 7) |
| $\leftarrow$ | Loaded with |
| $\longleftrightarrow$ | Exchanged with |

Instruction Set (Continued)
INSTRUCTION SET

| ADD | A,Meml | ADD | $A \leftarrow A+$ Meml |
| :---: | :---: | :---: | :---: |
| ADC | A,Meml | ADD with Carry | $A \leftarrow A+M e m l+C, C \leftarrow \text { Carry }$ $\mathrm{HC} \longleftarrow \text { Half Carry }$ |
| SUBC | A,Meml | Subtract with Carry | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{~A}-\overline{\mathrm{MemI}}+\mathrm{C}, \mathrm{C} \leftarrow \text { Carry } \\ & \mathrm{HC} \leftarrow \text { Half Carry } \end{aligned}$ |
| AND | A, Meml | Logical AND | $\mathrm{A} \leftarrow \mathrm{A}$ and Meml |
| ANDSZ | A, Imm | Logical AND Immed., Skip if Zero | Skip next if ( $A$ and Imm) $=0$ |
| OR | A,Meml | Logical OR | $A \leftarrow A$ or Meml |
| XOR | A,Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD = Imm |
| IFEQ | A,MemI | IF EQual | Compare $A$ and Meml, Do next if $A=$ Meml |
| IFNE | A,Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq$ Meml |
| IFGT | A,Meml | IF Greater Than | Compare A and Meml, Do next if A > Meml |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A,Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, $[\mathrm{X}]$ | EXchange A with Memory [ X ] | $A \longleftrightarrow[X]$ |
| LD | A,Meml | LoaD A with Memory | $A \leftarrow M e m l$ |
| LD | A, $[\mathrm{X}]$ | LoaD A with Memory [ X ] | $A \leftarrow[X]$ |
| LD | B,Imm | LoaD B with Immed. | $B \leftarrow 1 m m$ |
| LD | Mem,Imm | LoaD Memory Immed | Mem $\leftarrow$ Imm |
| LD | Reg, Imm | LoaD Register Memory Immed. | Reg $\leftarrow \mathrm{lmm}$ |
| X | A, [ $\mathrm{B} \pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | A, $[\mathrm{X} \pm$ ] | EXchange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[B \pm]$ | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm$ ] | LoaD A with Memory [ X ] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | $[\mathrm{B} \pm$ ], lmm | LoaD Memory [B] Immed. | $[B] \leftarrow$ Imm, $(B \leftarrow B \pm 1)$ |
| CLR | A | CLeaR A | $\mathrm{A} \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow B C D$ correction of $A$ (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $\mathrm{C} \rightarrow \mathrm{A} 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| RLC | A | Rotate A Left thru C | $\mathrm{C} \leftarrow \mathrm{A} 7 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow \mathrm{C}$ |
| SWAP | A | SWAP nibbles of A | A7 ... A4 $\longleftrightarrow$ A3 . . A0 |
| SC |  | Set C | $C \leftarrow 1, H C \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IF C | IF C is true, do next instruction |
| IFNC |  | IF Not C | If $C$ is not true, do next instruction |
| POP | A | POP the stack into $A$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow[\mathrm{SP}]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{ii}$ (ii $=15$ bits, 0 to 32 k ) |
| JMP | Addr. | Jump absolute | PC9... $0 \leftarrow i(i=12$ bits $)$ |
| JP | Disp. | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , except 1 ) |
| JSRL | Addr. | Jump SubRoutine Long | $[S P] \leftarrow P L,[S P-1] \leftarrow P U, S P-2, P C \leftarrow i i$ |
| JSR | Addr | Jump SubRoutine | [SP] $\leftarrow$ PL, [SP-1] $\leftarrow$ PU,SP-2, PC9 . . $0 \leftarrow$ i |
| JID |  | Jump InDirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | [SP] $\leftarrow \mathrm{PL}, \mathrm{lSP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $P C \leftarrow P C+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.
Bytes and Cycles per Instruction
The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :---: |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |

Transfer of Control
Instructions

| JMPL | $3 / 4$ |
| :--- | :--- |
| JMP | $2 / 3$ |
| JP | $1 / 3$ |
| JSRL | $3 / 5$ |
| JSR | $2 / 5$ |
| JID | $1 / 3$ |
| VIS | $1 / 5$ |
| RET | $1 / 5$ |
| RETSK | $1 / 5$ |
| RETI | $1 / 5$ |
| INTR | $1 / 7$ |
| NOP | $1 / 1$ |


| RPND | $1 / 1$ |
| :--- | :--- |

Memory Transfer Instructions


[^3]| Opcode Table <br> Upper Nibble Along X-Axis Lower Nibble Along Y-Axis |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | E | D | C | B | A | 9 | 8 |  |
| JP - 15 | JP -31 | LD OFO, \# i | DRSZ OFO | RRCA | RC | ADC A, \#i | ADC A,[B] | 0 |
| JP - 14 | JP -30 | LD OF1, \# i | DRSZ OF1 | * | SC | SUBC A, \#i | SUB A, [B] | 1 |
| JP - 13 | JP -29 | LD 0F2, \# i | DRSZ OF2 | X A, [ $\mathrm{X}+\mathrm{]}$ | $\mathrm{XA},[\mathrm{B}+]$ | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP - 12 | JP -28 | LD OF3, \# i | DRSZ OF3 | X A, [ $\mathrm{X}-\mathrm{]}$ | X $\mathrm{A}, \mathrm{B}-\mathrm{B}$ | IFGT A,\#i | IFGT A, [B] | 3 |
| JP - 11 | JP -27 | LD OF4, \# i | DRSZ 0F4 | VIS | LAID | ADD A, \#i | ADD A,[B] | 4 |
| JP - 10 | JP -26 | LD 0F5, \# i | DRSZ OF5 | RPND | JID | AND A, \#i | AND A,[B] | 5 |
| JP -9 | JP -25 | LD 0F6, \# i | DRSZ OF6 | X A, [X] | X A, [B] | XOR A, \#i | XOR A,[B] | 6 |
| JP -8 | JP -24 | LD 0F7, \# i | DRSZ 0F7 | * | * | OR A, \#i | OR A, [B] | 7 |
| JP -7 | JP -23 | LD OF8, \# i | DRSZ OF8 | NOP | RLCA | LD A, \#i | IFC | 8 |
| JP -6 | JP -22 | LD 0F9, \# i | DRSZ 0F9 | IFNE <br> A,[B] | IFEQ <br> Md, \#i | $\begin{aligned} & \text { IFNE } \\ & \text { A, \#i } \end{aligned}$ | IFNC | 9 |
| JP - 5 | JP -21 | LD OFA, \# i | DRSZ OFA | LD A, [X+] | LD A, [B+] | LD [B+],\#i | INCA | A |
| JP - 4 | JP - 20 | LD OFB, \# i | DRSZ OFB | LD A, [X-] | LD A, [B-] | LD [B-],\#i | DECA | B |
| JP - 3 | JP - 19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | POPA | C |
| JP - 2 | JP - 18 | LD OFD, \# i | DRSZ OFD | DIR | JSRL | LD A,Md | RETSK | D |
| JP - 1 | JP - 17 | LD OFE, \# i | DRSZ OFE | LD A,[X] | LD A, [B] | LD [B],\#i | RET | E |
| JP -0 | JP -16 | LD OFF, \# i | DRSZ OFF | * | * | LD B, \#i | RETI | F |

## Opcode Table (Continued)

Upper Nibble Along X-Axis
Lower Nibble Along Y -Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | ANDSZ A, \#i | LDB, \# OF | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \times 000-\times 0 F F \end{aligned}$ | $\begin{aligned} & \hline \text { JMP } \\ & \times 000-\times 0 F F \end{aligned}$ | JP + 17 | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | * | LD B, \# OE | IFBNE 1 | $\begin{aligned} & \hline \text { JSR } \\ & \times 100-\times 1 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\times 1 F F \end{aligned}$ | $\mathrm{JP}+18$ | $J P+2$ | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \end{aligned}$ | * | LD B, \# OD | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \text { x200-x2FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-\times 2 F F \end{aligned}$ | JP + 19 | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, \# OC | IFBNE 3 | $\begin{aligned} & \hline \text { JSR } \\ & \times 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 300-\times 3 F F \end{aligned}$ | JP + 20 | $J P+4$ | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | CLRA | LD B, \#0B | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-\times 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-x 4 F F \end{aligned}$ | $\mathrm{JP}+21$ | $J P+5$ | 4 |
| $\begin{aligned} & \hline \text { IFBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | SWAPA | LD B, \#0A | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \end{aligned}$ | JP + 22 | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \times 600-\times 6 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 600-\times 6 F F \end{aligned}$ | JP + 23 | $J P+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \hline \text { JSR } \\ & \text { x700-x7FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & x 700-x 7 F F \end{aligned}$ | JP + 24 | $J P+8$ | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \hline \text { RBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \hline \text { JSR } \\ & \times 800-\times 8 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 800-x 8 F F \end{aligned}$ | JP + 25 | JP + 9 | 8 |
| $\begin{aligned} & \hline \text { SBIT } \\ & 1,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, \# 06 | IFBNE 9 | $\begin{aligned} & \hline \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 900-\text { x9FF } \end{aligned}$ | $J P+26$ | JP + 10 | 9 |
| $\begin{aligned} & \hline \text { SBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \hline \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { xA00-xAFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xA00-xAFF } \end{aligned}$ | JP + 27 | $\mathrm{JP}+11$ | A |
| $\begin{aligned} & \hline \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \hline \text { JSR } \\ & \text { xB00-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xB00-xBFF } \end{aligned}$ | JP + 28 | $J P+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \hline \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \hline \text { JSR } \\ & \text { xC00-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \mathrm{xC00}-\mathrm{xCFF} \end{aligned}$ | JP + 29 | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \hline \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xD00-xDFF } \end{aligned}$ | $\mathrm{JP}+30$ | $\mathrm{JP}+14$ | D |
| $\begin{aligned} & \text { SBIT } \\ & 6,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[B] \end{aligned}$ | LD B, \#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xE00-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xE00-xEFF } \end{aligned}$ | JP +31 | JP + 15 | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xFOO-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xF00-xFFF } \end{aligned}$ | JP + 32 | JP + 16 | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location

* is an unused opcode

Note: The opcode 60 Hex is also the opcode for IFBIT \#i,A

## Mask Options

The COP888CG mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.
OPTION 1: CLOCK CONFIGURATION
$=1 \quad$ Crystal Oscillator (CKI/l0)
G7 (CKO) is clock generator output to crystal/resonator CKI is the clock input
$=2$
Single-pin RC controlled
oscillator (CKI/10)
G7 is available as a HALT restart and/or general purpose input

OPTION 2: HALT
$=1$ Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: BONDING OPTIONS
$=1 \quad 44-$ Pin PLCC
$=2$ 40-Pin DIP
$=3 \quad \mathrm{~N} / \mathrm{A}$
$=4 \quad 28-$ Pin DIP
The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock $\left(1 / \mathrm{t}_{\mathrm{c}}\right)$.

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface or maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as $32 k$ trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use window interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.

The iceMASTER connects easily to a PC® via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS-232 serial interface <br> cable |
| MHW-PS3 | Power supply $110 \mathrm{~V} / 60 \mathrm{MHz}$ |
| MHW-PS4 | Power supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :--- | :--- | :---: | :---: |
| MHW-884CG28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP884CG |
| MHW-884CG28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP884CG |
| MHW-888CG40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CG |
| MHW-888CG40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CG |
| MWH-888CG44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CG |
| MHW-888CG44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CG |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 macro cross <br> assembler for IBM <br>  <br> as, | $424410527-001$ |
| PC-/XT®, PC-AT $^{\circledR}$ |  |  |
| or compatible |  |  |$\quad$.

## Development Support (Continued)

## SIMULATOR

The COP8 Designer's Tool Kit is available for evaluating National Semiconductor's COP8 microcontroller family. The kit contains programmer's manuals, device datasheets, pocket reference guide, assembler and simulator, which allows the user to write, test, debug and run code on an industry standard compatible PC. The simulator has a windowed user interface and can handle script files that simulate hardware inputs, interrupts and automatic command processing. The capture file feature enables the user to record to a file current cycle count and output port changes which are caused by the program under test.

| Simulator Ordering Information |  |  |
| :---: | :--- | :---: |
| Part Number | Description | Manual |
| COP8-TOOL-KIT | COP8 Designer's <br>  <br> Tool Kit Assembler <br> and Simulator | $424420270-001$ |

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific datasheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COPB emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

## Development Support (Continued)

DIAL-A-HELPER
Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system.

INFORMATION SYSTEM
The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.

| Voice: | (408) 721-5582 |  |
| :--- | :--- | :--- |
| Modem: | (408) $739-1162$ |  |
|  | Baud: | 300 or 1200 Baud |
|  | Set-up: | Length: 8 -Bit |
|  |  | Parity: None |
|  |  | Stop Bit: 1 |
|  | Operation: | 24 Hrs., 7 Days |

## COP688EG/COP684EG/COP888EG/COP884EG Single-Chip microCMOS Microcontrollers

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's M²CMOSTM process technology. The COP888EG/ COP884EG is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 8 k bytes on-board ROM
- 256 bytes on-board RAM

■ Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$

- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUSTM serial I/O

■ WATCHDOGTM and Clock Monitor logic

- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Three 16 -bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Fourteen multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Three Timers (Each with 2 Interrupts)
- MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— UART (2)
— Default VIS
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PLCC or 40 N or 28 N or 28 SO
- 44 PLCC with 39 I/O pins
-40 N with $35 \mathrm{I} / \mathrm{O}$ pins
-28 SO or 28 N , each with $23 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Form factor emulation devices
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



TL/DD/11214-1
FIGURE 1. COP888EG Block Diagram

## General Description (Continued)

They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes

## Connection Diagrams

(HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The devices operate over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.



TL/DD/11214-3
Top View
Order Number COP888EG-XXX/N See NS Molded Package Number N40A

Dual-In-Line Package


Top View

FIGURE 2a. COP888CG Connection Diagrams

## Connection Diagrams (Continued)

COP888EG Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin <br> Pack. | 40-Pin Pack. | 44-Pin <br> Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MIWU | CKX | 12 | 18 | 18 |
| L2 | 1/0 | MIWU | TDX | 13 | 19 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | $1 / 0$ | MIWU | Т2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU | TЗA | 17 | 23 | 27 |
| L7 | 1/0 | MIWU | Т3В | 18 | 24 | 28 |
| GO | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/O | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT Restart |  | 4 | 6 | 6 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| 10 | 1 |  |  | 7 | 9 | 9 |
| 11 | 1 | COMP1IN- |  | 8 | 10 | 10 |
| 12 | I | COMP1IN+ |  | 9 | 11 | 11 |
| 13 | 1 | COMP10UT |  | 10 | 12 | 12 |
| 14 | 1 | COMP2IN- |  |  | 13 | 13 |
| 15 | I | COMP2IN+ |  |  | 14 | 14 |
| 16 | 1 | COMP2OUT |  |  | 15 | 15 |
| 17 | 1 |  |  |  | 16 | 16 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

## Absolute Maximum Ratings

If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availabillty and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) 7 V
Voltage at Any Pin -0.3 V to $\mathrm{V}_{C C}+0.3 \mathrm{~V}$
Total Current into VCC Pin (Source) 100 mA

Total Current out of GND Pin (Sink)
110 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $888 E G$ : $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} <1 \\ <0.5 \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \end{aligned}$ | mA <br> mA <br> mA |
| ```Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Puli-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a crystal/resonator oscillator, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCc, L, C, and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

DC Electrical Characteristics $888 E \mathrm{G}:-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | mA |  |

AC Electrical Characteristics $888 \mathrm{EG}:-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{VCC}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| ```CKI Clock Duty Cycle (Note 4) Rise Time (Note 4) Fall Time (Note 4)``` | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold $^{\text {then }}$ | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay $t_{P D 1}, t_{P D O}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tUPD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

[^4]
## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
$\begin{array}{lr}\text { Supply Voltage (VCC) } & 7 \mathrm{~V} \\ \text { Voltage at Any Pin } & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \\ \text { Total Current into } \mathrm{V}_{\mathrm{CC}} \text { Pin (Source) } & 100 \mathrm{~mA}\end{array}$
Total Current out of GND Pin (Sink) $\quad 110 \mathrm{~mA}$
Storage Temperature Ranger $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond
which damage to the device may occur. DC and AC electri-
cal specifications are not ensured when operating the de-
vice at absolute maximum ratings.

DC Electrical Characteristics $688 \mathrm{EG}:-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\begin{gathered} \text { Supply Current (Note 2) } \\ \begin{array}{c} C K I \end{array}=10 \mathrm{MHz} \\ C K I=4 \mathrm{MHz} \\ \hline \end{gathered}$ | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | $<10$ | 30 | $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} \mathrm{CKI} & =10 \mathrm{MHz} \\ \mathrm{CKI} & =4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ```Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ $0.2 \mathrm{~V}_{\mathrm{CC}}$ $0.2 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -5 |  | +5 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 35 |  | 400 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{C C}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 9 \\ 9 \\ 9.4 \\ 0.4 \end{gathered}$ |  | 140 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage |  | -5 |  | +5 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a crystal/resonator oscillator, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}, L, C$, and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

DC Electrical Characteristics $688 \mathrm{EG}:-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 12 |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| 100 | mA |  |  |  |  |
| Input Capacitance |  |  |  | ma |  |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

AC Electrical Characteristics $688 \mathrm{EG}:-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & D C \\ & D C \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 4) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 45 |  | $\begin{gathered} 55 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay <br> $t_{\text {PD1 }}$, t $_{\text {PD }}$ SO, SK <br> All Others | $\begin{aligned} & R_{L}=2.2 \mathrm{k}, C_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRE Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Parameter sampled but not $100 \%$ tested.

Comparators AC and DC Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $V_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current Per Comparator <br> (When Enabled) |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |



TL/DD/11214-5
FIGURE 2. MICROWIRE/PLUS TIming

## Typical Performance Characteristics $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$







## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The device contains three bidirectional 8-bit I/O ports (C, G and L ), where each individual bit may be independently configured as an input (Schmitt trigger inputs on ports $L$ and $G$ ), output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
| 1 | Push-Puil One Output |  |

PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up on all eight pins. L1 is used for the UART external clock. L2 and L3 are used for the UART transmit and receive. L4 and L5 are used for the timer input functions T2A and T2B. L6 and L7 are used for the timer input functions T3A and T3B.
The Port $L$ has the following alternate features:

| LO | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU or T3A |
| L7 | MIWU or T3B |

Port G is an 8-bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition on G7. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.


TL/DD/11214-6
FIGURE 3. I/O Port Configurations

## Pin Descriptions (Continued)

Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input (R/C clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRETM Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port $G$ has the following dedicated functions:
G1 WDOUT WATCHDOG and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
Port C is an 8 -bit I/O port. The 40-pin device does not have a full complement of Port $C$ pins. The unavailable pins are not terminated. A read operation for these unterminated pins will return unpredicatable values.
PORT I is an eight-bit Hi-Z input port. The 28-pin device does not have a full complement of Port I pins. The unavailable pins are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes this into account by either masking or restricting the accesses to bit operations. The unterminated Port I pins will draw power only when addressed.
Port 11-13 are used for Comparator 1. Port 14-16 are used for Comparator 2.
The Port I has the following alternate features.
11 COMP1-IN (Comparator 1 Negative Input)
12 COMP1 + IN (Comparator 1 Positive Input)
13 COMP1OUT (Comparator 1 Output)
14 COMP2-IN (Comparator 2 Negative Input)
15 COMP2 + IN (Comparator 2 Positive Input)
I6 COMP2OUT (Comparator 2 Output)
Port D is an 8 -bit output port that is preset high when $\overline{R E S E T}$ goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the device is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8-bit addition, subtraction, logical or shift operation in one instruction ( $\mathrm{t}_{\mathrm{c}}$ ) cycle time.
There are six CPU registers:
A is the 8-bit Accumulator Register
PC is the 15 -bit Program Counter Register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is an 8-bit RAM address pointer, which can be optionally post auto incremented or decremented.
$X$ is an 8 -bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06 F with reset.
$S$ is the 8-bit Data Segment Address Register used to extend the lower half of the address range ( 00 to 7 F ) into 256 data segments of 128 bytes each.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

The program memory consists of 8092 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15-bit program counter (PC). All interrupts in the devices vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}, \mathrm{SP}$ pointers and S register.
The data memory consists of 256 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses 0F0 to OFF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X, S P, B$ and $S$ are memory mapped into this space at address locations OFC to OFF Hex respectively , with the other registers being available for general usage.
The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. The accumulator (A) bits can also be directly and individually tested.

## Data Memory Segment RAM Extension

Data memory address OFF is used as a memory mapped location for the Data Segment Address Register (S).
The data store memory is either addressed directly by a single byte address within the instruction, or indirectly relative to the reference of the B, X, or SP pointers (each contains a single-byte address). This single-byte address allows an addressing range of 256 locations from 00 to FF hex. The upper bit of this single-byte address divides the data store memory into two separate sections as outlined previously. With the exception of the RAM register memory from address locations 00FO to 00FF, all RAM memory is memory mapped with the upper bit of the single-byte address being equal to zero. This allows the upper bit of the single-byte address to determine whether or not the base address range (from 0000 to 00 FF ) is extended. If this upper bit equals one (representing address range 0080 to 00FF), then address extension does not take place. Alternatively, if this upper bit equals zero, then the data segment extension register $S$ is used to extend the base address range (from 0000 to 007F) from XX00 to XX7F, where XX represents the 8 bits from the $S$ register. Thus the 128 -byte data segment extensions are located from addresses 0100 to 017 F for data segment 1, 0200 to 027F for data segment 2, etc., up to FF00 to FF7F for data segment 255 . The base address range from 0000 to 007 F represents data segment 0.
Figure 4 illustrates how the $S$ register data memory extension is used in extending the lower half of the base address range ( 00 to 7F hex) into 256 data segments of 128 bytes each, with a total addressing range of 32 kbytes from XX00 to XX7F. This organization allows a total of 256 data segments of 128 bytes each with an additional upper base segment of 128 bytes. Furthermore, all addressing modes are available for all data segments. The $S$ register must be changed under program control to move from one data segment ( 128 bytes) to another. However, the upper base segment (containing the 16 memory registers, I/O registers, control registers, etc.) is always available regardless of the contents of the S register, since the upper base segment (address range 0080 to 00FF) is independent of data segment extension.
The instructions that utilize the stack pointer (SP) always reference the stack as part of the base segment (Segment 0 ), regardless of the contents of the S register. The S register is not changed by these instructions. Consequently, the stack (used with subroutine linkage and interrupts) is always located in the base segment. The stack pointer will be intitialized to point at data memory location 006F as a result of reset.
The 128 bytes of RAM contained in the base segment are split between the lower and upper base segments. The first 116 bytes of RAM are resident from address 0000 to 006 F in the lower base segment, while the remaining 16 bytes of RAM represent the 16 data memory registers located at addresses 00F0 to 00FF of the upper base segment. No RAM is located at the upper sixteen addresses ( 0070 to 007F) of the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will always be memory mapped in groups of 128 bytes (or less) at the data segment address extensions (XX00 to XX7F) of the lower base segment. The additional 128 bytes of RAM are memory mapped at address locations 0100 to 017F hex.
*Reads as all ones
FIGURE 4. RAM Organization

## Reset

The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for ports L, G and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WATCHDOG and/or Clock Monitor error output pin. Port D is set high. The PC, PSW, ICNTRL, CNTRL, T2CNTRL and T3CNTRL control registers are cleared. The UART registers PSR, ENU (except that TBMT bit is set), ENUR and ENUI are cleared. The Comparator Select Register is cleared. The $S$ register is initialized to zero. The Multi-Input Wakeup registers WKEN, WKEDG and WKPND are cleared. The stack pointer, SP, is initialized to 6F Hex.
The device comes out of reset with both the WATCHDOG logic and the Clock Monitor detector armed, with the WATCHDOG service window bits set and the Clock Monitor bit set. The WATCHDOG and Clock Monitor circuits are inhibited during reset. The WATCHDOG service window bits being initialized high default to the maximum WATCHDOG service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{C}}$ clock cycles. The Clock Monitor bit being initialized high will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until $16 \mathrm{t}_{\mathrm{C}}-32 \mathrm{t}_{\mathrm{C}}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 5 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

Reset (Continued)


TL/DD/11214-16
RC $>5 \times$ Power Supply Rise Time
FIGURE 5. Recommended Reset Circuit

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 6 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table B shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


FIGURE 6. Crystal and R/C Oscillator Diagrams
TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C} 1$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE B. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> (MHz) | Instr. Cycle <br> ( $\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}$
$50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-11
2. Internal switching current-12
3. Internal leakage current-13
4. Output source current-14
5. DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND-15
6. Comparator DC supply current when enabled--I6
7. Clock Monitor current when enabled-17

Thus the total current drain, It, is given as

$$
\mathrm{It}=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
\mathrm{I} 2=\mathrm{C} \times \mathrm{V} \times f
$$

where $C=$ equivalent capacitance of the chip

$$
V=\text { operating voltage }
$$

$f=$ CKI frequency

## Control Registers

## CNTRL Register (Address X'OOEE)

The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:
SL1 \& SLO Select the MICROWIRE/PLUS clock divide by $(00=2,01=4,1 x=8)$
IEDG External interrupt edge polarity select
( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals
SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

Control Registers (Continued)

## PSW Register (Address X'00EF)

The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
BUSY MICROWIRE/PLUS busy shifting flag
EXPND External interrupt pending
T1ENA Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A capture edge in mode 3)
C Carry Flag
HC Half Carry Flag

| HC | C | T1PNDA | T1ENA | EXPND | BUSY | EXEN | GIE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0
The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## ICNTRL Register (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag

| Unused | LPEN | TOPND | TOEN | $\mu$ WPND | $\mu$ WEN | T1PNDB | T1ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## T2CNTRL Register (Address X'00C6)

The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B capture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)
T2C0 Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3

T2C1 Timer T2 mode control bit
T2C2 Timer T2 mode control bit
T2C3 Timer T2 mode control bit

| T2C3 | T2C2 | T2C1 | T2C0 | T2PNDA | T2ENA | T2PNDB | T2ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## T3CNTRL Register (Address X'00B6)

The T3CNTRL register contains the following bits:
T3ENB Timer T3 Interrupt Enable for T3B
T3PNDB Timer T3 Interrupt Pending Flag for T3B pin (T3B capture edge)
T3ENA Timer T3 Interrupt Enable for Timer Underflow or T3A pin
T3PNDA Timer T3 Interrupt Pending Flag (Autoload RA in mode 1, T3 Underflow in mode 2, T3a capture edge in mode 3)
T3C0 Timer T3 Start/Stop control in timer modes 1 and 2
Timer T3 Underflow Interrupt Pending Flag in timer mode 3
T3C1 Timer T3 mode control bit
T3C2 Timer T3 mode control bit
T3C3 Timer T3 mode control bit

| TЗС3 | T3C2 | T3C1 | T3C0 | T3PNDA | T3ENA | T3PNDB | T3ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## Timers

The device contains a very versatile set of timers (T0, T1, T2, T3). All timers and associated autoreload/capture registers power up containing random data.

## TIMER TO (IDLE TIMER)

The devices support applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer TO, which is a 16 -bit timer. The Timer TO runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer TO, which is a count down timer. The Timer T0 supports the following functions:
Exit out of the Idle Mode (See Idle Mode description) WATCHDOG logic (See WATCHDOG description)
Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

Timers (Continued)
TIMER T1, TIMER T2 AND TIMER T3
The devices have a set of three powerful timer/counter blocks, T1, T2 and T3. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the three timer blocks, T1, T2 and T3 are identical, all comments are equally applicable to any of the three timer blocks.
Each timer block consists of a 16 -bit timer, Tx, and two supporting 16-bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TxB. The pin TxA supports I/O required by the timer block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the device to easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits TxC3, TxC2, and TxC1 allow selection of the different modes of operation.

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the device to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
In this mode the timer Tx counts down at a fixed rate of $\mathrm{t}_{\mathrm{c}}$. Upon every underflow the timer is alternately reloaded with the contents of supporting registers, $R \times A$ and $R \times B$. The very first underflow of the timer causes the timer to reload from the register RxA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.
The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.
Figure 7 shows a block diagram of the timer in PWM mode. The underflows can be programmed to toggle the TXA output pin. The underflows can also be programmed to generate interrupts.
Underfiows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TxENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TxENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the RxB register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.


FIGURE 7. Timer in PWM Mode

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, $T x$, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TXA pin. Underflows from the timer are latched into the TxPNDA pending flag. Setting the TxENA control flag will cause an interrupt when the timer underflows.
In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if tho TXENB control flag is set. The occurrence of a positive odgo on tho TxB input pin is latched into the TxPNDB flag.
Figure 8 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the TXA pin is being used as the counter input clock.


TL/DD/ 1
FIGURE 8. Timer in External Event Counter "

## Mode 3. Input Capture Mode

The device can precisely measure exter time external events by placing the ** input capture mode. In this mode, the timer Tx is $t_{c}$ rate. The two registere registers. Each register register RxA acts ir register R×B acts ı.
COP688EG/COP684EG/COP888EG/COP884EG

Timers (Continued)
The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TXA and TXB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag TxENA allows the interrupt on TxA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TXA pin. Similarly, the flag TxENB controls the interrupts from the TxB pin.
Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxC0 pending flag (the TxCO control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TxC0 control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both the TxPNDA and TxCO pending flags in order to determine whether a TXA input capture or a timer underflow (or both) caused the interrupt.
Figure 9 shows a block diagram of the timer in Input Capture mode.


FIGURE 9. Timer in Input Capture Mode

## TIMER CONTROL FLAGS

The timers T1, T2 and T3 have indentical control structures. The control bits and their functions are summarized below.

TxC0 Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underflow Interrupt Pending' Flag in Mode 3 (Input Capture)
TxPNDA Timer Interrupt Pending Flag
TxPNDB Timer Interrupt Pending Flag
TxENA Timer Interrupt Enable Flag
TxENB Timer Interrupt Enable Flag 1 = Timer Interrupt Enabled $0=$ Timer Interrupt Disabled
TxC3 Timer mode control
TxC2 Timer mode control
TxC1 . Timer mode control

Timers (Continued)
The timer mode control bits ( $\mathrm{T} \times \mathrm{C} 3, \mathrm{TxC2}$ and $\mathrm{TxC1}$ ) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TXA Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TxA <br> Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) TxA Toggle | Autoreload RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No TxA Toggle | Autoreload RA | Autoreload RB | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Pos. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Neg. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 1 | MODE 3 (Capture) Captures: TxA Neg. Edge TxB Pos. Edge | Neg. TxB <br> Edge or <br> Timer <br> Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 1 | MODE 3 (Capture) Captures: <br> TxA Neg. Edge <br> TxB Neg. Edge | Neg. TXA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |

## Power Save Modes

The devices offer the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the on-board oscillator circuitry the WATCHDOG logic, the Clock Monitor and timer T0 are active but all other microcontroller activities are stopped. In either mode, all on-board RAM, registers, I/O states, and timers (with the exception of TO) are unaltered.

## HALT MODE

The devices can be placed in the HALT mode by writing a " 1 " to the HALT flag (G7 data bit). All microcontroller activities, including the clock and timers, are stopped. The WATCHDOG logic on the device is disabled during the HALT mode. However, the clock monitor circuitry if enabled remains active and will cause the WATCHDOG output pin (WDOUT) to go low. If the HALT mode is used and the user does not want to activate the WDOUT pin, the Clock Monitor should be disabled after the device comes out of reset (resetting the Clock Monitor control bit with the first write to the WDSVR register). In the HALT mode, the power requirements of the device are minimal and the applied voltage $\left(V_{C C}\right)$ may be decreased to $V_{r}\left(V_{r}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The devices support three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the L port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock con-
figuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.
Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.

## Power Save Modes (Continued)

The devices have two mask options associated with the HALT mode. The first mask option enables the HALT mode feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the device will enter and exit the HALT mode as described above. With the HALT disable mask option, the device cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WATCHDOG detector circuit is inhibited during the HALT mode. However, the clock monitor circuit if enabled remains active during HALT mode in order to ensure a clock monitor error if the device inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The device is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activities, except the associated on-board oscillator circuitry, the WATCHDOG logic, the clock monitor and the IDLE Timer TO, are stopped. The power supply requirements of the micro-controller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.
As with the HALT mode, the device can be returned to normal operation with a reset, or with a Multi-Input Wakeup from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.

This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer T0. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer T0 interrupt enabled. In this case, when the TOPND bit gets set, the device will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the device will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is ued to return (wakeup) the device from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 10 shows the Multi-Input Wakeup logic.


TL/DD/11214-22
FIGURE 10. Multi-Input Wake Up Logic

## Multi-Input Wakeup (Continued)

The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the device to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8-bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

$$
\begin{array}{ll}
\text { RBIT } & 5 \text {, WKEN } \\
\text { SBIT } & 5 \text {, WKEDG } \\
\text { RBIT } & 5 \text {, WKPNND } \\
\text { SBIT } & 5 \text {, WKEN }
\end{array}
$$

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the $L$ port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the device will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.

WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port $L$ provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port L to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port $L$ is also used for waking the device out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the device will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the device will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a fi nite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the device to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer T0 are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## UART

The device contains a full-duplex software programmable UART. The UART (Figure 11) consists of a transmit shift register, a receiver shift register and seven addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR), a UART interrupt and clock source register (ENUI), a prescaler select register (PSR) and baud (BAUD) register. The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 7,8 or 9 bits), the value of the ninth bit in transmission, and parity selection bits. The ENUR register flags framming, data overrun and parity errors while the UART is receiving.

Other functions of the ENUR register include saving the ninth bit received in the data frame, enabling or disabling the UART's attention mode of operation and providing additional receiver/transmitter status information via RCVG and XMTG bits. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts. A control flag in this register can also select the UART mode of operation: asynchronous or synchronous.


TL/DD/11214-23
FIGURE 11. UART Block Diagram

## UART (Continued)

## UART CONTROL AND STATUS REGISTERS

The operation of the UART is programmed through three registers: ENU, ENUR and ENUI. The function of the individual bits in these registers is as follows:
ENU-UART Control and Status Register (Address at OBA)

| PEN | PSEL. | XBIT9/ <br> PSELO <br> ORW | $\begin{aligned} & \mathrm{CHL} 1 \\ & \mathrm{ORW} \end{aligned}$ | $\begin{aligned} & \text { CHLO } \\ & \text { ORW } \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { ERR } \\ & \text { OR } \end{aligned}\right.$ | RBFL | TBMT 1R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7
Bit 0
ENUR-UART Receive Control and Status Register (Address at 0BB)

| DOE | FE | PE | SPARE | RBIT9 | ATTN | XMTG | RCVG |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORD | ORD | ORD | ORW* | OR | ORW | OR | OR |

Bit7
Bit0
ENUI-UART Interrupt and Clock Source Register (Address at OBC)

| STP2 | STP78 | ETDX | SSEL | XRCLK | XTCLK | ERI | ETI |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORW | ORW | ORW | ORW | ORW | ORW | ORW | ORW |

Bit7
Bit0
-Bit is not used.
0 Bit is cleared on reset.
1 Bit is set to one on reset.
R Bit is read-only; it cannot be written by software.
RW Bit is read/write.
D Bit is cleared on read; when read by software as a one, it is cleared automatically. Writing to the bit does not affect its state.

## DESCRIPTION OF UART REGISTER BITS

## ENU—UART CONTROL AND STATUS REGISTER

TBMT: This bit is set when the UART transfers a byte of data from the TBUF register into the TSFT register for transmission. It is automatically reset when software writes into the TBUF register.
RBFL: This bit is set when the UART has received a complete character and has copied it into the RBUF register. It is automatically reset when software reads the character from RBUF.
ERR: This bit is a global UART error flag which gets set if any or a combination of the errors (DOE, FE, PE) occur.
CHL1, CHLO: These bits select the character frame format. Parity is not included and is generated/verified by hardware. $\mathrm{CHL} 1=0, \mathrm{CHLO}=0 \quad$ The frame contains eight data bits.
$\mathrm{CHL} 1=0, \mathrm{CHLO}=1$ The frame contains seven data bits.
$\mathrm{CHL} 1=1, \mathrm{CHLO}=0 \quad$ The frame contains nine data bits.
$\mathrm{CHL} 1=1, \mathrm{CHLO}=1$ Loopback Mode selected. Transmitter output internally looped back to receiver input. Nine bit framing format is used.
XBIT9/PSELO: Programs the ninth bit for transmission when the UART is operating with nine data bits per frame. For seven or eight data bits per frame, this bit in conjunction with PSEL1 selects parity.
PSEL1, PSELO: Parity select bits.
PSEL1 $=0$, PSELO $=0 \quad$ Odd Parity (if Parity enabled)
PSEL1 $=0$, PSELO $=1 \quad$ Even Parity (if Parity enabled)

PSEL1 $=1$, PSELO $=0 \quad$ Mark(1) (if Parity enabled)
PSEL1 $=1$, PSELO $=1 \quad$ Space(0) (if Parity enabled)
PEN: This bit enables/disables Parity ( 7 - and 8 -bit modes only).
PEN $=0 \quad$ Parity disabled.
PEN = 1 Parity enabled.

## ENUR—UART RECEIVE CONTROL AND STATUS REGISTER

RCVG: This bit is set high whenever a framing error occurs and goes low when RDX goes high.
XMTG: This bit is set to indicate that the UART is transmitting. It gets reset at the end of the last frame (end of last Stop bit).
ATTN: ATTENTION Mode is enabled while this bit is set. This bit is cleared automatically on receiving a character with data bit nine set.
RBIT9: Contains the ninth data bit received when the UART is operating with nine data bits per frame.
SPARE: Reserved for future use.
PE: Flags a Parity Error.
$\mathrm{PE}=0 \quad$ Indicates no Parity Error has been detected since the last time the ENUR register was read.
PE $=1$ Indicates the occurrence of a Parity Error.
FE: Flags a Framing Error.
FE $=0$ Indicates no Framing Error has been detected since the last time the ENUR register was read.
$\mathrm{FE}=1$ Indicates the occurrence of a Framing Error.
DOE: Flags a Data Overrun Error.
DOE $=0$ Indicates no Data Overrun Error has been detected since the last time the ENUR register was read.
$D O E=1 \quad$ Indicates the occurrence of a Data Overrun Error.

## ENUI—UART INTERRUPT AND CLOCK SOURCE REGISTER

ETI: This bit enables/disables interrupt from the transmitter section.
$E T I=0 \quad$ Interrupt from the transmitter is disabled.
$\mathrm{ETI}=1$ Interrupt from the transmitter is enabled.
ERI: This bit enables/disables interrupt from the receiver section.
$E R I=0 \quad$ Interrupt from the receiver is disabled.
$E R I=1$ Interrupt from the receiver is enabled.
XTCLK: This bit selects the clock source for the transmittersection.
$\mathrm{XTCLK}=0 \quad$ The clock source is selected through the PSR and BAUD registers.
XTCLK $=1$ Signal on CKX (L1) pin is used as the clock.
XRCLK: This bit selects the clock source for the receiver section.
XRCLK $=0$ The clock source is selected through the PSR and BAUD registers.
XRCLK $=1 \quad$ Signal on CKX (L1) pin is used as the clock.
SSEL: UART mode select.
SSEL $=0 \quad$ Asynchronous Mode.
SSEL = 1 Synchronous Mode.

## UART (Continued)

ETDX: TDX (UART Transmit Pin) is the alternate function assigned to Port L pin L.2; it is selected by setting ETDX bit. To simulate line break generation, software should reset ETDX bit and output logic zero to TDX pin through Port L data and configuration registers.
STP78: This bit is set to program the last Stop bit to be 7/8th of a bit in length.
STP2: This bit programs the number of Stop bits to be transmitted.
STP2 $=0 \quad$ One Stop bit transmitted.
STP2 $=1$ Two Stop bits transmitted.

## Associated I/O Pins

Data is transmitted on the TDX pin and received on the RDX pin. TDX is the alternate function assigned to Port L pin L2; it is selected by setting ETDX (in the ENUI register) to one. RDX is an inherent function of Port $L$ pin L3, requiring no setup.
The baud rate clock for the UART can be generated onchip, or can be taken from an external source. Port L pin L1 (CKX) is the external clock I/O pin. The CKX pin can be either an input or an output, as determined by Port L Configuration and Data registers (Bit 1). As an input, it accepts a clock signal which may be selected to drive the transmitter and/or receiver. As an output, it presents the internal Baud Rate Generator output.

## UART Operation

The UART has two modes of operation: asynchronous mode and synchronous mode.

## ASYNCHRONOUS MODE

This mode is selected by resetting the SSEL (in the ENUI register) bit to zero. The input frequency to the UART is 16 times the baud rate.
The TSFT and TBUF registers double-buffer data for transmission. While TSFT is shifting out the current character on the TDX pin, the TBUF register may be loaded by software with the next byte to be transmitted. When TSFT finishes transmitting the current character the contents of TBUF are transferred to the TSFT register and the Transmit Buffer Empty Flag (TBMT in the ENU register) is set. The TBMT flag is automatically reset by the UART when software loads a new character into the TBUF register. There is also the XMTG bit which is set to indicate that the UART is transmitting. This bit gets reset at the end of the last frame (end of last Stop bit). TBUF is a read/write register.
The RSFT and RBUF registers double-buffer data being received. The UART receiver continually monitors the signal on the RDX pin for a low level to detect the beginning of a Start bit. Upon sensing this low level, it waits for half a bit time and samples again. If the RDX pin is still low, the receiver considers this to be a valid Start bit, and the remaining bits in the character frame are each sampled a single time, at the mid-bit position. Serial data input on the RDX pin is shifted into the RSFT register. Upon receiving the complete character, the contents of the RSFT register are copied into the RBUF register and the Received Buffer Full Flag (RBFL) is set. RBFL is automatically reset when software reads the character from the RBUF register. RBUF is a read only register. There is also the RCVG bit which is set high
when a framing error occurs and goes low once RDX goes high. TBMT, XMTG, RBFL and RCVG are read only bits.

## SYNCHRONOUS MODE

In this mode data is transferred synchronously with the clock. Data is transmitted on the rising edge and received on the falling edge of the synchronous clock.
This mode is selected by setting SSEL bit in the ENUI register. The input frequency to the UART is the same as the baud rate.
When an external clock input is selected at the CKX pin, data transmit and receive are performed synchronously with this clock through TDX/RDX pins.
If data transmit and receive are selected with the CKX pin as clock output, the device generates the synchronous clock output at the CKX pin. The internal baud rate generator is used to produce the synchronous clock. Data transmit and receive are performed synchronously with this clock.

## FRAMING FORMATS

The UART supports several serial framing formats (Figure 12). The format is selected using control bits in the ENU, ENUR and ENUI registers.
The first format ( $1,1 \mathrm{a}, 1 \mathrm{~b}, 1 \mathrm{c}$ ) for data transmission (CHLO $=1, \mathrm{CHL1}=0$ ) consists of Start bit, seven Data bits (excluding parity) and 7/8, one or two Stop bits. In applications using parity, the parity bit is generated and verified by hardware.
The second format ( $\mathrm{CHLO}=0, \mathrm{CHL1}=0$ ) consists of one Start bit, eight Data bits (excluding parity) and $7 / 8$, one or two Stop bits. Parity bit is generated and verified by hardware.
The third format for transmission (CHLO $=0, \mathrm{CHL} 1=1$ ) consists of one Start bit, nine Data bits and 7/8, one or two Stop bits. This format also supports the UART "ATTENTION" feature. When operating in this format, all eight bits of TBUF and RBUF are used for data. The ninth data bit is transmitted and received using two bits in the ENU and ENUR registers, called XBIT9 and RBIT9. RBIT9 is a read only bit. Parity is not generated or verified in this mode.
For any of the above framing formats, the last Stop bit can be programmed to be $7 / 8$ th of a bit in length. If two Stop bits are selected and the 7/8th bit is set (selected), the second Stop bit will be 7/8th of a bit in length.
The parity is enabled/disabled by PEN bit located in the ENU register. Parity is selected for 7 - and 8 -bit modes only. If parity is enabled (PEN = 1), the parity selection is then performed by PSELO and PSEL1 bits located in the ENU register.
Note that the XBIT9/PSEL0 bit located in the ENU register serves two mutually exclusive functions. This bit programs the ninth bit for transmission when the UART is operating with nine data bits per frame. There is no parity selection in this framing format. For other framing formats XBIT9 is not needed and the bit is PSELO used in conjunction with PSEL1 to select parity.
The frame formats for the receiver differ from the transmitter in the number of Stop bits required. The receiver only requires one Stop bit in a frame, regardless of the setting of the Stop bit selection bits in the control register. Note that an implicit assumption is made for full duplex UART operation that the framing formats are the same for the transmitter and receiver.

UART Operation (Continued)


## UART INTERRUPTS

The UART is capable of generating interrupts. Interrupts are generated on Receive Buffer Full and Transmit Buffer Empty. Both interrupts have individual interrupt vectors. Two bytes of program memory space are reserved for each interrupt vector. The two vectors are located at addresses 0xEC to OxEF Hex in the program memory space. The interrupts can be individually enabled or disabled using Enable Transmit Interrupt (ETI) and Enable Receive Interrupt (ERI) bits in the ENUI register.
The interrupt from the Transmitter is set pending, and remains pending, as long as both the TBMT and ETI bits are set. To remove this interrupt, software must either clear the ETI bit or write to the TBUF register (thus clearing the TBMT bit).
The interrupt from the receiver is set pending, and remains pending, as long as both the RBFL and ERI bits are set. To remove this interrupt, software must either clear the ERI bit or read from the RBUF register (thus clearing the RBFL bit).

## Baud Clock Generation

The clock inputs to the transmitter and receiver sections of the UART can be individually selected to come either from an external source at the CKX pin (port L, pin L1) or from a
source selected in the PSR and BAUD registers. Internally, the basic baud clock is created from the oscillator frequency through a two-stage divider chain consisting of a 1-16 (increments of 0.5 ) prescaler and an 11-bit binary counter. (Figure 13) The divide factors are specified through two read/write registers shown in Figure 14. Note that the 11-bit Baud Rate Divisor spills over into the Prescaler Select Register (PSR). PSR is cleared upon reset.
As shown in Table I, a Prescaler Factor of 0 corresponds to NO CLOCK. NO CLOCK condition is the UART power down mode where the UART clock is turned off for power saving purpose. The user must also turn the UART clock off when a different baud rate is chosen.
The correspondences between the 5-bit Prescaler Select and Prescaler factors are shown in Table I. Therer are many ways to calculate the two divisor factors, but one particularly effective method would be to achieve a 1.8432 MHz frequency coming out of the first stage. The 1.8432 MHz prescaler output is then used to drive the software programmable baud rate counter to create a $\times 16$ clock for the following baud rates: 110, 134.5, 150, 300, 600, 1200, 1800, 2400, $3600,4800,7200,9600,19200$ and 38400 (Table II). Other baud rates may be created by using appropriate divisors. The $\times 16$ clock is then divided by 16 to provide the rate for the serial shift registers of the transmitter and receiver.

## Baud Clock Generation (Continued)



FIGURE 13. UART BAUD Clock Generation


TL/DD/11214-26
FIGURE 14. UART BAUD Clock Divisor Registers

TABLE I. Prescaler Factors

| Prescaler <br> Select | Prescaler <br> Factor |
| :---: | :---: |
| 00000 | NO CLOCK |
| 00001 | 1 |
| 00010 | 1.5 |
| 00011 | 2 |
| 00100 | 2.5 |
| 00101 | 3 |
| 00110 | 3.5 |
| 00111 | 4 |
| 01000 | 4.5 |
| 01001 | 5 |
| 01010 | 5.5 |
| 01011 | 6 |
| 01100 | 6.5 |
| 01101 | 7 |
| 01110 | 7.5 |
| 01111 | 8 |
| 10000 | 8.5 |
| 10001 | 9 |
| 10010 | 9.5 |
| 10011 | 10 |
| 10100 | 10.5 |
| 10101 | 11 |
| 10110 | 11.5 |
| 10111 | 12 |
| 11000 | 12.5 |
| 11001 | 13 |
| 11010 | 13.5 |
| 11011 | 14 |
| 11100 | 14.5 |
| 11101 | 15 |
| 11110 | 15.5 |
| 11111 | 16 |
|  |  |

TABLE II. Baud Rate Divisors
(1.8432 MHz Prescaler Output)

| Baud <br> Rate | Baud Rate <br> Divisor $-\mathbf{1}(\mathbf{N}-1)$ |
| :---: | :---: |
| $110(110.03)$ | 1046 |
| $134.5(134.58)$ | 855 |
| 150 | 767 |
| 300 | 383 |
| 600 | 191 |
| 1200 | 95 |
| 1800 | 63 |
| 2400 | 47 |
| 3600 | 31 |
| 4800 | 23 |
| 7200 | 15 |
| 9600 | 11 |
| 19200 | 5 |
| 38400 | 2 |

The entries in Table II assume a prescaler output of 1.8432 MHz . In the asynchronous mode the baud rate could be as high as 625 k .
As an example, considering the Asynchronous Mode and a CKI clock of 4.608 MHz , the prescaler factor selected is:

$$
4.608 / 1.8432=2.5
$$

The 2.5 entry is available in Table I. The 1.8432 MHz prescaler output is then used with proper Baud Rate Divisor (Table II) to obtain different baud rates. For a baud rate of 19200 e.g., the entry in Table II is 5.
$N-1=5(N-1$ is the value from Table II)

$$
N=6(N \text { is the Baud Rate Divisor) }
$$

$$
\text { Baud Rate }=1.8432 \mathrm{MHz} /(16 \times 6)=19200
$$

The divide by 16 is performed because in the asynchronous mode, the input frequency to the UART is 16 times the baud rate. The equation to calculate baud rates is given below.
The actual Baud Rate may be found from:

$$
B R=F c /(16 \times N \times P)
$$

## Baud Clock Generation (Continued)

Where:
BR is the Baud Rate
Fc is the CKI frequency
N is the Baud Rate Divisor (Table II).
$P$ is the Prescaler Divide Factor selected by the value in the Prescaler Select Register (Table I)
Note: In the Synchronous Mode, the divisor 16 is replaced by two.
Example:
Asynchronous Mode:

$$
\text { Crystal Frequency }=5 \mathrm{MHz}
$$

$$
\text { Desired baud rate }=9600
$$

Using the above equation $N \times P$ can be calculated first.

$$
N \times P=\left(5 \times 10^{6}\right) /(16 \times 9600)=32.552
$$

Now 32.552 is divided by each Prescaler Factor (Table II) to obtain a value closest to an integer. This factor happens to be 6.5 ( $\mathrm{P}=6.5$ ).

$$
N=32.552 / 6.5=5.008(N=5)
$$

The programmed value (from Table II) should be 4 ( $\mathrm{N}-1$ ). Using the above values calculated for N and P :

$$
\begin{gathered}
\mathrm{BR}=\left(5 \times 10^{6}\right) /(16 \times 5 \times 6.5)=9615.384 \\
\% \text { error }=(9615.385-9600) / 9600=0.16
\end{gathered}
$$

## Effect of HALT/IDLE

The UART logic is reinitialized when either the HALT or IDLE modes are entered. This reinitialization sets the TBMT flag and resets all read only bits in the UART control and status registers. Read/Write bits remain unchanged. The Transmit Buffer (TBUF) is not affected, but the Transmit Shift register (TSFT) bits are set to one. The receiver registers RBUF and RSFT are not affected.

The device will exit from the HALT/IDLE modes when the Start bit of a character is detected at the RDX (L3) pin. This feature is obtained by using the Multi-Input Wakeup scheme provided on the device.
Before entering the HALT or IDLE modes the user program must select the Wakeup source to be on the RDX pin. This selection is done by setting bit 3 of WKEN (Wakeup Enable) register. The Wakeup trigger condition is then selected to be high to low transition. This is done via the WKEDG register (Bit 3 is zero.)
If the device is halted and crystal oscillator is used, the Wakeup signal will not start the chip running immediately because of the finite start up time requirement of the crystal oscillator. The idle timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the device to execute code. The user has to consider this delay when data transfer is expected immediately after exiting the HALT mode.

## Diagnostic

Bits CHARLO and CHARL1 in the ENU register provide a loopback feature for diagnostic testing of the UART. When these bits are set to one, the following occur: The receiver input pin (RDX) is internally connected to the transmitter output pin (TDX); the output of the Transmitter Shift Register is "looped back" into the Receive Shift Register input. In this mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit and receive data paths of the UART.

Note that the framing format for this mode is the nine bit format; one Start bit, nine data bits, and 7/8, one or two Stop bits. Parity is not generated or verified in this mode.

## Attention Mode

The UART Receiver section supports an alternate mode of operation, referred to as ATTENTION Mode. This mode of operation is selected by the ATTN bit in the ENUR register. The data format for transmission must also be selected as having nine Data bits and either 7/8, one or two Stop bits.
The ATTENTION mode of operation is intended for use in networking the device with other processors. Typically in such environments the messages consists of device addresses, indicating which of several destinations should receive them, and the actual data. This Mode supports a scheme in which addresses are flagged by having the ninth bit of the data field set to a 1 . If the ninth bit is reset to a zero the byte is a Data byte.
While in ATTENTION mode, the UART monitors the communication flow, but ignores all characters until an address character is received. Upon receiving an address character, the UART signals that the character is ready by setting the RBFL flag, which in turn interrupts the processor if UART Receiver interrupts are enabled. The ATTN bit is also cleared automatically at this point, so that data characters as well as address characters are recognized. Software examines the contents of the RBUF and responds by deciding either to accept the subsequent data stream (by leaving the ATTN bit reset) or to wait until the next address character is seen (by setting the ATTN bit again).
Operation of the UART Transmitter is not affected by selection of this Mode. The value of the ninth bit to be transmitted is programmed by setting XBIT9 appropriately. The value of the ninth bit received is obtained by reading RBIT9. Since this bit is located in ENUR register where the error flags reside, a bit operation on it will reset the error flags.

## Comparators

The devices contain two differential comparators, each with a pair of inputs (positive and negative) and an output. Ports 11-13 and 14-16 are used for the comparators. The following is the Port I assignment:

If Comparator1 negative input
12 Comparator1 positive input
13 Comparator 1 output
14 Comparator2 negative input
15 Comparator2 positive input
16 Comparator2 output
A Comparator Select Register (CMPSL) is used to enable the comparators, read the outputs of the comparators internally, and enable the outputs of the comparators to the pins. Two control bits (enable and output enable) and one result bit are associated with each comparator. The comparator result bits (CMP1RD and CMP2RD) are read only bits which will read as zero if the associated comparator is not enabled. The Comparator Select Register is cleared with reset, resulting in the comparators being disabled. The comparators should also be disabled before entering either the HALT or IDLE modes in order to save power. The configuration of the CMPSL register is as follows:

## Comparators (Continued)

CMPSL REGISTER (ADDRESS X'00B7)
The CMPSL register contains the following bits:
CMP1EN Enable comparator 1
CMP1RD Comparator 1 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP10E Selects pin i3 as comparator 1 output provided that CMPIEN is set to enable the comparator
CMP2EN Enable comparator 2
CMP2RD Comparator 2 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP20E Selects pin 16 as comparator 2 output provided that CMP2EN is set to enable the comparator

```
|Unused
    Bit7
Bit 0
```

Note that the two unused bits of CMPSL may be used as software flags.
Comparator outputs have the same spec as Ports $L$ and $G$ except that the rise and fall times are symmetrical.

## Interrupts

The devices support a vectored interrupt scheme. It supports a total of fourteen interrupt sources. The following table lists all the possible device interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If GIE $=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 \mathrm{t}_{\mathrm{c}}$ cycles to execute.


TL/DD/11214-27
FIGURE 15. Interrupt Block Diagram

Interrupts (Continued)

| Arbitration <br> Ranking | Source | Description | Vector <br> Address <br> HI-Low Byte |
| :--- | :--- | :--- | :--- |
| (1) Highest | Software | INTR Instruction | 0yFE-0yFF |
|  | Reserved | for Future Use | OyFC-0yFD |
| $(2)$ | External | Pin G0 Edge | OyFA-0yFB |
| $(3)$ | Timer T0 | Underflow | OyF8-0yF9 |
| $(4)$ | Timer T1 | T1A/Underflow | 0yF6-0yF7 |
| $(5)$ | Timer T1 | T1B | OyF4-0yF5 |
| $(6)$ | MICROWIRE/PLUS | BUSY Goes Low | OyF2-0yF3 |
|  | Reserved | for Future Use | 0yF0-0yF1 |
| $(7)$ | UART | Receive | OyEE-0yEF |
| $(8)$ | UART | Transmit | OyEC-0yED |
| $(9)$ | Timer T2 | T2A/Underflow | OyEA-0yEB |
| $(10)$ | Timer T2 | T2B | OyE8-0yE9 |
| $(11)$ | Timer T3 | T3A/Underflow | OyE6-0yE7 |
| $(12)$ | Timer T3 | T3B | OyE4-0yE5 |
| $(13)$ | Port L/Wakeup | Port LEdge | OyE2-0yE3 |
| $(14)$ Lowest | Default | VIS Instr. Execution <br> without Any Interrupts | OyE0-0yE1 |

y is VIS page, $\mathrm{y} \neq 0$.

At this time, since GIE $=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching.
Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.

The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15 -bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256byte block ( 0 y 00 to 0 yFF ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block $(y \neq 0)$.
The vector of the maskable interrupt with the lowest rank is located at OyE0 (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at 0 yFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at OyFE and 0yFF.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at OyEO-0yE1. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 15 shows the Interrupt block diagram.

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the $P C$ is pointing beyond the available ROM address space or when the stack is over-popped.

## Interrupts (Continued)

When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This pending bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WATCHDOG

The devices contain a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WATCHDOG consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WATCHDOG consists of writing a specific value to a WATCHDOG Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5 -bit Key Data field, and the 1-bit Clock Monitor Select field. Table III shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table IV shows the four possible combinations of lower and upper limits for the WATCHDOG service window. This flexibility in choosing the WATCHDOG service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE III. WATCHDOG Service Register (WDSVR)

| Window <br> Select |  | Key Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock |  |  |  |  |  |  |  |
| Monitor |  |  |  |  |  |  |  |

TABLE IV. WATCHDOG Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 \mathrm{k}-8 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 0 | 1 | $2 \mathrm{k}-16 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 0 | $2 \mathrm{k}-32 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 1 | $2 \mathrm{k}-64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the device can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / \mathrm{t}_{\mathrm{c}}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WATCHDOG Operation

The WATCHDOG and Clock Monitor are disabled during reset. The device comes out of reset with the WATCHDOG armed, the WATCHDOG Window Select bits (bits 6,7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WATCHDOG service window value and the key data (bits 7 through 1) in the WDSVR Register. Table $V$ shows the sequence of events that can occur.
The user must service the WATCHDOG at least once before the upper limit of the service window expires. The WATCHDOG may not be serviced more than once in every lower limit of the service window. The user may service the WATCHDOG as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WATCHDOG service.
The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional $16 \mathrm{t}_{\mathrm{c}}{ }^{-}$ $32 t_{c}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the device will stop forcing the WDOUT output low.
The WATCHDOG service window will restart when the WDOUT pin goes high. It is recommended that the user tie the WDOUT pin back to $V_{C C}$ through a resistor in order to pull WDOUT high.
A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## WATCHDOG Operation (Continued) WATCHDOG AND CLOCK MONITOR SUMMARY

The following salient points regarding the COP888EG WATCHDOG and CLOCK MONITOR should be noted:

- Both the WATCHDOG and CLOCK MONITOR detector circuits are inhibited during RESET.
- Following RESET, the WATCHDOG and CLOCK MONITOR are both enabled, with the WATCHDOG having he maximum service window selected.
- The WATCHDOG service window and CLOCK MONITOR enable/disable option can only be changed once, during the initial WATCHDOG service following RESET.
- The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in order to avoid a WATCHDOG error.
- Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid WATCHDOG errors.
- The correct key data value cannot be read from the WATCHDOG Service register WDSVR. Any attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0's.
- The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes.
- The CLOCK MONITOR detector circuit is active during both the HALT and IDLE modes. Consequently, the COP888 inadvertently entering the HALT mode will be detected as a CLOCK MONITOR error (provided that the CLOCK MONITOR enable option has been selected by the program).
- With the single-pin R/C oscillator mask option selected and the CLKDLY bit reset, the WATCHDOG service window will resume following HALT mode from where it left off before entering the HALT mode.
- With the crystal oscillator mask option selected, or with the single-pin R/C oscillator mask option selected and the CLKDLY bit set, the WATCHDOG service window will be set to its selected value from WDSVR following HALT. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following HALT, but must be serviced within the selected window to avoid a WATCHDOG error.
- The IDLE timer T0 is not initialized with RESET.
- The user can sync in to the IDLE counter cycle with an IDLE counter (TO) interrupt or by monitoring the TOPND flag. The TOPND flag is set whenever the thirteenth bit of the IDLE counter toggles (every 4096 instruction cycles). The user is responsible for resetting the TOPND flag.
- A hardware WATCHDOG service occurs just as the device exits the IDLE mode. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following IDLE, but must be serviced within the selected window to avoid a WATCHDOG error.
- Following RESET, the initial WATCHDOG service (where the service window and the CLOCK MONITOR enable/ disable must be selected) may be programmed anywhere within the maximum service window ( 65,536 instruction cycles) initialized by RESET. Note that this initial WATCHDOG service may be programmed within the initial 2048 instruction cycles without causing a WATCHDOG error.


## Detection of Illegal Conditions

The device can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F (Segment 0), 140 to 17F (Segment 1), and all other segments (i.e., Segments 3 ... etc.) is read as all 1 's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP"'ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures). The recovery program should reset the software interrupt pending bit using the RPND instruction.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, E2PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 12 shows a block diagram of the MICROWIRE/PLUS logic.


TL/DD/11214-28
FIGURE 16. MICROWIRE/PLUS Block Diagram
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table VI details the different clock rates that may be selected.

TABLE V. WATCHDOG Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :--- |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WATCHDOG Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WATCHDOG Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WATCHDOG Output |

TABLE VI. MICROWIRE/PLUS
Master Mode Clock Select

| SL1 | SL0 | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times t_{c \mid}$ |
| 0 | 1 | $4 \times t_{c}$ |
| 1 | $x$ | $8 \times t_{c}$ |

Where $t_{c}$ is the instruction cycle clock

## MICROWIRE/PLUS (Continued)

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 13 shows how two devices, microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the device. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table VII summarizes the bit settings required for Master mode of operation.

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port G configuration register. Table VII summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The device allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and shifted out on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE VII
This table assumes that the control flag MSEL is set.

| G4 (SO) <br> Config. Bit | G5 (SK) <br> Config. Bit | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address S/ADD REG | Contents |
| :---: | :---: |
| 0000 to 006F | On-Chip RAM bytes (112 bytes) |
| 0070 to 007F xx80 to xxAF | Unused RAM Address Space (Reads As All Ones) <br> Unused RAM Address Space (Reads Undefined Data) |
| xxB0 | Timer T3 Lower Byte |
| XXB1 | Timer T3 Upper Byte |
| xxB2 | Timer T3 Autoload Register T3RA Lower Byte |
| xxB3 | Timer T3 Autoload Register T3RA Upper Byte |
| xxB4 | Timer T3 Autoload Register T3RB Lower Byte |
| xxB5 | Timer T3 Autoload Register T3RB Upper Byte |
| xxB6 | Timer T3 Control Register |
| xxB7 | Comparator Select Register (CMPSL) |
| xxB8 | UART Transmit Buffer (TBUF) |
| xxB9 | UART Receive Buffer (RBUF) |
| xxBA | UART Control and Status Register (ENU) |
| xxBB | UART Receive Control and Status Register (ENUR) |
| xxBC | UART Interrupt and Clock Source Register (ENUI) |
| xxBD | UART Baud Register (BAUD) |
| xxBE | UART Prescale Select Register (PSR) |
| xxBF | Reserved for UART |
| xxC0 | Timer T2 Lower Byte |
| $\mathrm{xxC1}$ | Timer T2 Upper Byte |
| xxC2 | Timer T2 Autoload Register T2RA Lower Byte |
| xxC3 | Timer T2 Autoload Register T2RA Upper Byte |
| xxC4 | Timer T2 Autoload Register T2RB Lower Byte |
| xxC5 | Timer T2 Autoload Register T2RB Upper Byte |
| xxC6 | Timer T2 Control Register |
| xxC7 | WATCHDOG Service Register (Reg:WDSVR) |
| xxC8 | MIWU Edge Select Register (Reg:WKEDG) |
| xxC9 | MIWU Enable Register (Reg:WKEN) |
| xxCA | MIWU Pending Register (Reg:WKPND) |
| xxCB | Reserved |
| xxCC | Reserved |
| xxCD to xxCF | Reserved |


| Address S/ADD REG | Contents |
| :---: | :---: |
| xxD0 | Port L Data Register |
| xxD1 | Port L Configuration Register |
| xxD2 | Port L Input Pins (Read Only) |
| xxD3 | Reserved for Port L. |
| xxD4 | Port G Data Register |
| xxD5 | Port G Configuration Register |
| xxD6 | Port G Input Pins (Read Only) |
| xxD7 | Port I Input Pins (Read Only) |
| xxD8 | Port C Data Register |
| xxD9 | Port C Configuration Register |
| xxDA | Port C Input Pins (Read Only) |
| xxDB | Reserved for Port C |
| xxDC | Port D |
| xxDD to DF | Reserved for Port D |
| xxE0 to xxE5 | Reserved for EE Control Registers |
| xxE6 | Timer T1 Autoload Register T1RB Lower Byte |
| xxE7 | Timer T1 Autoload Register T1RB Upper Byte |
| xxE8 | ICNTRL Register |
| xxE9 | MICROWIRE/PLUS Shift Register |
| xxEA | Timer T1 Lower Byte |
| xxEB | Timer T1 Upper Byte |
| xxEC | Timer T1 Autoload Register T1RA Lower Byte |
| xxED | Timer T1 Autoload Register T1RA Upper Byte |
| xxEE <br> xxEF | CNTRL Control Register PSW Register |
| $\mathrm{xxF0}$ to FB | On-Chip RAM Mapped as Registers |
| xxFC | X Register . |
| xxFD | SP Register |
| xxFE | B Register |
| xxFF | S Register |
| 0100-017F | On-Chip 128 RAM Bytes |

Reading memory locations $0070 \mathrm{H}-007 \mathrm{FH}$ (Segment 0 ) will return all ones. Reading unused memory locations 0080H-00AFH (Segment 0) will return undefined data. Reading memory locations from other Segments (i.e., Segment 2 , Segment $3, \ldots$ etc.) will return all ones.

## Addressing Modes

There are ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode. The operand is the data memory addressed by the B pointer or X pointer.
Register Indirect (with auto post increment or decrement of pointer)
This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the B pointer or $X$ pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.
Direct
The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## Immediate

The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the Load B Immediate instruction. The instruction contains a 4-bit immediate field as the operand.
Indirect
This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1 -byte relative jump ( $\mathrm{JP}+1$ is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

## Instruction Set

Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :--- | :--- |
| $[\mathrm{B}]$ | Memory Indirectly Addressed by B <br> Register |
| $[\mathrm{X}]$ | Memory Indirectly Addressed by X <br> Register |
| MD | Direct Addressed Memory <br> Mem <br> Meml <br> Direct Addressed Memory or [B] <br> Direct Addressed Memory or [B] or <br> Immediate Data |
| Imm | 8-Bit Immediate Data <br> Reg <br> Register Memory: Addresses F0 to FF <br> (Includes B, X and SP) |
| Bit | Bit Number (0 to 7) <br> $\leftarrow$ |

COP688EG/COP684EG/COP888EG/COP884EG

Instruction Set (Continued)

## INSTRUCTION SET

| ADD | A, Meml | ADD | $A \leftarrow A+M e m l$ |
| :---: | :---: | :---: | :---: |
| ADC | A, Meml | ADD with Carry | $A \leftarrow A+\text { Meml }+C, C \leftarrow \text { Carry }$ $\mathrm{HC} \leftarrow \text { Half Carry }$ |
| SUBC | A,Meml | Subtract with Carry | $A \leftarrow A-\overline{\text { Meml }}+C, C \leftarrow \text { Carry }$ $\text { HC } \leftarrow \text { Half Carry }$ |
| AND | A, Meml | Logical AND | $\mathrm{A} \leftarrow \mathrm{A}$ and Meml |
| ANDSZ | A, 1 mm | Logical AND Immed., Skip if Zero | Skip next if ( $A$ and Imm$)=0$ |
| OR | A,Meml | Logical OR | $\mathrm{A} \leftarrow \mathrm{A}$ or Meml |
| XOR | A,Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD $=1 \mathrm{~mm}$ |
| IFEQ | A, Meml | IF EQual | Compare A and Meml, Do next if $A=$ Meml |
| IFNE | A, Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq$ Meml |
| IFGT | A,Meml | IF Greater Than | Compare A and Meml, Do next if $A>\mathrm{Meml}$ |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A,Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, $[\mathrm{X}]$ | EXchange A with Memory [X] | $A \longleftrightarrow[X]$ |
| LD | A,Meml | LoaD A with Memory | $A \leftarrow M e m l$ |
| LD | A, $[\mathrm{X}]$ | LoaD A with Memory [ X ] | $A \leftarrow[X]$ |
| LD | B,Imm | LoaD B with Immed. | $B \leftarrow \mathrm{lmm}$ |
| LD | Mem, Imm | LoaD Memory Immed | Mem $\leftarrow \mathrm{lmm}$ |
| LD | Reg, 1 mm | LoaD Register Memory Immed. | Reg $\leftarrow \mathrm{lmm}$ |
| X | A, [ $\mathrm{B} \pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | A, $[\mathrm{X} \pm$ ] | EXchange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[B \pm]$ | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm 1$ | LoaD A with Memory [X] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | [ $\mathrm{B} \pm$ ], Imm | LoaD Memory [B] Immed. | $[B] \leftarrow$ Imm, $(B \leftarrow B \pm 1)$ |
| CLR | A | CLeaR A | $\mathrm{A} \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow B C D$ correction of A (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $C \rightarrow A 7 \rightarrow \ldots \rightarrow A 0 \rightarrow C$ |
| RLC | A | Rotate A Left thru C | $\mathrm{C} \leftarrow \mathrm{A} 7 \leftarrow \ldots \leftarrow \mathrm{AO} \leftarrow \mathrm{C}$ |
| SWAP | A | SWAP nibbles of $A$ | A7 . . A4 $\longleftrightarrow$ A3 . . A0 |
| SC |  | Set C | $\mathrm{C} \leftarrow 1, \mathrm{HC} \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IFC | IF C is true, do next instruction |
| IFNC |  | IF Not C | If $C$ is not true, do next instruction |
| POP | A | POP the stack into $A$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow[\mathrm{SP}]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{il}$ ( $\mathrm{ii}=15$ bits, 0 to 32k) |
| JMP | Addr. | Jump absolute | PC9 $\ldots 0 \leftarrow \mathrm{i}(\mathrm{i}=12 \mathrm{bits})$ |
| JP | Disp. | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , except 1$)$ |
| JSRL | Addr. | Jump SubRoutine Long | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 \ldots 0 \leftarrow \mathrm{i}$ |
| JID |  | Jump InDirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GlE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.
Bytes and Cycles per Instruction
The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |

Transfer of Control Instructions

| JMPL | $3 / 4$ |
| :--- | :--- |
| JMP | $2 / 3$ |
| JP | $1 / 3$ |
| JSRL | $3 / 5$ |
| JSR | $2 / 5$ |
| JID | $1 / 3$ |
| VIS | $1 / 5$ |
| RET | $1 / 5$ |
| RETSK | $1 / 5$ |
| RETI | $1 / 5$ |
| INTR | $1 / 7$ |
| NOP | $1 / 1$ |


| RPND | $1 / 1$ |
| :--- | :--- |

Memory Transfer Instructions

|  | Register <br> Indirect |  | Direct | Immed. | Register Indirect <br> Auto Incr. \& Decr. |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $[\mathrm{B}]$ | $[\mathrm{X}]$ |  |  | $[\mathrm{B}+, \mathrm{B}-]$ | $[\mathrm{X}+, \mathrm{X}-]$ |
| X A,* | $1 / 1$ | $1 / 3$ | $2 / 3$ |  | $1 / 2$ | $1 / 3$ |
| LD A,* | $1 / 1$ | $1 / 3$ | $2 / 3$ | $2 / 2$ | $1 / 2$ | $1 / 3$ |
| LD B, Imm |  |  |  | $1 / 1$ |  |  |
| LD B, Imm |  |  | $3 / 3$ | $2 / 2$ |  |  |
| LD Mem, Imm | $2 / 2$ |  | $2 / 3$ |  | $2 / 2$ |  |
| LD Reg, Imm |  |  | $3 / 3$ |  |  |  |
| IFEQ MD, Imm |  |  |  |  |  |  |

* = > Memory location addressed by B or X or directly.


## COP688EG/COP684EG/COP888EG/COP884EG

## Opcode Table

Upper Nibble Along X-Axis
Lower Nibble Along $Y$-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \# i | DRSZ OFO | RRCA | RC | ADC A, \#i | ADC A, [B] | 0 |
| JP -14 | JP -30 | LD OF1, \# i | DRSZ OF1 | * | SC | SUBC A, \#i | SUB $A,[B]$ | 1 |
| JP -13 | JP -29 | LD 0F2, \# i | DRSZ 0F2 | X A, [ $\mathrm{X}+\mathrm{]}$ | X $\mathrm{A},[\mathrm{B}+]$ | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP - 12 | JP -28 | LD 0F3, \# i | DRSZ 0F3 | X A, [ $\mathrm{X}-\mathrm{]}$ | X $\mathrm{A},[\mathrm{B}-\mathrm{]}$ | IFGT A, \#i | IFGT A,[B] | 3 |
| JP - 11 | JP -27 | LD OF4, \# i | DRSZ 0F4 | VIS | LAID | ADD A, \#i | ADD A,[B] | 4 |
| JP -10 | JP -26 | LD 0F5, \# i | DRSZ 0F5 | RPND | JID | AND A, \#i | AND A,[B] | 5 |
| JP -9 | JP -25 | LD 0F6, \# i | DRSZ 0F6 | X A, [X] | X A, [B] | XOR A, \#i | XOR A, [B] | 6 |
| JP -8 | JP -24 | LD 0F7, \# i | DRSZ 0F7 | * | * | OR A, \#i | OR A, [B] | 7 |
| JP -7 | JP -23 | LD 0F8, \# i | DRSZ 0F8 | NOP | RLCA | LD A, \# i | IFC | 8 |
| JP -6 | JP -22 | LD OF9, \# i | DRSZ 0F9 | $\begin{aligned} & \text { IFNE } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | IFEQ <br> Md, \#i | $\begin{aligned} & \text { IFNE } \\ & \mathrm{A}, \# \mathrm{i} \end{aligned}$ | IFNC | 9 |
| JP -5 | JP -21 | LD OFA, \# i | DRSZ OFA | L.D A, $[\mathrm{X}+\mathrm{]}$ | LD A, [B+] | LD [B+],\#i | INCA | A |
| JP -4 | JP - 20 | LD OFB, \# i | DRSZ 0FB | LD A, $[\mathrm{X}-\mathrm{]}$ | LD A,[B-] | LD [B-],\#i | DECA | B |
| JP -3 | JP -19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A, Md | POPA | C |
| JP -2 | JP - 18 | LD OFD, \# i | DRSZ 0FD | DIR | JSRL | LD A,Md | RETSK | D |
| JP -1 | JP -17 | LD OFE, \# i | DRSZ OFE | LD A, [X] | LD A, [B] | LD [B], \#i | RET | E |
| JP -0 | JP - 16 | LD OFF, \# i | DRSZ 0FF | * | * | LD B, \#i | RETI | F |

Upper Nibble Along X-Axis
Lower Nibble Along $Y$-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[B] \end{aligned}$ | ANDSZ $\mathrm{A}, \# \mathrm{i}$ | LDB, \#0F | IFBNE 0 | $\begin{aligned} & \hline \text { JSR } \\ & \times 000-\times 0 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \mathrm{xO00}-\mathrm{xOFF} \end{aligned}$ | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#0E | IFBNE 1 | $\begin{aligned} & \text { JSR } \\ & \times 100-\times 1 F F \end{aligned}$ | $\begin{aligned} & \mathrm{JMP} \\ & \times 100-\times 1 \mathrm{FF} \end{aligned}$ | $J P+18$ | $J P+2$ | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \end{aligned}$ | * | LD B, \#0D | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \times 200-\times 2 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-\times 2 F F \end{aligned}$ | $J P+19$ | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#0C | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \times 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \mathrm{JMP} \\ & \times 300-\times 3 F F \end{aligned}$ | $J P+20$ | $J P+4$ | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | CLRA | LD B, \#0B | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-\times 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-\times 4 F F \end{aligned}$ | $J P+21$ | $\mathrm{JP}+5$ | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | SWAPA | LDB, \#0A | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \text { x500-x5FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \end{aligned}$ | JP + 22 | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \times 600-\times 6 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 600-x 6 F F \end{aligned}$ | JP + 23 | $\mathrm{JP}+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \times 700-\times 7 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 700-\times 7 F F \end{aligned}$ | JP + 24 | $J P+8$ | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \hline \text { JSR } \\ & \times 800-\times 8 F F \end{aligned}$ | $\begin{aligned} & \hline \text { JMP } \\ & \times 800-\times 8 F F \end{aligned}$ | JP + 25 | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, \#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 900-x 9 F F \end{aligned}$ | JP + 26 | $\mathrm{JP}+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[B] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { xAOO-XAFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { XAOO-XAFF } \end{aligned}$ | JP + 27 | $\mathrm{JP}+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \text { JSR } \\ & \text { xBOO-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xB00-xBFF } \end{aligned}$ | $J P+28$ | $J P+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \mathrm{xC00-xCFF} \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \mathrm{xCOO-xCFF} \end{aligned}$ | JP + 29 | $J P+13$ | C |
| $\begin{aligned} & \hline \text { SBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \hline \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xD00-xDFF } \end{aligned}$ | $\mathrm{JP}+30$ | $\mathrm{JP}+14$ | D |
| $\begin{aligned} & \hline \text { SBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | LD B, \#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xEOO-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xE00-xEFF } \end{aligned}$ | JP + 31 | $J P+15$ | E |
| $\begin{aligned} & \hline \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xFOO-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xF00-xFFF } \end{aligned}$ | JP + 32 | $J P+16$ | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location

* is an unused opcode

Note: The opcode 60 Hex is also the opcode for IFBIT \# j,A

## Mask Options

The COP888CG mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.
OPTION 1: CLOCK CONFIGURATION

$$
\begin{array}{cc}
=1 \quad \text { Crystal Oscillator (CKI/l0) } \\
\text { G7 (CKO) is clock generator } \\
\text { output to crystal/resonator } \\
\text { CKI is the clock input } \\
=2 \quad \text { Single-pin RC controlled } \\
& \text { oscillator (CKI/l0) } \\
\text { G7 is available as a HALT } \\
\text { restart and/or general purpose } \\
\text { input }
\end{array}
$$

```
OPTION 2: HALT
    = 1 Enable HALT mode
    =2 Disable HALT mode
OPTION 3: BONDING OPTIONS
    =1 44-Pin PLCC
    =2 40-Pin DIP
    = 3 N/A
    =4 28-Pin DIP/S0
```

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface or maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as $32 k$ trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use window interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.

The iceMASTER connects easily to a PC® via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

| Emulator Ordering Information |  |
| :--- | :--- |
| Part Number | Description |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS-232 serial interface <br> cable |
| MHW-PS3 | Power supply $110 \mathrm{~V} / 60 \mathrm{MHz}$ |
| MHW-PS4 | Power supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :--- | :--- | :---: | :---: |
| MHW-884EG28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP884EG |
| MHW-884EG28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP884EG |
| MHW-888EG40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888EG |
| MHW-888EG40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888EG |
| MWH-888EG44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888EG |
| MHW-888EG44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888EG |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :---: | :---: |
| MOLE-COP8-IBM | COP8 macro cross assembler for IBM ${ }^{\circledR}$, PC-/XT®, PC-AT ${ }^{\circledR}$ or compatible | 424410527-001 |

## Development Support (Continued)

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific datasheets and the form, fit, function emulator selection table below.

PROGRAMMING SUPPORT
Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code
from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

## Development Support (Continued)

 DIAL-A-HELPERDial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

| Voice: | (408) 721-5582 |  |
| :--- | :--- | :--- |
| Modem: | (408) 739-1162 |  |
|  | Baud: | 300 or 1200 Baud |
|  | Set-up: | Length: 8 -Bit |
|  |  | Parity: None |
|  | Stop Bit: 1 |  |
|  | Operation: | 24 Hrs., 7 Days |

## COP688CS/COP684CS/COP888CS/COP884CS/ COP988CS/COP984CS Single-Chip microCMOS Microcontroller

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's $\mathrm{M}^{2}$ CMOSTM process technology. The COP888CS is a member of this expandable 8-bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 4096 bytes on-board ROM
- 192 bytes on-board RAM
- Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$
- Full duplex UART
- One analog comparator
- MICROWIRE/PLUSTM serial I/O
- WATCHDOGTM and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- One 16 -bit timer, with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8 -bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
— Timer (2)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- UART (2)
— Default VIS
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PLCC or 40 N or 28 N or 28 SOIC
- 44 PLCC with 39 I/O pins
-40 N with $35 \mathrm{I} / \mathrm{O}$ pins
- 28 SO or 28 N , each with $23 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE ${ }^{\circledR}$ Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Form factor emulation devices
- Real time emulation and full program debug offered by National's Development Systems
- For other COP800 devices with a UART see COP888CG and COP888EG

Block Diagram


TL/DD/10830-1
FIGURE 1. COP888CS Block Diagram

## General Description (Continued)

It is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, one 16-bit timer/counter supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, one comparator, and two power savings modes (HALT and

IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CS operates over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagrams



Dual-In-Line Package

Top View
Order Number COP888S-XXX/N See NS Package Number N40A

Dual-In-Line Package


Top View
Order Number COP884CS-XXX/N See NS Package Number N28B

## Connection Diagrams (Continued)

COP888CS Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin <br> Pack. | 40-Pin <br> Pack. | 44-Pin <br> Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | $1 / 0$ | MIWU |  | 11 | 17 | 17 |
| L1 | $1 / 0$ | MIWU | CKX | 12 | 18 | 18 |
| L2 | 1/0 | MIWU | TDX | 13 | 19 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 | 20 |
| L4 | 1/0 | MIWU |  | 15 | 21 | 25 |
| L5 | 1/0 | MIWU |  | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | $1 / 0$ | MIWU |  | 18 | 24 | 28 |
| G0 | I/O | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | 1/CKO | HALT Restart |  | 4 | 6 | 6 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| 10 | I |  |  | 7 | 9 | 9 |
| 11 | I | COMP1IN- |  | 8 | 10 | 10 |
| 12 | 1 | COMPIIN+ |  | 9 | 11 | 11 |
| 13 | 1 | COMP10UT |  | 10 | 12 | 12 |
| 14 | 1 |  |  |  | 13 | 13 |
| 15 | I |  |  |  | 14 | 14 |
| 16 | 1 |  |  |  | 15 | 15 |
| 17 | 1 |  |  |  | 16 | 16 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
7 V
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $V_{C C}$ Pin (Source) 100 mA

Total Current out of GND Pin (Sink)
110 mA
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $98 \times c s$ : $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage COP98XCS <br> COP98XCSH |  | $\begin{aligned} & 2.5 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \\ 2.5 \\ 1.4 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <0.7 \\ & <0.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 4 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage | $\mathrm{V}_{\text {CC }}=6.0 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

DC Electrical Characteristics $98 \times C S$ : $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | m |  |

AC Electrical Characteristics $98 \times \mathrm{CS}: 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{VCC}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \hline \end{aligned}$ | 40 |  | 60 5 5 | $\begin{aligned} & \% \\ & \text { \% } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | ns ns ns ns |
| Output Propagation Delay tpDI $^{\prime}$, tpDO SO, SK <br> All Others | $\begin{aligned} & R_{L}=2.2 k, C_{L}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $t_{c}$ $t_{c}$ $t_{c}$ $t_{c}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled but not $100 \%$ tested.
Note 6: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .


## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $V_{C C}$ Pin (Source) 100 mA

DC Electrical Characteristics $88 \times \mathrm{CS}$ : $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & V_{C C}=4 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} <1 \\ <0.5 \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ 6 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \\ & \mathrm{CKI}=1 \mathrm{MHZ} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=10 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 0.7 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=0 \mathrm{~V}$ | -2 |  | $+2$ | $\mu \mathrm{A}$ |
| Input Pullup Current | $V_{C C}=6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

DC Electrical Characteristics $88 \times C S$ : $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | T |  |

AC Electrical Characteristics $88 \times \mathrm{Cs}:-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciifed

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \mathfrak{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ | \% ns ns |
| Inputs tsetup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{VC} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \end{gathered}$ |  |  | ns ns ns ns |
| Output Propagation Delay tpD1 t $_{\text {PDO }}$ SO, SK <br> All Others | $\begin{aligned} & R_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| MICROWIRE Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 |  |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled but not $100 \%$ tested.
Note 6: Pins G6 and $\overline{\text { RESETT }}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
7 V
Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
100 mA

Total Current out of GND Pin (Sink)
110 mA Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $68 \times C s$ : $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{C C}$ | V |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \begin{array}{l} \text { CKI }=10 \mathrm{MHz} \\ C K I=4 \mathrm{MHz} \\ \hline \end{array} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 12.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | <10 | 30 | $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -5 |  | +5 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 35 |  | 400 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 9 \\ \\ 9 \\ 0.4 \\ 1.4 \\ \hline \end{gathered}$ |  | 140 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $V_{C C}=5.5 \mathrm{~V}$ | -5 |  | +5 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

DC Electrical Characteristics $68 \times c \mathrm{Cs}:-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source |  |  |  |  |  |
| Current per Pin |  |  |  |  |  |
| D Outputs (Sink) |  |  |  |  |  |
| All others |  |  |  |  |  |$\quad$|  |  |  |  |
| :--- | :--- | :--- | :--- |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise |  |  |
| and Fall Time (Min) | 2 |  | mA |
| Input Capacitance |  |  |  |
| Load Capacitance on D2 |  |  |  |

AC Electrical Characteristics $68 \times C s:-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 45 |  | $\begin{gathered} 55 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { \% } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup $t_{\text {HOLD }}$ | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ```Output Propagation Delay tPD1, tpD0 so, SK All Others``` | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.7 1 | $\begin{array}{r} \mu \mathrm{S} \\ \mu \mathrm{~S} \\ \hline \end{array}$ |
| MICROWIRE Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled but not $100 \%$ tested.
Note 6: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

Comparator AC and DC Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current <br> (When Enabled) |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |



Typical Performance Characteristics $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$


Dynamic-ldD (Crystal Clock Option)






Port L/C/G/ Push-Pull Sink Current


Port D Sink Current


## Pin Descriptions

$\mathrm{V}_{\mathrm{CC}}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888CS contains three bidirectional 8-bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input (Schmitt trigger inputs on ports L and G), output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888CS memory map for the various addresses associated with the I/O ports.) Figure 4 shows the I/O port configurations for the COP888CS. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 1 | Push-Pull Zero Output |
| Push-Pull One Output |  |  |

PORT L, C, AND G


FIGURE 4. I/O Port Configurations
Port $L$ is an 8 -bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up on all eight pins. L1 is used for the UART external clock. L2 and L3 are used for the UART transmit and receive.
The Port L has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |


| L4 | MIWU |
| :--- | :--- |
| L5 | MIWU |
| L6 | MIWU |
| L7 | MIWU |

Port G is an 8-bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition on G7. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input ( $\mathrm{R} / \mathrm{C}$ clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the $R / C$ clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WATCHDOG and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
Port C is an 8 -bit $1 / \mathrm{O}$ port. The 40 -pin device does not have a full complement of Port $C$ pins. The unavailable pins are not terminated. A read operation for these unterminated pins will return unpredictable values.
Port I is an eight-bit Hi - Z input port. The 28-pin device does not have a full complement of Port I pins. The unavailable

## Pin Descriptions (Continued)

pins are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes this into account by either masking or restricting the accesses to bit operations. The unterminated Port I pins will draw power only when addressed.
Ports 11-I3 are used for Comparator 1.
Ports 11-13 have the following alternate features.
11 COMP1 - IN (Comparator 1 Negative Input)
I2 COMP1 + IN (Comparator 1 Positive Input)
I3 COMP1OUT (Comparator 1 Output)
Port $D$ is an 8-bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the COP888CS is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The COP888CS architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8-bit addition, subtraction, logical or shift operation in one instruction $\left(t_{c}\right)$ cycle time.
There are six CPU registers:
A is the 8-bit Accumulator Register
PC is the 15-bit Program Counter Register
PU is the upper 7 bits of the program counter ( PC )
PL is the lower 8 bits of the program counter (PC)
$B$ is an 8-bit RAM address pointer, which can be optionally post auto incremented or decremented.
$X$ is an 8-bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06F with reset.
$S$ is the 8-bit Data Segment Address Register used to extend the lower half of the address range ( 00 to 7 F ) into 256 data segments of 128 bytes each.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

Program memory for the COP888CS consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15-bit program counter (PC). All interrupts in the COP888CS vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the $1 / O$ registers (Configuration, Data
and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}, \mathrm{SP}$ pointers and S register.
The COP888CS has 192 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses 0FO to 0FF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X$, SP, B and S are memory mapped into this space at address locations OFC to OFF Hex respectively, with the other registers being available for general usage.
The instruction set of the COP888CS permits any bit in memory to be set, reset or tested. AII I/O and registers on the COP888CS (except A and PC) are memory mapped; therefore, $\mathrm{I} / \mathrm{O}$ bits and register bits can be directly and individually set, reset and tested. The accumulator ( $A$ ) bits can also be directly and individually tested.

## Data Memory Segment RAM Extension

Data memory address OFF is used as a memory mapped location for the Data Segment Address Register (S) in the COP888CS.
The data store memory is either addressed directly by a single byte address within the instruction, or indirectly relative to the reference of the $\mathrm{B}, \mathrm{X}$, or SP pointers (each contains a single-byte address). This single-byte address allows an addressing range of 256 locations from 00 to FF hex. The upper bit of this single-byte address divides the data store memory into two separate sections as outlined previously. With the exception of the RAM register memory from address locations 00F0 to 00FF, all RAM memory is memory mapped with the upper bit of the single-byte address being equal to zero. This allows the upper bit of the single-byte address to determine whether or not the base address range (from 0000 to 00 FF ) is extended. If this upper bit equals one (representing address range 0080 to 00FF), then address extension does not take place. Alternatively, if this upper bit equals zero, then the data segment extension register $S$ is used to extend the base address range (from 0000 to 007F) from XX00 to XX7F, where XX represents the 8 bits from the $S$ register. Thus the 128-byte data segment extensions are located from addresses 0100 to 017F for data segment 1, 0200 to 027F for data segment 2, etc., up to FF00 to FF7F for data segment 255. The base address range from 0000 to 007F represents data segment 0 .
Figure 5 illustrates how the $S$ register data memory extension is used in extending the lower half of the base address range ( 00 to 7 F hex) into 256 data segments of 128 bytes each, with a total addressing range of 32 kbytes from XX00 to $X X 7 F$. This organization allows a total of 256 data segments of 128 bytes each with an additional upper base segment of 128 bytes. Furthermore, all addressing modes are available for all data segments. The S register must be changed under program control to move from one data segment (128 bytes) to another. However, the upper base segment (containing the 16 memory registers, $1 / O$ registers, control registers, etc.) is always available regardless of the
COP688CS/COP684CS/COP888CS/COP884CS/COP988CS/COP984CS

## Data Memory Segment RAM Extension (Continued)

contents of the $S$ register, since the upper base segment (address range 0080 to 00FF) is independent of data segment extension.
The instructions that utilize the stack pointer (SP) always reference the stack as part of the base segment (Segment 0 ), regardless of the contents of the S register. The S register is not changed by these instructions. Consequently, the stack (used with subroutine linkage and interrupts) is always located in the base segment. The stack pointer will be intitialized to point at data memory location 006F as a result of reset.
The 128 bytes of RAM contained in the base segment are split between the lower and upper base segments. The first 112 bytes of RAM are resident from address 0000 to 006F in the lower base segment, while the remaining 16 bytes of RAM represent the 16 data memory registers located at addresses 00F0 to 00FF of the upper base segment. No RAM is located at the upper sixteen addresses ( 0070 to 007 F ) of the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will always be memory mapped in groups of 128 bytes (or less) at the data segment address extensions (XX00 to XX7F) of the lower base segment. The additional 64 bytes of RAM in the COP888CS (beyond the initial 128 bytes) are memory mapped at address locations 0100 to 013F hex.


*Reads as all ones.
FIGURE 5. RAM Organization

## Reset

The $\overline{R E S E T}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for ports $\mathrm{L}, \mathrm{G}$ and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WATCHDOG and/or Clock Monitor error output pin. Port D is set high. The PC, PSW, ICNTRL, CNTRL, are cleared. The UART registers PSR, ENU (except that TBMT bit is set), ENUR and ENUI are cleared. The Comparator Select Register is cleared. The S register is initialized to zero. The Multi-Input Wakeup registers WKEN,

WKEDG and WKPND are cleared. The stack pointer, SP, is initialized to 6F Hex.
The COP888CS comes out of reset with both the WATCHDOG logic and the Clock Monitor detector armed, with the WATCHDOG service window bits set and the Clock Monitor bit set. The WATCHDOG and Clock Monitor circuits are inhibited during reset. The WATCHDOG service window bits being initialized high default to the maximum WATCHDOG service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{C}}$ clock cycles. The Clock Monitor bit being initialized high will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until $16 \mathrm{t}_{\mathrm{C}}-32 \mathrm{t}_{\mathrm{C}}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 6 should be used to ensure that the $\overline{\operatorname{RESET}}$ pin is held low until the power supply to the chip stabilizes.


TL/DD/10830-9
RC $>5 \times$ Power Supply Rise Time

## FIGURE 6. Recommended Reset Circuit

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 7 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table $B$ shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


FIGURE 7. Crystal and R/C Oscillator Diagrams

## Oscillator Circuits (Continued)

TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

TABLE B. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> (MHz) | Instr. Cycle <br> $(\boldsymbol{\mu s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}$
$50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-11
2. Internal switching current-12
3. Internal leakage current-13
4. Output source current-14
5. DC current caused by external input not at $V_{C C}$ or GND-15
6. Comparator DC supply current when enabled-l6
7. Clock Monitor current when enabled-17

Thus the total current drain, It , is given as

$$
\mathrm{It}=\mathrm{I} 1+\mathrm{I} 2+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
\mathrm{I} 2=\mathrm{C} \times \mathrm{V} \times \mathrm{f}
$$

where $\mathrm{C}=$ equivalent capacitance of the chip
$V=$ operating voltage
$\mathrm{f}=\mathrm{CKI}$ frequency

## Control Registers

CNTRL Register (Address X'00EE)
The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:

SLi \& SLO Select the MICROWIRE/PLUS clock divide by ( $00=2,01=4,1 x=8$ )
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals
SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## PSW Register (Address X'00EF)

The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
BUSY MICROWIRE/PLUS busy shifting flag
EXPND External interrupt pending
T1ENA Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A capture edge in mode 3)
C Carry Flag
HC Half Carry Flag


Bit 7
Bit 0
The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

Control Registers (Continued)
ICNTRL Register (Address X'00E8)
The ICNTRL register contains the following bits:
$\begin{array}{ll}\text { T1ENB } & \begin{array}{l}\text { Timer T1 Interrupt Enable for T1B Input capture } \\ \text { edge }\end{array}\end{array}$
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag


Bit 7
Bit 0

## Timers

The COP888CS contains a very versatile set of timers (T0, T 1 ). All timers and associated autoreload/capture registers power up containing random data.

## TIMER TO (IDLE TIMER)

The COP888CS supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer T0, which is a 16 -bit timer. The Timer T0 runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer T0, which is a count down timer. The Timer T0 supports the following functions:
Exit out of the Idle Mode (See Idle Mode description) WATCHDOG logic (See WATCHDOG description) Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the
interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## TIMER T1

The COP888CS has a powerful timer/counter block.
The timer block consists of a 16 -bit timer, T1, and two supporting 16-bit autoreload/capture registers, R1A and R1B. It has two pins associated with it, T1A and T1B. The pin T1A supports I/O required by the timer block, while the pin T1B is an input to the timer block. The powerful and flexible timer block allows the COP888CS to easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits T1C3, T1C2, and T1C1 allow selection of the different modes of operation.

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the COP888CS to generate a PWM signal with very minimal user intervention.
The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
In this mode the timer T 1 counts down at a fixed rate of $\mathrm{t}_{\mathrm{c}}$. Upon every underflow the timer is alternately reloaded with the contents of supporting registers, R1A and R1B. The very first underflow of the timer causes the timer to reload from the register R1A. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register R1B.
The T1 Timer control bits, T1C3, T1C2 and T1C1 set up the timer for PWM mode operation.
Figure 8 shows a block diagram of the timer in PWM mode. The underflows can be programmed to toggle the T1A output pin. The underflows can also be programmed to generate interrupts.


FIGURE 8. Timer in PWM Mode

## Timers (Continued)

Underflows from the timer are alternately latched into two pending flags, T1PNDA and T1PNDB. The user must reset these pending flags under software control. Two control enable flags, T1ENA and T1ENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag T1ENA will cause an interrupt when a timer underflow causes the R1A register to be reloaded into the timer. Setting the timer enable flag T1ENB will cause an interrupt when a timer underflow causes the R1B register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, T1, is clocked by the input signal from the T1A pin. The Tx timer control bits, T1C3, T1C2 and T1C1 allow the timer to be clocked either on a positive or negative edge from the T1A pin. Underflows from the timer are latched into the T1PNDA pending flag. Setting the T1ENA control flag will cause an interrupt when the timer underflows.
In this mode the input pin T1B can be used as an independent positive edge sensitive interrupt input if the T1ENB control flag is set. The occurrence of a positive edge on the T1B input pin is latched into the T1PNDB flag.
Figure 9 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the T1A pin is being used as the counter input clock.

## Mode 3. Input Capture Mode

The COP888CS can precisely measure external frequencies or time external events by placing the timer block, T 1 , in the input capture mode.
In this mode, the timer T1 is constantly running at the fixed $t_{c}$ rate. The two registers, R1A and R1B, act as capture registers. Each register acts in conjunction with a pin. The register R1A acts in conjunction with the T1A pin and the register R 1 B acts in conjunction with the T1B pin.


FIGURE 9. Timer in External Event Counter Mode

The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, T1C3, T1C2 and T1C1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the T1A and T1B pins will be respectively latched into the pending flags, T1PNDA and T1PNDB. The control flag T1ENA allows the interrupt on T1A to be either enabled or disabled. Setting the T1ENA flag enables interrupts to be generated when the selected trigger condition occurs on the T1A pin. Similarly, the flag T1ENB controls the interrupts from the T1B pin.
Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer T1C0 pending flag (the T1C0 control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the T1C0 control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the T1ENA control flag. When a T1A interrupt occurs in the Input Capture mode, the user must check both the T1PNDA and T1C0 pending flags in order to determine whether a T1A input capture or a timer underflow (or both) caused the interrupt.
Figure 10 shows a block diagram of the timer in Input Capture mode.

## TIMER CONTROL FLAGS

The control bits and their functions are summarized below.
T1C0 Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underflow Interrupt Pending Flag in Mode 3 (Input Capture)
T1PNDA Timer Interrupt Pending Flag
T1PNDB Timer Interrupt Pending Flag
T1ENA Timer Interrupt Enable Flag
T1ENB Timer Interrupt Enable Flag
1 = Timer Interrupt Enabled
$0=$ Timer Interrupt Disabled
T1C3 Timer mode control
T1C2 Timer mode control
T1C1 Timer mode control


FIGURE 10. Timer in Input Capture Mode

## Timers (Continued)

The timer mode control bits (T1C3, T1C2 and T1C1) are detailed below:

| T1C3 | T1C2 | T1C1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underflow | Pos. T1B Edge | T1A <br> Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. T1B <br> Edge | T1A <br> Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) T1A Toggle | Autoreload RA | Autoreload RB | $t_{c}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No T1A Toggle | Autoreload RA | Autoreload RB | $t_{c}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> T1A Pos. Edge <br> T1B Pos. Edge | Pos. T1A <br> Edge or <br> Timer <br> Underflow | Pos. T1B Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> T1A Pos. Edge T1B Neg. Edge | Pos. T1A <br> Edge or <br> Timer <br> Underflow | Neg. T1B Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> T1A Neg. Edge <br> T1B Pos. Edge | Neg. T1B <br> Edge or <br> Timer <br> Underflow | Pos. T1B Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> T1A Neg. Edge <br> T1B Neg. Edge | Neg. T1A <br> Edge or <br> Timer <br> Underflow | Neg. T1B Edge | $\mathrm{t}_{\mathrm{c}}$ |

## Power Save Modes

The COP888CS offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the onboard oscillator circuitry the WATCHDOG logic, the Clock Monitor and timer TO are active but all other microcontroller activities are stopped. In either mode, all on-board RAM, registers, I/O states, and timers (with the exception of TO) are unaltered.

## HALT MODE

The COP888CS is placed in the HALT mode by writing a "1" to the HALT flag (G7 data bit). All microcontroller activities, including the clock and timers, are stopped. The WATCHDOG logic on the COP888CS is disabled during the HALT mode. However, the clock monitor circuitry if enabled remains active and will cause the WATCHDOG output pin (WDOUT) to go low. If the HALT mode is used and the user does not want to activate the WDOUT pin, the Clock Monitor should be disabled after the device comes out of reset (resetting the Clock Monitor control bit with the first write to the WDSVR register). In the HALT mode, the power requirements of the COP888CS are minimal and the applied voltage $\left(V_{C C}\right)$ may be decreased to $V_{r}\left(V_{r}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The COP888CS supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is
with the Multi-Input Wakeup feature on the $L$ port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.
Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $\mathrm{t}_{\mathrm{c}}$ instruction cycle clock. The $\mathrm{t}_{\mathrm{c}}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.

## Power Save Modes (Continued)

If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.
The COP888CS has two mask options associated with the HALT mode. The first mask option enables the HALT mode feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the COP888CS will enter and exit the HALT mode as described above. With the HALT disable mask option, the COP888CS cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WATCHDOG detector circuit is inhibited during the HALT mode. However, the clock monitor circuit if enabled remains active during HALT mode in order to ensure a clock monitor error if the COP888CS inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The COP888CS is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activities, except the associated on-board oscillator circuitry, the WATCHDOG logic, the clock monitor and the IDLE Timer TO, are stopped. The power supply requirements of the mi-cro-controller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.
As with the HALT mode, the COP888CS can be returned to normal operation with a reset, or with a Multi-Input Wakeup from the L Port. Alternately, the microcontroller resumes
normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.
This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer TO. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer TO interrupt enabled. In this case, when the TOPND bit gets set, the COP888CS will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer T0 interrupt disabled. In this case, the COP888CS will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is ued to return (wakeup) the COP888CS from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 11 shows the Multi-Input Wakeup logic for the COP888CS microcontroller.


TL/DD/10830-15
FIGURE 11. Multi-Input Wake Up Logic

## Multi-Input Wakeup (Continued)

The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the COP888CS to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8-bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

$$
\begin{array}{ll}
\text { RBIT } & 5 \text {, WKEN } \\
\text { SBIT } & 5 \text {, WKEDG } \\
\text { RBIT } & 5 \text {, WKPND } \\
\text { SBIT } & 5 \text {, WKEN }
\end{array}
$$

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the L port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the COP888CS will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port L provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port L to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port L is also used for waking the COP888CS out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the COP888CS will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the COP888CS will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the COP888CS to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer T0 are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## UART

The COP888CS contains a full-duplex software programmable UART. The UART (Figure 12) consists of a transmit shift register, a receiver shift register and seven addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR), a UART interrupt and clock source register (ENUI), a prescaler select register (PSR) and baud (BAUD) register. The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 7,8 or 9 bits), the value of the ninth bit in transmission, and parity selection bits. The ENUR register flags framming, data overrun and parity errors while the UART is receiving.
Other functions of the ENUR register include saving the ninth bit received in the data frame, enabling or disabling the UART's attention mode of operation and providing additional receiver/transmitter status information via RCVG and XMTG bits. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts. A control flag in this register can also select the UART mode of operation: asynchronous or synchronous.

## UART CONTROL AND STATUS REGISTERS

The operation of the UART is programmed through three registers: ENU, ENUR and ENUI. The function of the individual bits in these registers is as follows:
ENU-UART Control and Status Register (Address at OBA)

| PEN | PSEL. | XBIT9/ <br> OSHL | CHL | CHLO | ERR | RBFL | TBMT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORW | ORW | ORW | ORW | ORW | OR | OR | $1 R$ |

Bit 7
ENUR-UART Receive Control and Status Register (Address at 0BB)

| DOE | FE | PE | SPARE | RBIT9 | ATTN | XMTG | RCVG |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORD | ORD | ORD | ORW* | OR | ORW | OR | OR |

Bit7
Bit0
ENUI-UART Interrupt and Clock Source Register
(Address at OBC)

| STP2 | STP78 | ETDX | SSEL | XRCLK | XTCLK | ERI | ETI |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORW | ORW | ORW | ORW | ORW | ORW | ORW | ORW |

*Bit is not used.
0 Bit is cleared on reset.
1 Bit is set to one on reset.
R Bit is read-only; it cannot be written by software.
RW Bit is read/write.
D Bit is cleared on read; when read by software as a one, it is cleared automatically. Writing to the bit does not affect its state.

## UART (Continued)

## DESCRIPTION OF UART REGISTER BITS

## ENU—UART CONTROL AND STATUS REGISTER

TBMT: This bit is set when the UART transfers a byte of data from the TBUF register into the TSFT register for transmission. It is automatically reset when software writes into the TBUF register.
RBFL: This bit is set when the UART has received a complete character and has copied it into the RBUF register. It is automatically reset when software reads the character from RBUF.
ERR: This bit is a global UART error flag which gets set if any or a combination of the errors (DOE, FE, PE) occur.
CHL1, CHLO: These bits select the character frame format. Parity is not included and is generated/verified by hardware.
CHL1 $=0, \mathrm{CHLO}=0 \quad$ The frame contains eight data bits. CHL1 $=0$, CHLO $=1$ The frame contains seven data bits.
CHL1 $=1$, CHLO $=0 \quad$ The frame contains nine data bits. CHL1 $=1, \mathrm{CHLO}=1 \quad$ Loopback Mode selected. Transmitter output internally looped back to receiver input. Nine bit framing format is used.
XBIT9/PSELO: Programs the ninth bit for transmission when the UART is operating with nine data bits per frame. For seven or eight data bits per frame, this bit in conjunction with PSEL1 selects parity.
PSEL1, PSELO: Parity select bits.
PSEL1 $=0$, PSELO $=0 \quad$ Odd Parity (if Parity enabled)
PSEL1 $=0$, PSELO $=1 \quad$ Even Parity (if Parity enabled)
PSEL1 = 1, PSELO $=0 \quad$ Mark(1) (if Parity enabled)
PSEL1 $=1$, PSELO $=1 \quad$ Space( 0 ) (if Parity enabled)
PEN: This bit enables/disables Parity (7- and 8 -bit modes only).
PEN $=0 \quad$ Parity disabled.
PEN $=1$ Parity enabled.

## ENUR-UART RECEIVE CONTROL AND STATUS REGISTER

RCVG: This bit is set high whenever a framing error occurs and goes low when RDX goes high.
XMTG: This bit is set to indicate that the UART is transmitting. It gets reset at the end of the last frame (end of last Stop bit).
ATTN: ATTENTION Mode is enabled while this bit is set. This bit is cleared automatically on receiving a character with data bit nine set.
RBIT9: Contains the ninth data bit received when the UART is operating with nine data bits per frame.

SPARE: Reserved for future use.
PE: Flags a Parity Error.
$P E=0 \quad$ Indicates no Parity Error has been detected since the last time the ENUR register was read.
$P E=1$ Indicates the occurence of a Parity Error.
FE: Flags a Framing Error.
$\mathrm{FE}=0$ Indicates no Framing Error has been detected since the last time the ENUR register was read.
$\mathrm{FE}=1$ Indicates the occurence of a Framing Error.
DOE: Flags a Data Overrun Error.
DOE $=0$ Indicates no Data Overrun Error has been detected since the last time the ENUR register was read.
DOE = 1 Indicates the occurence of a Data Overrun Error.

## ENUI-UART INTERRUPT AND <br> CLOCK SOURCE REGISTER

ETI: This bit enables/disables interrupt from the transmitter section.
$E T I=0 \quad$ Interrupt from the transmitter is disabled.
$\mathrm{ETI}=1$ Interrupt from the transmitter is enabled.
ERI: This bit enables/disables interrupt from the receiver section.
$E R I=0 \quad$ Interrupt from the receiver is disabled.
$E R I=1$ Interrupt from the receiver is enabled.
XTCLK: This bit selects the clock source for the transmittersection.
XTCLK $=0$ The clock source is selected through the PSR and BAUD registers.
XTCLK $=1$ Signal on CKX (L1) pin is used as the clock.
XRCLK: This bit selects the clock source for the receiver section.
XRCLK $=0$ The clock source is selected through the PSR and BAUD registers.
XRCLK = 1 Signal on CKX (L1) pin is used as the clock. SSEL: UART mode select.
SSEL = 0 Asynchronous Mode.
SSEL = 1 Synchronous Mode.
ETDX: TDX (UART Transmit Pin) is the alternate function assigned to Port L pin L2; it is selected by setting ETDX bit. To simulate line break generation, software should reset ETDX bit and output logic zero to TDX pin through Port L data and configuration registers.
STP78: This bit is set to program the last Stop bit to be 7/8th of a bit in length.
STP2: This bit programs the number of Stop bits to be transmitted.
STP2 $=0 \quad$ One Stop bit transmitted.
STP2 $=1 \quad$ Two Stop bits transmitted.

## Associated I/O Pins

Data is transmitted on the TDX pin and received on the RDX pin. TDX is the alternate function assigned to Port L pin L2; it is selected by setting ETDX (in the ENUI register) to one. RDX is an inherent function of Port L pin L3, requiring no setup.
The baud rate clock for the UART can be generated onchip, or can be taken from an external source. Port L pin L1 (CKX) is the external clock I/O pin. The CKX pin can be either an input or an output, as determined by Port L Configuration and Data registers (Bit 1). As an input, it accepts a clock signal which may be selected to drive the transmitter and/or receiver. As an output, it presents the internal Baud Rate Generator output.

## UART Operation

The UART has two modes of operation: asynchronous mode and synchronous mode.

## ASYNCHRONOUS MODE

This mode is selected by resetting the SSEL (in the ENUI register) bit to zero. The input frequency to the UART is 16 times the baud rate.
The TSFT and TBUF registers double-buffer data for transmission. While TSFT is shifting out the current character on the TDX pin, the TBUF register may be loaded by software with the next byte to be transmitted. When TSFT finishes transmitting the current character the contents of TBUF are transferred to the TSFT register and the Transmit Buffer Empty Flag (TBMT in the ENU register) is set. The TBMT flag is automatically reset by the UART when software loads a new character into the TBUF register. There is also the XMTG bit which is set to indicate that the UART is transmitting. This bit gets reset at the end of the last frame (end of last Stop bit). TBUF is a read/write register.
The RSFT and RBUF registers double-buffer data being received. The UART receiver continually monitors the signal on the RDX pin for a low level to detect the beginning of a Start bit. Upon sensing this low level, it waits for half a bit time and samples again. If the RDX pin is still low, the receiver considers this to be a valid Start bit, and the remaining bits in the character frame are each sampled a single time, at the mid-bit position. Serial data input on the RDX pin is shifted into the RSFT register. Upon receiving the complete character, the contents of the RSFT register are copied into the RBUF register and the Received Buffer Full Flag (RBFL) is set. RBFL is automatically reset when software reads the character from the RBUF register. RBUF is a read only register. There is also the RCVG bit which is set high when a framing error occurs and goes low once RDX goes high. TBMT, XMTG, RBFL and RCVG are read only bits.

## SYNCHRONOUS MODE

In this mode data is transferred synchronously with the clock. Data is transmitted on the rising edge and received on the falling edge of the synchronous clock.

This mode is selected by setting SSEL bit in the ENUI register. The input frequency to the UART is the same as the baud rate.
When an external clock input is selected at the CKX pin, data transmit and receive are performed synchronously with this clock through TDX/RDX pins.
If data transmit and receive are selected with the CKX pin as clock output, the $\mu \mathrm{C}$ generates the synchronous clock output at the CKX pin. The internal baud rate generator is used to produce the synchronous clock. Data transmit and receive are performed synchronously with this clock.

## FRAMING FORMATS

The UART supports several serial framing formats (Figure 13). The format is selected using control bits in the ENU, ENUR and ENUI registers.
The first format ( $1,1 \mathrm{a}, 1 \mathrm{~b}, 1 \mathrm{c}$ ) for data transmission (CHLO $=1$, CHL1 $=0$ ) consists of Start bit, seven Data bits (excluding parity) and $7 / 8$, one or two Stop bits. In applications using parity, the parity bit is generated and verified by hardware.
The second format ( $\mathrm{CHLO}=0, \mathrm{CHL1}=0$ ) consists of one Start bit, eight Data bits (excluding parity) and 7/8, one or two Stop bits. Parity bit is generated and verified by hardware.
The third format for transmission (CHLO $=0, \mathrm{CHL1}=1$ ) consists of one Start bit, nine Data bits and 7/8, one or two Stop bits. This format also supports the UART "ATTENTION" feature. When operating in this format, all eight bits of TBUF and RBUF are used for data. The ninth data bit is transmitted and received using two bits in the ENU and ENUR registers, called XBIT9 and RBIT9. RBIT9 is a read only bit. Parity is not generated or verified in this mode.
For any of the above framing formats, the last Stop bit can be programmed to be $7 / 8$ th of a bit in length. If two Stop bits are selected and the $7 / 8$ th bit is set (selected), the second Stop bit will be 7/8th of a bit in length.
The parity is enabled/disabled by PEN bit located in the ENU register. Parity is selected for 7 - and 8 -bit modes only. If parity is enabled (PEN = 1), the parity selection is then performed by PSELO and PSEL1 bits located in the ENU register.
Note that the XBIT9/PSELO bit located in the ENU register serves two mutually exclusive functions. This bit programs the ninth bit for transmission when the UART is operating with nine data bits per frame. There is no parity selection in this framing format. For other framing formats XBIT9 is not needed and the bit is PSELO used in conjunction with PSEL1 to select parity.
The frame formats for the receiver differ from the transmitter in the number of Stop bits required. The receiver only requires one Stop bit in a frame, regardless of the setting of the Stop bit selection bits in the control register. Note that an implicit assumption is made for full duplex UART operation that the framing formats are the same for the transmitter and receiver.

## UART Operation (Continued)



FIGURE 13. Framing Formats

## UART INTERRUPTS

The UART is capable of generating interrupts. Interrupts are generated on Receive Buffer Full and Transmit Buffer Empty. Both interrupts have individual interrupt vectors. Two bytes of program memory space are reserved for each interrupt vector. The two vectors are located at addresses 0xEC to $0 x E F$ Hex in the program memory space. The interrupts can be individually enabled or disabled using Enable Transmit Interrupt (ETI) and Enable Receive Interrupt (ERI) bits in the ENUI register.
The interrupt from the Transmitter is set pending, and remains pending, as long as both the TBMT and ETI bits are set. To remove this interrupt, software must either clear the ETI bit or write to the TBUF register (thus clearing the TBMT bit).
The interrupt from the receiver is set pending, and remains pending, as long as both the RBFL and ERI bits are set. To remove this interrupt, software must either clear the ERI bit or read from the RBUF register (thus clearing the RBFL bit).

## Baud Clock Generation

The clock inputs to the transmitter and receiver sections of the UART can be individually selected to come either from an external source at the CKX pin (port L, pin L1) or from a
source selected in the PSR and BAUD registers. Internally, the basic baud clock is created from the oscillator frequency through a two-stage divider chain consisting of a 1-16 (increments of 0.5 ) prescaler and an 11-bit binary counter. (Figure 14) The divide factors are specified through two read/write registers shown in Figure 15. Note that the 11-bit Baud Rate Divisor spills over into the Prescaler Select Register (PSR). PSR is cleared upon reset.
As shown in Table I, a Prescaler Factor of 0 corresponds to NO CLOCK. NO CLOCK condition is the UART power down mode where the UART clock is turned off for power saving purpose. The user must also turn the UART clock off when a different baud rate is chosen.
The correspondences between the 5 -bit Prescaler Select and Prescaler factors are shown in Table I. Therer are many ways to calculate the two divisor factors, but one particularly effective method would be to achieve a 1.8432 MHz frequency coming out of the first stage. The 1.8432 MHz prescaler output is then used to drive the software programmable baud rate counter to create a $\times 16$ clock for the following baud rates: 110, 134.5, 150, 300, 600, 1200, 1800, 2400, $3600,4800,7200,9600,19200$ and 38400 (Table II). Other baud rates may be created by using appropriate divisors. The $\times 16$ clock is then divided by 16 to provide the rate for the serial shift registers of the transmitter and receiver.

Baud Clock Generation (Continued)


FIGURE 14. UART BAUD Clock Generation


TL/DD/10830-19
FIGURE 15. UART BAUD Clock Divisor Registers

TABLE I. Prescaler Factors

| Prescaler <br> Select | Prescaler <br> Factor |
| :---: | :---: |
| 00000 | NO CLOCK |
| 00001 | 1 |
| 00010 | 1.5 |
| 00011 | 2 |
| 00100 | 2.5 |
| 00101 | 3 |
| 00110 | 3.5 |
| 00111 | 4 |
| 01000 | 4.5 |
| 01001 | 5 |
| 01010 | 5.5 |
| 01011 | 6 |
| 01100 | 6.5 |
| 01101 | 7 |
| 01110 | 7.5 |
| 01111 | 8 |
| 10000 | 8.5 |
| 10001 | 9 |
| 10010 | 9.5 |
| 10011 | 10 |
| 10100 | 10.5 |
| 10101 | 11 |
| 10110 | 11.5 |
| 10111 | 12 |
| 11000 | 12.5 |
| 11001 | 13 |
| 11010 | 13.5 |
| 11011 | 14 |
| 11100 | 14.5 |
| 11101 | 15 |
| 11110 | 15.5 |
| 11111 | 16 |
|  |  |

TABLE II. Baud Rate Divisors
(1.8432 MHz Prescaler Output)

| Baud <br> Rate | Baud Rate <br> Divisor - 1 (N-1) |
| :---: | :---: |
| $110(110.03)$ | 1046 |
| $134.5(134.58)$ | 855 |
| 150 | 767 |
| 300 | 383 |
| 600 | 191 |
| 1200 | 95 |
| 1800 | 63 |
| 2400 | 47 |
| 3600 | 31 |
| 4800 | 23 |
| 7200 | 15 |
| 9600 | 11 |
| 19200 | 5 |
| 38400 | 2 |

The entries in Table II assume a prescaler output of 1.8432 MHz . In the asynchronous mode the baud rate could be as high as 625 k .
As an example, considering the Asynchronous Mode and a CKI clock of 4.608 MHz , the prescaler factor selected is:

$$
4.608 / 1.8432=2.5
$$

The 2.5 entry is available in Table I. The 1.8432 MHz prescaler output is then used with proper Baud Rate Divisor (Table II) to obtain different baud rates. For a baud rate of 19200 e.g., the entry in Table II is 5.

$$
\begin{aligned}
& \mathrm{N}-1=5(\mathrm{~N}-1 \text { is the value from Table II) } \\
& \mathrm{N}=6(\mathrm{~N} \text { is the Baud Rate Divisor }) \\
& \text { Baud Rate }=1.8432 \mathrm{MHz} /(16 \times 6)=19200
\end{aligned}
$$

The divide by 16 is performed because in the asynchronous mode, the input frequency to the UART is 16 times the baud rate. The equation to calculate baud rates is given below. The actual Baud Rate may be found from:

$$
B R=F c /(16 \times N \times P)
$$

## Baud Clock Generation (Continued)

Where:
BR is the Baud Rate
Fc is the CKI frequency
N is the Baud Rate Divisor (Table II).
$P$ is the Prescaler Divide Factor selected by the value in the Prescaler Select Register (Table I)
Note: In the Synchronous Mode, the divisor 16 is replaced by two if internal Baud Rate generator is used. Replaced by one if external clock is used.
Example:
Asynchronous Mode:

$$
\begin{aligned}
\text { Crystal Frequency } & =5 \mathrm{MHz} \\
\text { Desired baud rate } & =9600
\end{aligned}
$$

Using the above equation $N \times P$ can be calculated first.

$$
N \times P=\left(5 \times 10^{6}\right) /(16 \times 9600)=32.552
$$

Now 32.552 is divided by each Prescaler Factor (Table II) to obtain a value closest to an integer. This factor happens to be 6.5 ( $\mathrm{P}=6.5$ ).

$$
N=32.552 / 6.5=5.008(N=5)
$$

The programmed value (from Table II) should be $4(\mathrm{~N}-1)$. Using the above values calculated for N and P :

$$
\begin{aligned}
& \mathrm{BR}=\left(5 \times 10^{6}\right) /(16 \times 5 \times 6.5)=9615.384 \\
& \% \text { error }=(9615.385-9600) / 9600=0.16
\end{aligned}
$$

## Effect of HALT/IDLE

The UART logic is reinitialized when either the HALT or IDLE modes are entered. This reinitialization sets the TBMT flag and resets all read only bits in the UART control and status registers. Read/Write bits remain unchanged. The Transmit Buffer (TBUF) is not affected, but the Transmit Shift register (TSFT) bits are set to one. The receiver registers RBUF and RSFT are not affected.
The $\mu \mathrm{C}$ will exit from the HALT/IDLE modes when the Start bit of a character is detected at the RDX (L3) pin. This feature is obtained by using the Multi-Input Wakeup scheme provided on the $\mu \mathrm{C}$.
Before entering the HALT or IDLE modes the user program must select the Wakeup source to be on the RDX pin. This selection is done by setting bit 3 of WKEN (Wakeup Enable) register. The Wakeup trigger condition is then selected to be high to low transition. This is done via the WKEDG register (Bit 3 is zero.)
If the microcontroller is halted and crystal oscillator is used, the Wakeup signal will not start the chip running immediately because of the finite start up time requirement of the crystal oscillator. The idle timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the $\mu \mathrm{C}$ to execute code. The user has to consider this delay when data transfer is expected immediately after exiting the HALT mode.

## Diagnostic

Bits CHARLO and CHARL1 in the ENU register provide a loopback feature for diagnostic testing of the UART. When these bits are set to one, the following occur: The receiver input pin (RDX) is internally connected to the transmitter output pin (TDX); the output of the Transmitter Shift Regis-
ter is "looped back" into the Receive Shift Register input. In this mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit and receive data paths of the UART.
Note that the framing format for this mode is the nine bit format; one Start bit, nine data bits, and $7 / 8$, one or two Stop bits. Parity is not generated or verified in this mode.

## Attention Mode

The UART Receiver section supports an alternate mode of operation, referred to as ATTENTION Mode. This mode of operation is selected by the ATTN bit in the ENUR register. The data format for transmission must also be selected as having nine Data bits and either $7 / 8$, one or two Stop bits.
The ATTENTION mode of operation is intended for use in networking the COP888CS with other processors. Typically in such environments the messages consists of device addresses, indicating which of several destinations should receive them, and the actual data. This Mode supports a scheme in which addresses are flagged by having the ninth bit of the data field set to a 1. If the ninth bit is reset to a zero the byte is a Data byte.
While in ATTENTION mode, the UART monitors the communication flow, but ignores all characters until an address character is received. Upon receiving an address character, the UART signals that the character is ready by setting the RBFL flag, which in turn interrupts the processor if UART Receiver interrupts are enabled. The ATTN bit is also cleared automatically at this point, so that data characters as well as address characters are recognized. Software examines the contents of the RBUF and responds by deciding either to accept the subsequent data stream (by leaving the ATTN bit reset) or to wait until the next address character is seen (by setting the ATTN bit again).
Operation of the UART Transmitter is not affected by selection of this Mode. The value of the ninth bit to be transmitted is programmed by setting XBIT9 appropriately. The value of the ninth bit received is obtained by reading RBIT9. Since this bit is located in ENUR register where the error flags reside, a bit operation on it will reset the error flags.

## Comparator

The COP888CS contains one differential comparator, with a pair of inputs (positive and negative) and an output. Ports $11-13$ are used for the comparator. The following is the Port I assignment:

I1 Comparator1 negative input
12 Comparator1 positive input
13 Comparator1 output
A Comparator Select Register (CMPSL) is used to enable the comparators, read the outputs of the comparator internally, and enable the output of the comparator to the pins. Two control bits (enable and output enable) and one result bit are associated with the comparator. The comparator result bit (CMP1RD) is read only bit which will read as zero if the comparator is not enabled. The Comparator Select Register is cleared with reset, resulting in the comparator being disabled. The comparator should also be disabled before entering either the HALT or IDLE modes in order to save power. The configuration of the CMPSL register is as follows:

## Comparator (Continued)

## CMPSL REGISTER (ADDRESS X'00B7)

The CMPSL register contains the following bits:
CMP1EN Enable comparator 1
CMP1RD Comparator 1 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP10E Selects pin 13 as comparator 1 output provided that CMPIEN is set to enable the comparator

$$
\begin{array}{|l|c|c|c|c|c|c|c|}
\hline \text { Unused } & \text { Unused } & \text { Unused } & \text { Unused } & \text { CMP10E } & \text { CMP1RD } & \text { CMP1EN } & \text { Unused } \\
\hline \hline \text { Bit } 7 & & \text { Bit 0 } \\
\hline
\end{array}
$$

Comparator outputs have the same spec as Ports $L$ and $G$ except that the rise and fall times are symmetrical.

## Interrupts

The COP888CS supports a vectored interrupt scheme. It supports a total of fourteen interrupt sources. The following table lists all the possible COP888CS interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If $\mathrm{GIE}=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.

The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 \mathrm{t}_{\mathrm{c}}$ cycles to execute.
At this time, since GIE $=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching.
Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service rou-

| Arbitration Ranking | Source | Description | Vector <br> Address Hi-Low Byte |
| :---: | :---: | :---: | :---: |
| (1) Highest | Software | INTR Instruction | OyFE-OyFF |
|  | Reserved | for Future Use | OyFC-0yFD |
| (2) | External | Pin GO Edge | OyFA-0yFB |
| (3) | Timer 70 | Underflow | OyF8-0yF9 |
| (4) | Timer T1 | T1A/Underflow | OyF6-0yF7 |
| (5) | Timer T1 | T1B | OyF4-0yF5 |
| (6) | MICROWIRE/PLUS | BUSY Goes Low | OyF2-0yF3 |
|  | Reserved | for Future Use | 0yF0-0yF1 |
| (7) | UART | Receive | OyEE-OyEF |
| (8) | UART | Transmit | OyEC-OyED |
| (9) | Reserved |  | OyEA-OyEB |
| (10) | Reserved |  | OyE8-0yE9 |
| (11) | Reserved |  | OyE6-0yE7 |
| (12) | Reserved |  | OyE4-0yE5 |
| (13) | Port L/Wakeup | Port L Edge | OyE2-OyE3 |
| (14) Lowest | Default | VIS Instr. Execution without Any Interrupts | OyE0-OyE1 |

y is VIS page, $\mathrm{y} \neq 0$.

Interrupts (Continued)
tine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.
The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15 -bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256byte block ( $0 y 00$ to $0 y F F$ ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block ( $y \neq 0$ ).
The vector of the maskable interrupt with the lowest rank is located at $0 y E 0$ (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at OyFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at OyFE and OyFF.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at $0 y E 0-0 y E 1$. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 16 shows the COP888CS Interrupt block diagram.

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped.

When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This pending bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WATCHDOG

The COP888CS contains a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WATCHDOG consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WATCHDOG consists of writing a specific value to a WATCHDOG Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2 -bit Window Select, a 5-bit Key Data field, and the 1-bit Clock Monitor Select field. Table III shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.


FIGURE 16. COP888CS Interrupt Block Diagram

## WATCHDOG (Continued)

Table IV shows the four possible combinations of lower and upper limits for the WATCHDOG service window. This flexibility in choosing the WATCHDOG service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE III. WATCHDOG Service Register (WDSVR)

| Window <br> Select |  | Key Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock <br> Monitor |  |  |  |  |  |  |  |
| $X$ | $X$ | 0 | 1 | 1 | 0 | 0 | $Y$ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

TABLE IV. WATCHDOG Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 k-8 k \mathrm{t}_{\mathrm{c}}$ Cycles |
| 0 | 1 | $2 k-16 k \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 0 | $2 \mathrm{k}-32 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 1 | $2 \mathrm{k}-64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the COP888CS can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / t_{c}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WATCHDOG Operation

The WATCHDOG and Clock Monitor are disabled during reset. The COP888CS comes out of reset with the WATCHDOG armed, the WATCHDOG Window Select bits (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WATCHDOG service window value and the key data (bits 7 through 1) in the WDSVR Register. Table $V$ shows the sequence of events that can occur.
The user must service the WATCHDOG at least once before the upper limit of the service window expires. The WATCHDOG may not be serviced more than once in every lower limit of the service window. The user may service the WATCHDOG as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WATCHDOG service.

The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional $16 t_{c}-32 t_{c}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the COP888CS will stop forcing the WDOUT output low.
The WATCHDOG service window will restart when the WDOUT pin goes high. It is recommended that the user tie the WDOUT pin back to $\mathrm{V}_{\mathrm{CC}}$ through a resistor in order to pull WDOUT high.
A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## WATCHDOG AND CLOCK MONITOR SUMMARY

The following salient points regarding the COP888 WATCHDOG and CLOCK MONITOR should be noted:

- Both the WATCHDOG and Clock Monitor detector circuits are inhibited during RESET.
- Following RESET, the WATCHDOG and CLOCK MONITOR are both enabled, with the WATCHDOG having the maximum service window selected.
- The WATCHDOG service window and Clock Monitor enable/disable option can only be changed once, during the initial WATCHDOG service following RESET.
- The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in order to avoid a WATCHDOG error.
- Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid WATCHDOG errors.
- The correct key data value cannot be read from the WATCHDOG Service register WDSVR. Any attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0's.
- The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes.
- The Clock Monitor detector circuit is active during both the HALT and IDLE modes. Consequently, the COP888 inadvertently entering the HALT mode wil be detected as a Clock Monitor error (provided that the Clock Monitor enable option has been selected by the program).
- With the single-pin R/C oscillator mask option selected and the CLKDLY bit reset, the WATCHDOG service window will resume following HALT mode from where it left off before entering the HALT mode.
- With the crystal oscillator mask option selected, or with the single-pin R/C oscillator mask option selected and the CLKDLY bit set, the WATCHDOG service window will


## WATCHDOG Operation (Continued)

be set to its selected value from WDSVR following HALT. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following HALT, but must be serviced within the selected window to avoid a WATCHDOG error.

- The IDLE timer T0 is not initialized with RESET.
- The user can sync in to the IDLE counter cycle with an IDLE counter (T0) interrupt or by monitoring the TOPND flag. The TOPND flag is set whenever the thirteenth bit of the IDLE counter toggles (every 4096 instruction cycles). The user is responsible for resetting the TOPND flag.
- A hardware WATCHDOG service occurs just as the COP888 exits the IDLE mode. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following IDLE, but must be serviced within the selected window to avoid a WATCHDOG error.
- Following RESET, the initial WATCHDOG service (where the service window and the CLOCK MONITOR enable/disable must be selected) may be programmed anywhere within the maximum service window ( 65,536 instruction cycles) initialized by RESET. Note that this injtial WATCHDOG service may be programmed within the initial 2048 instruction cycles without causing a WATCHDOG error.


## Detection of Illegal Conditions

The COP888CS can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F (Segment 0), 140 to 17F (Segment 1), and all other segments (i.e., Segments $3 \ldots$ etc.) is read as all 1 's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0 's) from this location will generate a software interrupt signaling an illegal condition.

Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP"ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures). The recovery program should reset the software interrupt pending bit using the RPND instruction.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the COP888CS to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, E2PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 17 shows a block diagram of the MICROWIRE/PLUS logic.


TL/DD/10830-21
FIGURE 17. MICROWIRE/PLUS Block Diagram
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table VI details the different clock rates that may be selected.

TABLE V. WATCHDOG Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :---: |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WATCHDOG Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WATCHDOG Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WATCHDOG Output |

TABLE VI. MICROWIRE/PLUS
Master Mode Clock Select

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock

## MICROWIRE/PLUS (Continued)

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The COP888CS may enter the MICROWIRE/ PLUS mode either as a Master or as a Slave. Figure 14 shows how two COP888CS microcontrollers and several peripherals may be interconnected using the MICROWIRE/ PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock for the SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP888CS. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table VII summarizes the bit settings required for Master mode of operation.

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port G configuration register. Table VII summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The COP888CS allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock in the normal mode. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and shifted out on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE VII
This table assumes that the control flag MSEL is set.

| G4 (SO) <br> Config. Bit | G5 (SK) <br> Config. Bit | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.


| Address S/ADD REG | Contents |
| :---: | :---: |
| xxD0 | Port L Data Register |
| xxD1 | Port L Configuration Register |
| xxD2 | Port L Input Pins (Read Only) |
| xxD3 | Reserved for Port L |
| xxD4 | Port G Data Register |
| xxD5 | Port G Configuration Register |
| xxD6 | Port G Input Pins (Read Only) |
| xxD7 | Port I Input Pins (Read Only) |
| xxD8 | Port C Data Register |
| xxD9 | Port C Configuration Register |
| xxDA | Port C Input Pins (Read Only) |
| xxDB | Reserved for Port C |
| xxDC | Port D |
| xxDD to DF | Reserved for Port D |
| xxE0 to xxE5 | Reserved for EE Control Registers |
| xxE6 | Timer T1 Autoload Register T1RB Lower Byte |
| xxE7 | Timer T1 Autoload Register T1RB Upper Byte |
| xxE8 | ICNTRL Register |
| xxE9 | MICROWIRE/PLUS Shift Register |
| xxEA | Timer T1 Lower Byte |
| xxEB | Timer T1 Upper Byte |
| xxEC | Timer T1 Autoload Register T1RA Lower Byte |
| xxED | Timer T1 Autoload Register T1RA Upper Byte |
| xxEE | CNTRL Control Register |
| xxEF | PSW Register |
| xxF0 to FB | On-Chip RAM Mapped as Registers |
| xxFC | X Register |
| xxFD | SP Register |
| xxFE | B Register |
| xxFF | S Register |
| 0100-013F | On-Chip RAM Bytes ( 64 bytes) |

Reading memory locations $0070 \mathrm{H}-007 \mathrm{FH}$ (Segment 0 ) will return all ones. Reading unused memory locations $0080 \mathrm{H}-00 \mathrm{AFH}$ (Segment 0 ) will return undefined data. Reading unused memory locations 0140-017F (Segment 1) will return all ones. Reading memory locations from other Segments (i.e., Segment 2 , Segment $3, \ldots$ etc.) will return all ones.
All reserved location reads undefined data.

## Addressing Modes

The COP888CS has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode for the COP888CS. The operand is the data memory addressed by the $B$ pointer or X pointer.
Register Indirect (with auto post increment or decrement of pointer)
This addressing mode is used with the LD and $X$ instructions. The operand is the data memory addressed by the B pointer or X pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

## Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## Immediate

The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the Load B Immediate instruction. The instruction contains a 4-bit immediate field as the operand.

## Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1 -byte relative jump ( $\mathrm{JP}+1$ is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

## Instruction Set

Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :---: | :---: |
| [B] | Memory Indirectly Addressed by B Register |
| [ X ] | Memory Indirectly Addressed by X Register |
| MD | Direct Addressed Memory |
| Mem | Direct Addressed Memory or [ B ] |
| Meml | Direct Addressed Memory or [B] or Immediate Data |
| Imm | 8-Bit Immediate Data |
| Reg | Register Memory: Addresses F0 to FF (Includes B, X and SP) |
| Bit | Bit Number (0 to 7) |
| $\leftarrow$ | Loaded with |
| $\longleftrightarrow$ | Exchanged with |

Instruction Set (Continued)
INSTRUCTION SET

| ADD | A,Meml | ADD | $A \leftarrow A+M e m l$ |
| :---: | :---: | :---: | :---: |
| ADC | A,Meml | ADD with Carry | $\begin{aligned} & A \leftarrow A+\text { Meml }+C, C \leftarrow \text { Carry } \\ & H C \leftarrow \text { Half Carry } \end{aligned}$ |
| SUBC | A,Meml | Subtract with Carry | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{~A}-\overline{\mathrm{Meml}}+\mathrm{C}, \mathrm{C} \leftarrow \text { Carry } \\ & \mathrm{HC} \leftarrow \text { Half Carry } \end{aligned}$ |
| AND | A, Meml | Logical AND | $A \leftarrow A$ and Meml |
| ANDSZ | A, 1 mm | Logical AND Immed., Skip if Zero | Skip next if ( A and Imm ) $=0$ |
| OR | A,Meml | Logical OR | $A \leftarrow A$ or Meml |
| XOR | A,Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD = imm |
| IFEQ | A,Meml | IF EQual | Compare A and Meml, Do next if $\mathrm{A}=$ Meml |
| IFNE | A,Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq M e m l$ |
| IFGT | A,Meml | IF Greater Than | Compare A and Meml, Do next if $\mathrm{A}>\mathrm{Meml}$ |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A,Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| LD | A,Meml | LoaD A with Memory | $\mathrm{A} \leftarrow$ Meml |
| LD | B,Imm | LoaD B with Immed. | $\mathrm{B} \leftarrow \mathrm{lmm}$ |
| LD | Mem,Imm | LoaD Memory Immed | Mem $\leftarrow$ Imm |
| LD | Reg, Imm | LoaD Register Memory Immed. | Reg $\leftarrow$ Imm |
| X | A, [ $\mathrm{B} \pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | A, $[\mathrm{X} \pm$ ] | EXchange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[\mathrm{B} \pm]$ | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm$ ] | LoaD A with Memory [X] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | $[\mathrm{B} \pm$ ], 1 mm | LoaD Memory [B] Immed. | $[B] \leftarrow$ Imm, $(B \leftarrow B \pm 1)$ |
| CLR | A | CLeaR A | $A \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow B C D$ correction of A (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $C \rightarrow A 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| RLC | A | Rotate A Left thru C | $C \leftarrow A 7 \leftarrow \ldots \leftarrow A O \leftarrow C$ |
| SWAP | A | SWAP nibbles of $A$ | A7 ... A4 $\longleftrightarrow$ A3 $\ldots$ A 0 |
| SC |  | Set C | $\mathrm{C} \leftarrow 1, \mathrm{HC} \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IFC | IF C is true, do next instruction |
| IFNC |  | IF Not C | If $C$ is not true, do next instruction |
| POP | A | POP the stack into A | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow[\mathrm{SP}]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{ii}$ ( $\mathrm{ij}=15$ bits, 0 to 32k) |
| JMP | Addr. | Jump absolute | PC9 . . 0 ¢ $\mathrm{i}(\mathrm{i}=12$ bits $)$ |
| JP | Disp. | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , except 1 ) |
| JSRL | Addr. | Jump SubRoutine Long | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 \ldots 0 \leftarrow \mathrm{i}$ |
| JID |  | Jump InDirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $P C \leftarrow P C+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.
Bytes and Cycles per Instruction
The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |


| Transfer of Control |
| :---: |
| Instructions |


| JMPL | $3 / 4$ |
| :--- | ---: |
| JMP | $2 / 3$ |
| JP | $1 / 3$ |
| JSRL | $3 / 5$ |
| JSR | $2 / 5$ |
| JID | $1 / 3$ |
| VIS | $1 / 5$ |
| RET | $1 / 5$ |
| RETSK | $1 / 5$ |
| RETI | $1 / 5$ |
| INTR | $1 / 7$ |
| NOP | $1 / 1$ |


| RPND | $1 / 1$ |
| :--- | :--- |

Memory Transfer Instructions

|  | Memory Transfer Instructions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register Indirect |  | Direct | Immed. | Register Indirect Auto Incr. \& Decr. |  |  |
|  |  | [ X ] |  |  | [ $B+, B-]$ | [ $\mathrm{X}+, \mathrm{X}-\mathrm{]}$ |  |
| X , $^{*}$ | 1/1 | 1/3 | 2/3 |  | 1/2 | 1/3 |  |
| LD A,* |  | 1/3 | $2 / 3$ | $2 / 2$ | 1/2 | 1/3 |  |
| LD B, Imm |  |  |  | 1/1 |  |  | ( $\mathrm{F} \mathrm{F} \times 16$ ) |
| LD B, Imm |  |  |  | $2 / 2$ |  |  | ( $\mathrm{IFB}>15$ ) |
| LD Mem, Imm | $2 / 2$ |  | 3/3 |  | 2/2 |  |  |
| LD Reg, Imm |  |  | 2/3 |  |  |  |  |
| IFEQ MD, Imm |  |  | 3/3 |  |  |  |  |

* $=>$ Memory location addressed by B or X or directly.


## COP888CS Opcode Table

Upper Nibble Along X-Axis
Lower Nibble Along $Y$-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \# i | DRSZ OFO | RRCA | RC | ADC A, \# i | ADC A, [B] | 0 |
| JP - 14 | JP -30 | LD OF1, \# i | DRSZ 0F1 | * | SC | SUBC A, \#i | SUB $A,[B]$ | 1 |
| JP - 13 | JP -29 | LD 0F2, \# i | DRSZ OF2 | X $\mathrm{A},[\mathrm{X}+\mathrm{]}$ | X $\mathrm{A},[\mathrm{B}+]$ | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP - 12 | JP - 28 | LD 0F3, \# i | DRSZ 0F3 | X $A,[\mathrm{X}-\mathrm{]}$ | X $\mathrm{A},[\mathrm{B}-\mathrm{]}$ | IFGT A, \#i | IFGT A,[B] | 3 |
| JP -11 | JP -27 | LD 0F4, \# i | DRSZ 0F4 | VIS | LAID | ADD A, \#i | ADD A,[B] | 4 |
| JP -10 | JP -26 | LD 0F5, \# i | DRSZ 0F5 | RPND | JID | AND A, \#i | AND A,[B] | 5 |
| JP -9 | JP -25 | LD 0F6, \# i | DRSZ 0F6 | X A, [X] | X A,[B] | XOR A, \#i | XOR A,[B] | 6 |
| JP -8 | JP - 24 | LD 0F7, \# i | DRSZ 0F7 | * | * | OR A, \# i | OR A, [B] | 7 |
| JP -7 | JP - 23 | LD 0F8, \# i | DRSZ 0F8 | NOP | RLCA | LD A, \#i | IFC | 8 |
| JP -6 | JP -22 | LD 0F9, \# i | DRSZ 0F9 | $\begin{aligned} & \text { IFNE } \\ & \text { A,[B] } \end{aligned}$ | IFEQ Md, \#i | $\begin{aligned} & \text { IFNE } \\ & \mathrm{A}, \# \mathrm{i} \end{aligned}$ | IFNC | 9 |
| JP - 5 | JP -21 | LD OFA, \# i | DRSZ OFA | LD A, [X+] | LD A,[B+] | LD [B+],\#i | INCA | A |
| JP - 4 | JP -20 | LD 0FB, \# i | DRSZ 0FB | LD A, $\mathrm{X}-\mathrm{]}$ | LD A, [B-] | LD [B-],\#i | DECA | B |
| JP - 3 | JP -19 | LD OFC, \# i | DRSZ 0FC | LD Md, \#i | JMPL | X A,Md | POPA | C |
| JP -2 | JP -18 | LD OFD, \# i | DRSZ 0FD | DIR | JSRL | LD A,Md | RETSK | D |
| JP - 1 | JP - 17 | LD OFE, \# i | DRSZ OFE | LD A, [X] | LD A,[B] | LD [B],\#i | RET | E |
| JP -0 | JP - 16 | LD OFF, \# i | DRSZ OFF | * | * | LDB,\#i | RETI | F |

## COP888CS Opcode Table (Continued)

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | ANDSZ A, \#i | LD B, \# OF | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \times 000-x 0 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 000-x 0 F F \end{aligned}$ | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#0E | IFBNE 1 | $\begin{aligned} & \text { JSR } \\ & \times 100-\times 1 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\times 1 F F \end{aligned}$ | $J P+18$ | $J P+2$ | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 2,[B] } \\ & \hline \end{aligned}$ | * | LDB,\#OD | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \times 200-\times 2 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-\times 2 F F \end{aligned}$ | $J P+19$ | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[B] \end{aligned}$ | * | LDB, \# OC | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \times 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 300-\times 3 F F \end{aligned}$ | $\mathrm{JP}+20$ | $J P+4$ | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[B] \end{aligned}$ | CLRA | LD B, \#0B | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-x 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-\times 4 F F \end{aligned}$ | $\mathrm{JP}+21$ | $J P+5$ | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[\mathrm{~B}] \\ & \hline \end{aligned}$ | SWAPA | LD B, \#0A | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \\ & \hline \end{aligned}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & 6,[B] \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \text { x } 600-\mathrm{x} 6 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 600-\times 6 \mathrm{FF} \end{aligned}$ | $J P+23$ | $J P+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[B] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \text { x } 700-\times 7 \text { FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x700-x7FF } \end{aligned}$ | JP + 24 | $J P+8$ | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \mathrm{RBIT} \\ & 0,[\mathrm{~B}] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \text { JSR } \\ & \times 800-\times 8 \text { FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x800-x8FF } \end{aligned}$ | $\mathrm{JP}+25$ | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 1,[B] } \end{aligned}$ | $\begin{aligned} & \mathrm{RBIT} \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, \#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x900-x9FF } \end{aligned}$ | $J P+26$ | $\mathrm{JP}+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 2,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { xAOO-xAFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { XAOO-XAFF } \end{aligned}$ | $\mathrm{JP}+27$ | $J P+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \text { JSR } \\ & \text { xBOO-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xB00-xBFF } \end{aligned}$ | JP + 28 | $\mathrm{JP}+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \text { xC00-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xCOO-xCFF } \end{aligned}$ | JP + 29 | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times D 00-x D F F \end{aligned}$ | $\mathrm{JP}+30$ | $J P+14$ | D |
| $\begin{aligned} & \text { SBIT } \\ & 6,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 6,[B] } \end{aligned}$ | LD B, \#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xEOO-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xEOO-xEFF } \end{aligned}$ | $J P+31$ | $J P+15$ | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xF00-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xFOO-xFFF } \end{aligned}$ | JP + 32 | $J P+16$ | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location
*is an unused opcode
Note: The opcode 60 Hex is also the opcode for IFBIT \# i,A

## Mask Options

The COP888CS mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.

```
OPTION 1: CLOCK CONFIGURATION
    = l Crystal Oscillator (CKI/lO)
        G7 (CK0) is clock generator
        output to crystal/resonator
        CKI is the clock input
    =2
            Single-pin RC controlled
        oscillator (CKI/l0)
        G7 is available as a HALT
        restart and/or general purpose
        input
```

OPTION 2: HALT
$=1$ Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: OPTIONS BONDING
$=1$ 44-Pin PLCC
$=2$ 40-Pin DIP
$=3$ NA
$=4 \quad 28-$ Pin DIP
$=5 \quad 28-$ Pin So

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as $32 k$ trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as diassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats. During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefineable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC® via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic <br> debugger software and RS-232 serial <br> interface cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part <br> Number | Package | Voltage <br> Range | Emulates |
| :---: | :--- | :---: | :---: |
| MHW-884CG28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP884CS |
| MHW-884CG28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP884CS |
| MHW-888CG40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CS |
| MHW-888CG40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CS |
| MHW-888CG44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CS |
| MHW-888CG44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CS |

## Development Support (Continued)

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:

Telephone: (206) 881-6444 FAX: (206) 882-1043

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 Baud
Set-up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs., 7 Days

## 2 National

## COP8780C/COP8781C/COP8782C Single-Chip EPROM/OTP Microcontrollers

## General Description

The COP8780C, COP8781C and COP8782C are members of the COPSTM 8 -bit microcontroller family. They are fully static microcontrollers, fabricated using double-metal, double poly silicon gate microCMOS EPROM technology. These devices are available as UV erasable or One Time Programmable (OTP). These low cost microcontrollers are complete microcomputers containing all system timing, interrupt logic, EPROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16 -bit timer/counter with associated 16-bit autoreload/capture register, and a multisourced interrupt. Each I/O pin has software selectable options to adapt the device to the specific application. These devices operate over a voltage range of 4.5 V to 6.0 V . An efficient, regular instruction set operating at a $1 \mu \mathrm{~s}$ instruction cycle rate provides optimal throughput.
The COP8780C, COP8781C and COP8782C can be configured to EMULATE the COP880C, COP840C and COP820C microcontrollers.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS

■ $4096 \times 8$ on-chip UV erasable or OTP EPROM

- EPROM security
- 128 or 64 bytes of on-chip RAM, user configurable
- Crystal, RC or External Oscillator, user configurable
- $1 \mu \mathrm{~s}$ instruction time ( 10 MHz clock)
- Low current drain
- Extra-low current static HALT mode
- Single supply operation: 4.5 V to 6.0 V
- 8-bit stack pointer (stack in RAM)
- 16-bit read/write timer operates in a variety of modes
- PWM (Pulse Width Modulation) mode with 16-bit autoreload register
- External Event Counter mode, with selectable edge
- Input Capture mode (selectable edge) with 16 -bit capture register
- Multi-source interrupt
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt

■ Powerful instruction set, with most instructions single byte

- Many single byte, single cycle instructions
- BCD arithmetic instructions
- MICROWIRE/PLUS serial I/O
- Software selectable I/O options (TRI-STATE, push-pull, weak pull-up)
- Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Schmitt trigger inputs on G port
- COP8780C EPROM Programming fully supported by National Semiconductor and Data I/O
- Packages:
- 44 PLCC, OTP, Emulates COP880C, 36 I/O pins
- 40 DIP, OTP, Emulates COP880C, 36 I/O pins
- 28 DIP, OTP, Emulates COP820C/840C/881C, 24 I/O pins
- 20 DIP, OTP, Emulates COP822C/842C, 16 I/O pins
- 28 SO, 20 SO, OTP
- 44 LDCC, UV Erasable
- 40 CERDIP, 28 CERDIP, 20 CERDIP, UV Erasable
- 20 Ceramic SO, 28 Ceramic SO, UV Erasable


## Block Diagram



FIGURE 1

## COP8780C/COP8781C/COP8782C

\section*{Absolute Maximum Ratings <br> If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. <br> 

DC Electrical Characteristics COP87XXC; $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 6.0 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { Supply Current } \\ & \text { CKI = } 10 \mathrm{MHz} \text { (Note 2) } \\ & \text { HALT Current (Note 3) } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{aligned} & 21 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=6.0 \mathrm{~V} \\ & V_{C C}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & +2 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis | (Note 6) |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up) Source (Push-Pull Mode) Sink (Push-Pull Mode) TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \end{gathered}$ |  | $110$ $+2.0$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Maximum Input Current (Notes 4, 6) without Latchup (Room Temp) | Room Temp |  |  | $\pm 200$ | mA |
| RAM Retention Voltage, Vr (Note 5) |  | 2.0 |  |  | V |
| Input Capacitance | (Note 6) |  |  | 7 | pF |
| Load Capacitance on D2 | (Note 6) |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the crystal configurations. Halt test conditions: All Inputs tied to VCC L, C, and G port I/O's configured as outputs and programmed low; D outputs programmed low; the window for UV erasable packages is completely covered with an opaque cover to prevent light from falling onto the die during HALT mode test. Parameter refers to HALT mode entered via setting bit 7 of the G Port data register.
Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typ). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 5: To maintain RAM integrity, the voltage must not be dropped or raised instantaneously.
Note 6: Parameter characterized but not tested.

COP8780C/COP8781C/COP8782C
AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal/Resonator or External Clock R/C Oscillator Mode | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 7) Rise Time (Note 7) Fall Time (Note 7) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tPD1, tpDo SO, SK All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, R_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 7: Parameter guaranteed by design, but not tested.
$\mathrm{t}_{\mathrm{c}}=$ Instruction Cycle Time.

## Timing Diagram



## Connection Diagrams



FIGURE 3. COP8780C Connection Dlagrams

## Pin Descriptions

$\mathrm{V}_{\mathrm{CC}}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
RESET is the master reset input. See Reset description. PORT I is an 8 -bit $\mathrm{Hi}-\mathrm{Z}$ input port.

PORT $L$ is an 8 -bit I/O port.
PORT C is a 4-bit I/O port.
Three memory locations are allocated for the L, G and C ports, one each for data register, configuration register and the input pins. Reading bits 4-7 of the C-Configuration register, data register, and input pins returns undefined data.
There are two registers associated with the $L$ and $C$ ports: a data register and a configuration register. Therefore, each L and C I/O bit can be individually configured under software control as shown below:

| Config. | Data | Ports L and C Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |

On the 20-and 28-pin parts, it is recommended that all bits of Port $C$ be configured as outputs to minimize current.
PORT G is an 8 -bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs.
There are two registers associated with the G port: a data register and a configuration register. Therefore, each $G$ port bit can be individually configured under software control as shown below:

| Config. | Data | Port G Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |

Since G6 and G7 are input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. The device will be placed in the HALT mode by writing a one to the G7 bit in the G-port data register.
Six pins of Port $G$ have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE/PLUS serial data output)
G5 SK (MICROWIRE/PLUS clock I/O)
G6 SI (MICROWIRE/PLUS serial data input)
G7 CKO crystal oscillator output (selected by programming the ECON register) or HALT Restart/general purpose input
Pins G1 and G2 currently do not have any alternate functions.
PORT D is an 8-bit output port that is preset high when RESET goes low. Care must be exercised with the D2 pin operation. At RESET, the external loads on this pin must ensure that the output voltages stay above $0.7 \mathrm{~V}_{\mathrm{CC}}$ to pre-
vent the chip from entering special modes. Also, keep the external loading on D2 to less than 1000 pF .

## Functional Description

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

## ALU AND CPU REGISTERS

The ALU can do an 8 -bit addition, subtraction, logical or shift operation in one cycle time.
There are five CPU registers:
A is the 8 -bit Accumulator register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is the 8 -bit address register, can be auto incremented or decremented.

X is the 8 -bit alternate address register, can be incremented or decremented.
SP is the 8 -bit stack pointer, which points to the subroutine/ interrupt stack in RAM. The SP must be initialized with software (usually to RAM address 06F Hex with 128 bytes of on-chip RAM selected, or to RAM address 02F Hex with 64 bytes of on-chip RAM selected). The SP is used with the subroutine call and return instructions, and with the interrupts.
$\mathrm{B}, \mathrm{X}$ and SP registers are mapped into the on-chip RAM. The $B$ and $X$ registers are used to address the on-chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns.

## PROGRAM MEMORY

The COP8780C contains 4096 bytes of UV erasable or OTP EPROM memory. This memory is mapped in the program memory address space from 0000 to OFFF Hex. The program memory may contain either instructions or data constants, and is addressed by the 15-bit program counter (PC). The program memory can be indirectly read by the LAID (Load Accumulator Indirect) instruction for table lookup of constant data.
All locations in the EPROM program memory will contain OFF Hex (all 1's) after the COP8780C is erased. OTP parts are shipped with all locations already erased to OFF Hex. Unused EPROM locations should always be programmed to 00 Hex so that the software trap can be used to halt runaway program operation.
The COP8780C can be configured to inhibit external reads of the program memory. This is done by programming the security bit in the ECON (EPROM configuration) register to zero. See the ECON REGISTER section for more details.

## DATA MEMORY

The data memory address space includes on-chip RAM, I/O, and registers. Data memory is addressed directly by instructions, or indirectly by means of the $\mathrm{B}, \mathrm{X}$, or SP pointers. The COP8780C can be configured to have either 64 or 128 bytes of RAM, depending on the value of the "RAM SIZE" bit in the ECON (EPROM CONFIGURATION) register. The sixteen bytes of RAM located at data memory address OFO-OFF are designated as "registers". These sixteen registers can be decremented and tested with the DRSZ (Decrement Register and Skip if Zero) instruction.

## Functional Description (Continued)

The three pointers $\mathrm{X}, \mathrm{B}$, and SP are memory mapped into this register address space at addresses OFC, OFE, and OFD respectively. The remaining registers are available for general usage.
Any bit of data memory can be directly set, reset or tested. All of the I/O registers and control registers (except A and PC ) are memory mapped. Consequently, any of the I/O bits or control register bits can be directly and individually set, reset, or tested.

## ECON (EPROM CONFIGURATION) REGISTER

The ECON register is used to configure the user selectable clock, security, and RAM size options. The register can be programmed and read only in EPROM programming mode. Therefore, the register should be programmed at the same time as the program memory locations 0000 through OFFF Hex. UV erasable parts are shipped with OFF Hex in this register while the OTP parts are shipped with 07F Hex in this register. Erasing the EPROM program memory also erases the ECON register.
The COP8780C has a security feature which, when enabled, prevents reading of the EPROM program memory. The security bit in the ECON register determines whether security is enabled or disabled. If the security option is enabled, then any attempt to externally read the contents of the EPROM will result in the value EO Hex being read from all program memory locations. If the security option is disabled, the contents of the internal EPROM may be read. The ECON register is readable regardless of the state of the security bit.
The format of the COP8780C ECON register is as follows:
TABLEI

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | SECURITY | CKI 2 | CKI 1 | $X$ | RAM SIZE | $X$ |

Bit $7=0 \quad$ Must be programmed to zero.
Bit $6=X \quad$ Don't care.
Bit $5=1 \quad$ Security disabled. EPROM read and write are allowed.
$=0 \quad$ Security enabled. EPROM read and write are not allowed.
Bits 4,3
$=1,1$ External CKI option selected.
$=0,1$ Not allowed.
$=1,0 \quad$ RC oscillator option selected.
$=0,0$ Crystal oscillator option selected.
Bit $2=X \quad$ Don't care.
Bit $1=1 \quad$ Selects 128 byte RAM option. This emulates COP840 and COP880.
$=0 \quad$ Selects 64 byte RAM option. This emulates COP820.
Bit $0=X \quad$ Don't care.

## RESET

The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the Ports L, G and C are placed in the TRI-STATE mode and the Port D is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports $\mathrm{L}, \mathrm{G}$ and C are cleared.

The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.


TL/DD/11299-7
RC $\geq 5 \times$ Power Supply Rise Time

- FIGURE 4. Recommended Reset Circuit


## OSCILLATOR CIRCUITS

Figure 5 shows the three clock oscillator configurations available for the device. The CKI 1 and CKI 2 bits in the ECON register are used to select the clock option. See the ECON REGISTER section for more details.

## A. Crystal Oscillator

The device can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.
Table II shows the component values required for various standard crystal frequencies.

## B. External Oscillator

CKI can be driven by an external clock signal provided it meets the specified duty cycle, rise and fall times, and input levels. In External oscillator mode, G7 is available as a general purpose input and/or HALT restart control.

## C. R/C Oscillator

CKI can be configured as a single pin RC controlled oscillator. In RC oscillator mode, G7 is available as a general purpose input and/or HALT restart control.
Table III shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


FIGURE 5. Crystal, External and R-C Connection Diagrams

Functional Description (Continued)
TABLE II. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R 1}$ <br> $\mathbf{( k \boldsymbol { \Omega } )}$ | $\mathbf{R 2}$ <br> $\mathbf{( M \Omega )}$ | $\mathbf{C 1}$ <br> $\mathbf{( p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F})$ | CKI Freq <br> $\mathbf{( M H z )}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $V_{C C}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE III. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $\mathbf{( p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Note: (R/C Oscillator Configuration): $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}, 50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}$.

## HALT MODE

The device supports a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. (Stopping the clock input will draw more current than setting the G7 data bit.) In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the controller and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.
There are two ways to exit the HALT mode: via the RESET or by the G7 pin. A low on the $\overline{\text { RESET }}$ line reinitializes the microcontroller and starts execution from address 0000 H . In external and RC oscillator modes, a low to high transition on the G7 pin also causes the microcontroller to come out of the HALT mode. Execution resumes at the address following the HALT instruction. Except for the G7 data bit, which gets reset, all RAM locations retain the values they had prior to execution of the "HALT"' instruction. It is required that the first instruction following the "HALT" instruction be a "NOP" in order to synchronize the clock.

## INTERRUPTS

The device has a sophisticated interrupt structure to allow easy interface to the real world. There are three possible interrupt sources, as shown below.
A maskable interrupt on external G0 input (positive or negative edge sensitive under software control)
A maskable interrupt on timer underflow or timer capture
A non-maskable software/error interrupt on opcode zero

## INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to
select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.
ENI and ENTI bits select external and timer interrupts respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.
IEDG selects the external interrupt edge $(0=$ rising edge, $1=$ falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.
IPND and TPND bits signal which interrupt is pending. After an interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.
The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

## INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.
Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

Functional Description (Continued)


FIGURE 6. Interrupt Block Diagram

## DETECTION OF ILLEGAL CONDITIONS

The device incorporates a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and "brown out" voltage drop situations. Specifically, it detects cases of executing out of undefined EPROM area and unbalanced stack situations.
Reading an undefined EPROM location returns 00 (hexadecimal) as its contents. The opcode for a software interrupt is also " 00 ". Thus a program accessing undefined EPROM will cause a software interrupt.
Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the device grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined EPROM location and will trigger a software interrupt.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/PLUS interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 7 shows the block diagram of the MICROWIRE/PLUS interface.


TL/DD/11299-10
FIGURE 7. MICROWIRE/PLUS Block Diagram

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS interface with the internal clock source is called the Master mode of operation. Operating the MICROWIRE/ PLUS interface with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, S 0 and S 1 , in the CNTRL register. Table IV details the different clock rates that may be selected.

TABLE IV

| S1 | S0 | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 \mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | $4 \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \mathrm{t}_{\mathrm{c}}$ |

where,
$t_{c}$ is the instruction cycle time.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 8 shows how two device microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the device. The MICROWIRE/PLUS Master always initiates all data exchanges (Figure 8). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions on the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port $G$ configuration register. Table V summarizes the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL

Functional Description (Continued)


TL/DD/11299-11
FIGURE 8. MICROWIRE/PLUS Application
bit in the CNTRL register enables the SO and SK functions on the G Port. The SK pin must be selected as an input and the SO pin selected as an output pin by appropriately setting up the Port $G$ configuration register. Table $V$ summarizes the settings required to enter the Slave mode of operation. The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated (Figure 8).

TABLE V

| G4 <br> Config. <br> Bit | G5 <br> Config. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE Slave |

## TIMER/COUNTER

The device has a powerful 16 -bit timer with an associated 16 -bit register enabling it to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table VI details various timer operating modes and their requisite control settings.

## MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allows the generation of square-wave outputs or pulse width modulated outputs under software control (Figure 9).

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt (Figure 9).

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge (Figure 10).

| CNTRL <br> Bits <br> 765 | Operation Mode | Timer <br> Counts <br> On |  |
| :---: | :--- | :--- | :--- |
| 000 | External Counter w/Auto-Load Reg. | T Interrupt | Timer Underflow |
| 001 | External Counter w/Auto-Load Reg. | Timer Underflow | TIO Pos. Edge |
| 010 | Not Allowed | Not Allowed | TIO Neg. Edge |
| 011 | Not Allowed | Not Allowed | Not Allowed |
| 100 | Timerw/Auto-Load Reg. | Timer Underflow | $t_{c}$ |
| 101 | Timerw/Auto-Load Reg./Toggle TIO Out | Timer Underflow | $t_{c}$ |
| 110 | Timerw/Capture Register | TIO Pos. Edge | $t_{t_{c}}$ |
| 111 | Timerw/Capture Register | TIONeg. Edge | $t_{\mathrm{t}}$ |

Functional Description (Continued)


TL/DD/11299-12
FIGURE 9. Timer/Counter Auto Reload Mode Block Diagram


FIGURE 10. Timer Capture Mode Block Diagram

## TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


TL/DD/11299-14
FIGURE 11. Timer Application

## Control Registers

## CNTRL REGISTER (ADDRESS X'OOEE)

The Timer and MICROWIRE/PLUS control register contains the following bits:
S1 \& SO Select the MICROWIRE/PLUS clock divide-by
IEDG External interrupt edge polarity select
( $0=$ rising edge, $1=$ falling edge)
MSEL Enable MICROWIRE/PLUS functions SO and SK
TRUN Start/Stop the Timer/Counter ( $1=$ run, $0=$ stop)
TC3 Timer input edge polarity select ( $0=$ rising edge, $1=$ falling edge)
TC2 Selects the capture mode
TC1 Selects the timer mode

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | S1 | S0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 0 |  |  |  |  |  |  |

PSW REGISTER (ADDRESS X'00EF)
The PSW register contains the following select bits:
GIE Global interrupt enable
ENI External interrupt enable
BUSY MICROWIRE/PLUS busy shifting
IPND External interrupt pending
ENTI Timer interrupt enable
TPND Timer interrupt pending
C Carry Flag
HC Half carry Flag

| HC | C | TPND | ENTI | IPND | BUSY | ENI | GIE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## Addressing Modes

## register indirect

This is the "normal" mode of addressing for the device. The operand is the memory location addressed by the B register or X register.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory location for the operand.

## IMMEDIATE

The instruction contains an 8-bit immediate field as the operand.

## REGISTER INDIRECT

## (AUTO INCREMENT AND DECREMENT)

This is a register indirect mode that automatically increments or decrements the B or X register after executing the instruction.

## RELATIVE

This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of -31 to +32 to allow a one byte relative jump (JP + 1 is implemented by a NOP instruction). There are no "pages" when using JP, all 15 bits of PC are used.

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| RAM Select | Address | Contents |
| :--- | :---: | :--- |
| 64 On-Chip RAM Bytes | $00-2 F$ | 48 On-Chip RAM Bytes |
| Selected by ECON reg. | $30-7 \mathrm{~F}$ | Unused RAM Address Space (Reads as all 1's) |
| 128 On-Chip RAM Bytes | $00-6 F$ | 112 On-chip RAM Bytes |
| Selected by ECON reg. | $70-7 \mathrm{~F}$ | Unused RAM Address Space (Reads as all 1's) |
|  | 80 to BF | Expansion Space for On-Chip EERAM |
|  | C0 to CF | Expansion Space for I/O and Registers |
|  | D0 to DF | On-Chip I/O and Registers |
|  | D0 | Port LData Register |
|  | D1 | Port L Configuration Register |
|  | D2 | Port L Input Pins (Read Only) |
|  | D3 | Reserved for Port L |
|  | D4 | Port G Data Register |
|  | D5 | Port G Configuration Register |
|  | D6 | Port G Input Pins (Read Only) |
|  | D7 | Port I Input Pins (Read Only) |
|  | D8 | Port C Data Register |
|  | D9 | Port C Configuration Register |
|  | DA | Port C Input Pins (Read Only) |
|  | DB | Reserved for Port C |
|  | DC | Port D Data Register |
|  | DD-DF | Reserved for Port D |
|  | E0 to EF | On-Chip Functions and Registers |
|  | E0-E7 | Reserved for Future Parts |
|  | E8 | Reserved |
|  | E9 | MICROWIRE/PLUS Shift Register |
|  | EA | Timer Lower Byte |
|  | EB | Timer Upper Byte |
|  | EC | Timer Autoload Register Lower Byte |
|  | ED | Timer Autoload Register Upper Byte |
|  | EE | CNTRL Control Register |
|  | EF | PSW Register |
|  | F0 to FF | On-Chip RAM Mapped as Registers |
|  | FC | XRegister |
|  | FD | SP Register |
|  | FE | B Register |

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.

## Instruction Set

## REGISTER AND SYMBOL DEFINITIONS

## Registers

A 8-bit Accumulator register
B 8-bit Address register
X 8-bit Address register
SP 8-bit Stack pointer register
PC 15-bit Program counter register
Symbols
[B] Memory indirectly addressed by B register
[X] Memory indirectly addressed by X register
Mem Direct address memory or [B]
Meml Direct address memory or [B] or Immediate data
Imm 8 -bit Immediate data

PU upper 7 bits of PC
Reg Register memory: addresses F0 to FF (Includes B, X and SP)

PL lower 8 bits of PC
Bit Bit number (0 to 7)
C 1-bit of PSW register for carry
HC Half Carry
$\leftarrow \quad$ Loaded with
$\longleftrightarrow$ Exchanged with
GIE 1-bit of PSW register for global interrupt enable
Instruction Set

| ADD ADC SUBC <br> AND OR <br> XOR IFEQ IFGT IFBNE DRSZ SBIT <br> RBIT <br> IFBIT | add <br> add with carry <br> subtract with carry <br> Logical AND <br> Logical OR <br> Logical Exclusive-OR <br> IF equal <br> IF greater than <br> IFB not equal <br> Decrement Reg., skip if zero <br> Set bit <br> Reset bit <br> If bit | $A \leftarrow A+M e m l$ <br> $A \leftarrow A+$ Meml $+C, C \leftarrow$ Carry <br> $\mathrm{HC} \leftarrow$ Half Carry <br> $A \leftarrow A+\overline{M e m l}+C, C \leftarrow$ Carry <br> HC $\leftarrow$ Half Carry <br> $A \leftarrow A$ and Meml <br> $A \leftarrow A$ or Meml <br> $A \leftarrow A$ xor Meml <br> Compare $A$ and Meml, Do next if $A=$ Meml <br> Compare A and Meml, Do next if $A>M e m l$ <br> Do next if lower 4 bits of $B \neq I \mathrm{~mm}$ <br> Reg $\leftarrow$ Reg -1 , skip if Reg goes to 0 <br> 1 to bit, <br> Mem (bit $=0$ to 7 immediate) <br> 0 to bit, <br> Mem <br> If bit, <br> Mem is true, do next instr. |
| :---: | :---: | :---: |
| X <br> LD A <br> LD mem <br> LD Reg | Exchange A with memory Load A with memory Load Direct memory Immed. Load Register memory Immed. | $\mathrm{A} \longleftrightarrow$ Mem <br> $\mathrm{A} \leftarrow$ Meml <br> Mem $\leftarrow$ Imm <br> Reg $\leftarrow \mathrm{Imm}$ |
| X X LD A LD A LD M | Exchange A with memory [B] Exchange $A$ with memory [ X ] Load $A$ with memory $[B]$ Load A with memory $[X]$ Load Memory Immediate | $\begin{array}{lc} \hline A \longleftrightarrow[B] & (B \leftarrow B \pm 1) \\ A \longleftrightarrow[X] & (X \leftarrow X \pm 1) \\ A \leftarrow[B] & (B \leftarrow B \pm 1) \\ A \leftarrow[X] & (X \leftarrow X \pm 1) \\ {[B] \leftarrow \operatorname{lmm}(B \leftarrow B \pm 1)} \\ \hline \end{array}$ |
| CLRA <br> INCA <br> DECA <br> LAID <br> DCORA <br> RRCA <br> SWAPA <br> SC <br> RC <br> IFC <br> IFNC | Clear A <br> Increment A <br> Decrement A <br> Load A indirect from ROM <br> DECIMAL CORRECT A <br> ROTATE A RIGHT THRU C <br> Swap nibbles of $A$ <br> Set C <br> Reset C <br> If C <br> If not C | $A \leftarrow 0$ <br> $A \leftarrow A+1$ <br> $A \leftarrow A-1$ <br> $A \leftarrow \operatorname{ROM}(P U, A)$ <br> $A \leftarrow B C D$ correction (follows ADC, SUBC) $\mathrm{C} \rightarrow \mathrm{~A} 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ <br> $A 7 \ldots A 4 \longleftrightarrow A 3 \ldots A 0$ $\mathrm{C} \leftarrow 1, \mathrm{HC} \leftarrow 1$ $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ <br> If C is true, do next instruction <br> If C is not true, do next instruction |
| JMPL <br> JMP <br> JP <br> JSRL <br> JSR <br> JID <br> RET <br> RETSK <br> RETI <br> INTR <br> NOP | Jump absolute long <br> Jump absolute <br> Jump relative short <br> Jump subroutine long <br> Jump subroutine <br> Jump indirect <br> Return from subroutine <br> Return and Skip <br> Return from Interrupt <br> Generate an interrupt <br> No operation |  |

## Bits 7-4

| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \#i | DRSZ OFO | RRCA | RC | $\begin{gathered} \text { ADC A, } \\ \# i \end{gathered}$ | ADC A, [B] | $\begin{aligned} & \text { IFBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | * | LD B, OF | IFBNE 0 | $\begin{gathered} \text { JSR } \\ 0000-00 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+17$ | INTR | 0 |
| JP -14 | JP -30 | LD 0F1, \#i | DRSZ 0F1 | * | SC | $\underset{\# i}{\text { SUBC } A,}$ | $\begin{gathered} \hline \text { SUBC } \\ \mathrm{A},[\mathrm{~B}] \end{gathered}$ | $\begin{gathered} \text { IFBIT } \\ 1,[B] \end{gathered}$ | * | LD B, OE | IFBNE 1 | $\begin{gathered} \text { JSR } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0100-01 F F \end{gathered}$ | $\mathrm{JP}+18$ | $J P+2$ | 1 |
| JP -13 | JP -29 | LD 0F2, \#i | DRSZ 0F2 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}+]} \end{gathered}$ | $\begin{gathered} \mathrm{XA} \\ {[B+]} \end{gathered}$ | $\begin{gathered} \text { IFEQ A, } \\ \# \mathbf{i} \end{gathered}$ | $\begin{aligned} & \text { IFEQ } \\ & \text { A, }[\mathrm{B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \end{aligned}$ | * | LD B, OD | IFBNE 2 | $\begin{gathered} \text { JSR } \\ 0200-02 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0200-02 F F \end{gathered}$ | $\mathrm{JP}+19$ | $J P+3$ | 2 |
| JP -12 | JP -28 | LD 0F3, \#i | DRSZ 0F3 | $\begin{gathered} X A, \\ {[X-]} \end{gathered}$ | $\begin{aligned} & \mathrm{XA}, \\ & {[B-]} \end{aligned}$ | $\begin{gathered} \text { IFGT A, } \\ \# i \end{gathered}$ | $\begin{aligned} & \text { IFGT } \\ & \text { A,[B] } \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, OC | IFBNE 3 | $\begin{gathered} \text { JSR } \\ 0300-03 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0300-03 F F \end{gathered}$ | $\mathrm{JP}+20$ | JP + 4 | 3 |
| JP-11 | JP -27 | LD 0F4,\#i | DRSZ 0F4 | * | LAID | $\underset{\# i}{\text { ADD } A,}$ | $\begin{aligned} & \text { ADD } \\ & \text { A,[B] } \end{aligned}$ | $\begin{gathered} \text { IFBIT } \\ 4,[B] \end{gathered}$ | CLRA | LD B, OB | IFBNE 4 | $\begin{gathered} \text { JSR } \\ 0400-04 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0400-04 F F \end{gathered}$ | $J P+21$ | $J P+5$ | 4 |
| JP -10 | JP -26 | LD 0F5, \#i | DRSZ 0F5 | * | JID | AND A, \#i | AND <br> A,[B] | $\begin{aligned} & \text { IFBIT } \\ & 5,[B] \end{aligned}$ | SWAPA | LD B, OA | IFBNE 5 | $\begin{gathered} \text { JSR } \\ 0500-05 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| JP -9 | JP -25 | LD 0F6, \#\# | DRSZ OF6 | $\begin{aligned} & \mathrm{XA}, \\ & {[\mathrm{X}]} \end{aligned}$ | XA, <br> [B] | $\begin{gathered} \text { XOR } A, \\ \# i \end{gathered}$ | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | DCORA | LD B, 9 | IFBNE 6 | $\begin{gathered} \text { JSR } \\ 0600-06 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0600-06 F F \end{gathered}$ | $J P+23$ | $J P+7$ | 6 |
| JP -8 | JP -24 | LD 0F7, \#i | DRSZ 0F7 | * | * | $\begin{gathered} \text { OR A, } \\ \# i \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{~A},[\mathrm{~B}] \end{gathered}$ | $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | * | LD B, 8 | IFBNE 7 | $\begin{gathered} \text { JSR } \\ 0700-07 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0700-07 F F \end{gathered}$ | $\mathrm{JP}+24$ | $\mathrm{JP}+8$ | 7 |
| JP -7 | JP -23 | LD 0F8,\#i | DRSZ 0F8 | NOP | * | $\begin{gathered} \text { LD A, } \\ \# \mathrm{i} \end{gathered}$ | IFC | $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LD B, 7 | IFBNE 8 | $\begin{gathered} \text { JSR } \\ 0800-08 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0800-08 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+25$ | $J P+9$ | 8 |
| JP -6 | JP -22 | LD 0F9, \#i | DRSZ 0F9 | * | * | * | IFNC | $\begin{aligned} & \text { SBIT } \\ & \text { 1,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[B] \end{aligned}$ | LD B, 6 | IFBNE 9 | $\begin{gathered} \text { JSR } \\ 0900-09 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0900-09 F F \end{gathered}$ | $J P+26$ | $J P+10$ | 9 |
| JP -5 | JP -21 | LD OFA, \#i | DRSZ OFA | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}+]} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & {[B+]} \end{aligned}$ | $\begin{gathered} \mathrm{LD} \\ {[\mathrm{~B}+\mathrm{]}, \# \mathrm{i}} \end{gathered}$ | INCA | $\begin{array}{\|l\|} \hline \text { SBIT } \\ \text { 2,[B] } \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 2,[B] } \\ & \hline \end{aligned}$ | LD B, 5 | IFBNE OA | $\begin{gathered} \text { JSR } \\ \text { OAOO-OAFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OAOO-OAFF } \\ \hline \end{gathered}$ | $\mathrm{JP}+27$ | $J P+11$ | A |
| JP -4 | JP -20 | LD OFB,\#i | DRSZ OFB | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}-\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & \text { [B-] } \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B-], \# i} \end{gathered}$ | DECA | $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, 4 | IFBNE OB | $\begin{gathered} \text { JSR } \\ \text { OBOO-0BFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OB00-OBFF } \end{gathered}$ | $\mathrm{JP}+28$ | $\mathrm{JP}+12$ | B |
| JP -3 | JP -19 | LD OFC, \#i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | * | $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, 3 | IFBNE OC | $\begin{gathered} \text { JSR } \\ \text { OCOO-OCFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \text { COO-OCFF } \end{gathered}$ | JP + 29 | $J P+13$ | c |
| JP -2 | JP -18 | LD OFD, \#i | DRSZ OFD | DIR | JSRL | $\begin{gathered} \text { LD A, } \\ \text { Md } \end{gathered}$ | RETSK | $\begin{array}{\|l\|} \hline \text { SBIT } \\ 5,[\mathrm{~B}] \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, 2 | IFBNE OD | $\begin{gathered} \text { JSR } \\ \text { ODOO-ODFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OD00-0DFF } \end{gathered}$ | $\mathrm{JP}+30$ | $\mathrm{JP}+14$ | D |
| JP -1 | JP -17 | LD OFE, \#i | DRSZ OFE | $\begin{gathered} \text { LD A }, \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | LD A, <br> [B] | $\begin{gathered} \text { LD } \\ {[B], \# \mathbf{i}} \end{gathered}$ | RET | $\begin{aligned} & \text { SBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | LD B, 1 | IFBNE OE | $\begin{gathered} \text { JSR } \\ \text { OEOD-0EFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OEOO-OEFF } \end{gathered}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| JP -0 | JP -16 | LD OFF, \# 1 | DRSZ 0FF | * | * | * | RETI | $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, 0 | IFBNE OF | $\begin{gathered} \text { JSR } \\ \text { OFOO-OFFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \text { OOO-0FFF } \end{gathered}$ | $\mathrm{JP}+32$ | $J P+16$ | F |

where,
$i$ is the immediate data
Md is a directly addressed memory location

* is an unused opcode (see following table)


## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

Arithmetic Instructions (Bytes/Cycles)

| Arithmetic Instructions (Bytes/Cycles) |  |  |  |
| :---: | :---: | :---: | :---: |
|  | [B] | Direct | Immed. |
| ADD | 1/1 | 3/4 | 2/2 |
| ADC | 1/1 | 3/4 | 2/2 |
| SUBC | 1/1 | 3/4 | 2/2 |
| AND | 1/1 | 3/4 | $2 / 2$ |
| OR | 1/1 | 3/4 | 2/2 |
| XOR | 1/1 | 3/4 | 2/2 |
| IFEQ | 1/1 | 3/4 | 2/2 |
| IFGT | 1/1 | 3/4 | $2 / 2$ |
| IFBNE | 1/1 |  |  |
| DRSZ |  | 1/3 |  |
| SBIT | 1/1 | 3/4 |  |
| RBIT | 1/1 | 3/4 |  |
| IFBIT | 1/1 | 3/4 |  |

Memory Transfer Instructions (Bytes/Cycles)


* $=>$ Memory location addressed by B or X or directly.

Instructions Using A \& C

| Instructions | Bytes/Cycles |
| :--- | :---: |
| CLRA | $1 / 1$ |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCORA | $1 / 1$ |
| RRCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |

## BYTES and CYCLES per INSTRUCTION

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

## BYTES and CYCLES per INSTRUCTION (Continued)

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused Opcode | Instruction | Unused Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | $C \rightarrow H C$ |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| 8 C | RET | B7 | X $\mathrm{A}, \mathrm{lX}]$ |
| 99 | NOP | B9 | NOP |
| 9 F | LD [B], \#i | BF | LD A, [X] |
| A7 | $\mathrm{XA},[\mathrm{B}]$ |  |  |
| A8 | NOP |  |  |

## Programming the COP8780C

Programming of the COP87XXC single-chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 FAX: (206) 882-1043
The National Semiconductor Duplicator Board is a stand alone programmer capable of supporting all COP8780C package types when combined with available adaptor boards (Scrambler Boards). The duplicator works in conjunction with a pre-programmed source EPROM containing the application program. (The source EPROM may be programmed via a standard programmer.) The duplicator board essentially copies the information from the source EPROM into the COP8780C program memory.
In addition to the application program stored in locations 0000 through 0FFF Hex, the source EPROM must contain a value for the ECON register at location 1FFF Hex. The following tables provide examples of some ECON register values. For more detailed information refer to the ECON REGISTER section.

Programming the COP8780C (Continued)
Minimum COP8780C Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time* <br> (Minutes) |
| :---: | :---: |
| 15,000 | 36 |
| 10,000 | 50 |
| 8,500 | 60 |

*Does not include light intensity ramp up time.
An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.
Common symptoms of insufficient erasure are:

- Inability to be programmed.
- Operational malfunctions associated with $\mathrm{V}_{\mathrm{C}}$, temperature, or clock frequency.
- Loss of data in program memory.
- A change in configuration values in the ECON register.


## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 ln -Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32$ kbytes of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32 k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges, or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes, and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy-to-use windowed interface. Each window can be sized, highlighted. color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator for <br> all COP8 devices, symbolic debugger <br> software and RS 232 serial interface <br> cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage Range | Emulator |
| :---: | :---: | :---: | :---: |
| MHW-880C28D5PC | 28 DIP | 4.5V-5.5V | $\begin{aligned} & \text { COP820C, } \\ & 840 C \text {, } \\ & 881 C, \\ & 8781 C \end{aligned}$ |
| MHW-880C28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | ```COP820C, 840C, 881C, 8781C``` |
| MHW-880C40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $\begin{aligned} & \text { COP880C, } \\ & 8780 \mathrm{C} \end{aligned}$ |
| MHW-880C28DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | $\begin{aligned} & \text { COP880C, } \\ & 8780 \mathrm{C} \end{aligned}$ |
| MHW-880C44D5PC | 44 PLCC | 4.5V-5.5V | $\begin{aligned} & \text { COP880C, } \\ & 8780 \mathrm{C} \end{aligned}$ |
| MHW-880C44DWPC | 44 PLCC | 2.5V-6.0V | $\begin{aligned} & \text { COP880C, } \\ & 8780 \mathrm{C} \end{aligned}$ |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :---: | :---: |
| MOLE-COP8-IBM | COP8 macro cross assembler for IBM ${ }^{(3}$ PC-XT®, PC-AT®, or compatible | 424410527-001 |

CROSS REFERENCE TABLE
The following cross reference table lists the COP800 devices which can be emulated with the COP87XXC single-chip, form fit and function emulators.

| Single-Chip Emulator Selection Table |  |  |  |
| :--- | :--- | :--- | :--- |
| Device <br> Number | Package | Description | Emulates |
| COP8780CV | 44 PLCC | One Time <br> Programmable <br> (OTP) | COP880C |
| COP8780CEL | 44 LDCC | UV Erasable | COP880C |
| COP8780CN | 40 DIP | OTP | COP880C |
| COP8780CJ | 40 DIP | UV Erasable | COP880C |
| COP8781CN | 28 DIP | OTP | COP881C, <br> COP840C, <br> COP820C |
| COP8781CJ | 28 DIP | UV Erasable | COP881C, <br> COP840C, <br> COP820C |
| COP8781CWM | 28 SO | OTP | COP881C, <br> COP840C, <br> COP882C |
| COP8781CMC | 28 SO | UV Erasable | COP881C, <br> COP880C, <br> COP820C |
| COP8782CN | 20 DIP | OTP | COP842C, <br> COP822C |
| COP8782CJ | 20 DIP | UV Erasable | COP842C, <br> COP822C |
| COP8782CWM | 20 SO | OTP | COP842C, <br> COP822C |
| COP8782CMC | 20 SO | UV Erasable | COP842C, <br> COP822C |

DIAL-A-HELPER
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Setup: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days

## COP842CMH

Microcontroller Emulator

## General Description

The COP842CMH hybrid emulator is a member of the COPSTM microcontroller family. The device is a two chip system in a dual cavity 20 -pin DIP package. Within the package is the COP842C and a UV-erasable 8k EPROM with port recreation logic. Code executes out of the EPROM. The part contains a transparent window which allows the EPROM to be erased and re-programmed. The COP842CMH is a fully static part, fabricated using doublemetal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/ PLUSTM serial I/O, and a 16-bit timer/counter supporting three modes (PWM generation, External Event counter, and Input Capture). Each I/O pin has software selectable configurations. The COP842CMH operates over a voltage range of 4.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

The COP842CMH is primarily intended as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated |
| :---: | :---: | :---: |
| COP842CMHD-x | 20 -Pin DIP | COP822C-XXX/N <br> COP842C-XXX/N |

[^5]
## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
Reset ( $\mathrm{V}_{\mathrm{PP}}$ ) and G6 (ME)
-0.3 V to 14 V
Voltage at any other Pin
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into
$V_{C C}$ Pin (Source)
50 mA

Total Current Out of GND Pin (Sink)

60 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

The following $A C$ and $D C$ Electrical Characteristics are not tested but are for reference only.

DC Electrical Characteristics $-0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 6.0 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Supply Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=5 \mathrm{MHz} \end{aligned}$ <br> (Note 2) <br> HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | 500 | $\begin{aligned} & 19 \\ & 14 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ |
| INPUT LEVELS <br> Reset, CKI <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V} \mathrm{CC} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=6.0 \mathrm{~V} \\ & V_{C C}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & +2 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-up Mode) <br> Source (Push-pull Mode) <br> Sink (Push-pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \end{gathered}$ |  | $\begin{array}{r} 110 \\ +2.0 \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin |  |  |  | 3 | mA |
| Maximum Input Current without Latchup (Note 4) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{R}}$ | 500 ns Rise and <br> Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. HALT test conditions: L and G ports are at TRI-STATE and tied to ground, EPROM window covered.
Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $\mathrm{V}_{\mathrm{CC}}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.

## HWOZち8dOS

AC Electrical Characteristics $-0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Crystal/Resonator (Div-by 10) R/C Oscillator Mode (div-by 10) | $\begin{aligned} & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ | 1 <br> 3 |  | DC <br> DC | $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 5) <br> Rise Time (Note 5) <br> Fall Time (Note 5) | $\begin{aligned} \mathrm{fr} & =10 \mathrm{MHz} \text { ext clock } \\ \mathrm{fr} & =10 \mathrm{MHz} \text { ext clock } \end{aligned}$ | 40 |  | $\begin{array}{r} 60 \\ \\ 12 \\ . \quad 8 \end{array}$ | \% <br> ns <br> ns |
| MICROWIRETM Setup Time (tUWS) MICROWIRE Hold Time (tUWH) MICROWIRE Output Propagation Delay (tUPD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{tC} \\ & \mathrm{tC} \\ & \mathrm{tc} \\ & \mathrm{tC} \end{aligned}$ |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{S}$ |
| Note 5: Parameter sampled (not 100\% tested). |  |  |  |  |  |

FIGURE 1. MICROWIRE Timing Diagram

## Pin Descriptions

## ON CHIP I/O

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO).
RESET is the master reset input.
Port $L$ is an 8 -bit I/O port.
There are two registers associated with the $L$ port: a data register and a configuration register. Therefore, each LI/O bit can be individually configured under software control as shown in the following table:

| Configure | Data | Port L Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up <br> (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output <br> Push-Pull One Output |

Three RAM data memory locations are allocated for the L port, one for the data register, one for the configuration register and one for the input pins.
Port G is an 8 -bit port with $6 \mathrm{I} / \mathrm{O}$ pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs.
There are two registers associated with the $G$ port: a data register and a configuration register. Therefore, each G port bit can be individually configured under software control as shown below:

| Configure | Data | Port G Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up <br> (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output <br> Push-Pull One Output |

Three RAM data memory locations are allocated for the G port, one for the data register, one for the configuration register, and one for the input pins.
Since G6 and G7 are input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the COP842CMH will be placed in the HALT mode by setting the G7 data bit.
Six Port G pins have alternate functions:
GO INT (External Interrupt)
G3 TIO (Timer/Counter I/O)
G4 SO (MICROWIRE Serial Data Output)

G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
G7 CKO Crystal Oscillator Output (Selected by Mask Option) or HALT Restart Input (General Purpose Input)
TABLE I. COP842CMH Pinouts for 20-Pin Package

| Port | Type | Alternate <br> Function | 20-Pin <br> DIP |
| :--- | :---: | :---: | :---: |
| L0 | I/O |  | 7 |
| L1 | I/O |  | 8 |
| L2 | I/O |  | 9 |
| L3 | I/O |  | 10 |
| L4 | I/O |  | 11 |
| L5 | I/O |  | 12 |
| L6 | I/O |  | 13 |
| L7 | I/O |  | 14 |
| G0 | I/O | INT | 17 |
| G1 | I/O |  | 18 |
| G2 | I/O |  | 19 |
| G3 | I/O | TIO | 20 |
| G4 | I/O | SO | 1 |
| G5 | I/O | SK | 2 |
| G6 | I | SI | 3 |
| G7 | I/CKO | HALTRESTART | 4 |
| VCC |  |  | 6 |
| GND |  |  | 15 |
| CKI |  |  | 5 |
| RESET |  |  | 16 |

## Connection Diagram



TL/DD/10717-2
FIGURE 2. COP842CMH Connection Diagram

Connection Diagram (Continued)


TL/DD/10717-3
FIGURE 3. COP842CMH Function Diagram


TL/DD/10717-5

FIGURE 4. I/O Port Configurations

## Oscillator Circuits

## A. CRYSTAL OSCILLATOR-COP842CMHD-1

By selecting CKO as a clock output, CKI and CKO can be connected to make a crystal controlled oscillator. See Table II for value of R \& C.

## B. EXTERNAL OSCILLATOR-COP842CMHD-2

CKI can be driven by an external clock signal provided it meets the specified duty cycle, rise and fall times, and input levels. CKO (G7) is available as a general purpose input and/or Halt Control.
C. R/C OSCILLATOR-COP842CMHD-3

CKI is configured as a single pin R/C controlled Schmitt trigger oscillator. CKO (G7) is available as a general purpose input and/or HALT restart control.
Table III shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


FIGURE 6. Crystal, External, and R-C Oscillator Diagrams

TABLE II. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R 1}$ <br> $\mathbf{( k \Omega )}$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $\mathbf{( p F )}$ | $\mathbf{C 2}$ <br> $\mathbf{( p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE III. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $\mathbf{( k \Omega )}$ | $\mathbf{C}$ <br> $\mathbf{( p F )})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP842CMH

Programming the COP842CMH hybrid emulators is accomplished through the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a pre-programmed EPROM (either via the development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the value OE7 Hex. The device will not function properly if any other value resides in this last byte's location.
The following product codes are used by the customer to order the duplicator board.

| NSID | Description | Documentation |
| :---: | :---: | :--- |
| COP8-RRGM-DIP | Duplicator Board <br> Uor $20-$ Pin DIP | Manual |

The device will also program on a Data I/O Programmer. The following table provides the programming information on a Data I/O Programmer.

| COPs Part <br> Number | Package <br> Type | Family <br> Code | Pin | Software <br> Rev | Adapter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COP842CMHD | 20 DIP | 16 F | 174 | V3.2 | SITE48 |

## ERASING THE COP842CMH

Erasure of program memory is achieved by removing the COP842CMH from its socket and exposing the transparent window to an ultra-violet light source.
The erasure characteristics of the COP842CMH are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately $4000 \AA$ (Angstroms). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.

After programming, opaque labels should be placed over the COP842CMH's window to prevent temporary functional failure due to the generation of photo currents or high HALT mode current.
The recommended erasure procedure for the COP842CMH is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $X$ exposure time) for erasure should be a minimum of 30 W $\mathrm{sec} / \mathrm{cm}^{2}$.
The COP842CMH should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table IV shows the minimum COP842CMH erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that full erasure is occurring.

TABLE IV. Minimum COP842CMH Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 40 |
| 10,000 | 50 |
| 5,000 | 100 |

## Development Support

Development Tools Selection Table

| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :--- | :--- | :--- | :--- | :--- |
| COP822C/842C | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB1A | Personality Board | COP880 Personality <br> Board Users Manual | $420410806-001$ |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users <br> Manual and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |
|  |  |  | $420040416-001$ |  |
|  |  |  |  | $420411060-001$ |

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating the development system, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

$$
\begin{array}{ll}
\text { Voice: } & \text { (408) 721-5582 } \\
\text { Modem: } & \\
& \text { (408) } 739-1162 \\
\text { Baud: } & 300 \text { or } 1200 \text { Baud } \\
\text { Set-up: } & \text { Length: } 8 \text {-Bit } \\
& \\
& \text { Parity: None } \\
& \text { Stop Bit: } 1 \\
& \text { Operation: } \\
& 24 \text { Hrs., } 7 \text { Days }
\end{array}
$$



TL/DD/10717-7

## COP880CMH/COP881CMH Microcontroller Emulators

## General Description

The COP880CMH/COP881CMH hybrid emulators are members of the COPSTM microcontroller family. The device is a two chip system in a dual cavity package. Within the package is the COP880C and a UV-erasable 8k EPROM with port recreation logic code executes of the EPROM. The devices (offered in 44-pin LDCC, 40-pin DIP and 28-pin DIP packages) contain transparent windows which allow the EPROM to be erased and re-programmed. The devices are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, and a 16-bit timer/counter supporting three modes (PWM generation, External Event counter, and Input Capture). Each I/O pin has software selectable configurations. The devices operate over a voltage range of 4.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.
The COP881CMH (28-pin package) can be used to emulate the COP820C/COP840C.

COP880CMH and COP881CMH are intended primarily as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Features

- Form fit and function emulation device for the COP880C/COP881C/COP840C/COP820C
- Fully static CMOS


## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated |
| :--- | :--- | :---: |
| COP880CMHD-x | $40-$ Pin DIP | COP880C-XXX/N |
| COP880CMHEL-x | 44 -Pin LDCC | COP880C-XXX/V |
| COP880CMHD-x | $28-$ Pin DIP | COP881C-XXX/N <br> COP840C-XXX/N <br> COP820C-XXX/N |

$x=1,2,3$. See Table III.

- $1 \mu \mathrm{~s}$ instruction time
- 8191 bytes EPROM/128 bytes RAM

■ 16-bit read/write timer operates in a variety of modes

- Timer with 16 -bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- External interrupt with selectable edge
- Timer/capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)

■ Powerful instruction set; most instructions are single byte

- BCD arithmetic instructions
- MICROWIRE/PLUS serial I/O
- Packages: 44-pin LDCC with 36 I/O pins 40-pin DIP with 36 I/O pins 28-pin DIP with 24 I/O pins
- Software selectable I/O options (TRI-STATE ${ }^{\otimes}$, pushpull, weak pull-up)
- Schmitt trigger inputs on Port G
- Real time emulation and full program debug offered by National's Development Systems


## Connection Diagrams

Plastic Chip Carrier


Dual-In-Line Package


TL/DD/11022-3

## Dual-In-Line Package



Top View

Note: X is the number which corresponds to the clock option ( $\mathrm{X}=1$, for Crystal, 2 for External, 3 for RC).
FIGURE 1. COP880CMH/COP881CMH Connection Diagrams

## COP880CMH/COP881CMH Pinouts

| Port | Type | Alternate Function | $\begin{aligned} & 28-\text { Pin } \\ & \text { DIP } \end{aligned}$ | 40-Pin DIP | $\begin{aligned} & \text { 44-Pin } \\ & \text { LDCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L0 | 1/0 |  | 11 | 17 | 17 |
| L1 | 1/0 |  | 12 | 18 | 18 |
| L2 | 1/0 |  | 13 | 19 | 19 |
| L3 | 1/0 |  | 14 | 20 | 20 |
| L4 | 1/0 |  | 15 | 21 | 25 |
| L5 | 1/0 |  | 16 | 22 | 26 |
| L6 | 1/0 |  | 17 | 23 | 27 |
| L7 | 1/0 |  | 18 | 24 | 28 |
| Go | 1/0 | Interrupt | 25 | 35 | 39 |
| G1 | $1 / 0$ |  | 26 | 36 | 40 |
| G2 | 1/0 |  | 27 | 37 | 41 |
| G3 | 1/0 | TIO | 28 | 38 | 42 |
| G4 | 1/0 | SO | 1 | 3 | 3 |
| G5 | 1/O | SK | 2 | 4 | 4 |
| G6 | 1 | SI | 3 | 5 | 5 |
| G7 | I/CKO | Halt Restart | 4 | 6 | 6 |
| 10 | 1 |  | 7 | 9 | 9 |
| 11 | 1 |  | 8 | 10 | 10 |
| 12 | 1 |  | 9 | 11 | 11 |
| 13 | 1 |  | 10 | 12 | 12 |
| 14 | 1 |  |  | 13 | 13 |
| 15 | 1 |  |  | 14 | 14 |
| 16 | 1 |  |  | 15 | 15 |
| 17 | 1 |  |  | 16 | 16 |
| D0 | 0 |  | 19 | 25 | 29 |
| D1 | 0 |  | 20 | 26 | 30 |
| D2 | 0 |  | 21 | 27 | 31 |
| D3 | 0 |  | 22 | 28 | 32 |
| D4 | 0 |  |  | 29 | 33 |
| D5 | 0 |  |  | 30 | 34 |
| D6 | 0 |  |  | 31 | 35 |
| D7 | 0 |  |  | 32 | 36 |
| C0 | 1/0 |  |  | 39 | 43 |
| C1 | 1/0 |  |  | 40 | 44 |
| C2 | 1/0 |  |  | 1 | 1 |
| C3 | 1/0 |  |  | 2 | 2 |
| $V_{C C}$ |  |  | 6 | 8 | 8 |
| GND |  |  | 23 | 33 | 37 |
| CKI |  |  | 5 | 7 | 7 |
| $\overline{\text { RESET }}$ |  |  | 24 | 34 | 38 |

Note: Unused pins 21-24 on 44-pin device are not connected.

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
7 V
Reset ( $V_{P P}$ ) and G6 (ME)
-0.3 V to 14 V
Voltage at any other Pin $-0.3 V$ to $V_{C C}+0.3 V$
Total Current into
$V_{C C} \operatorname{Pin}$ (Source)
50 mA

Total Current Out of GND Pin (Sink)

60 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

The following AC and DC Electrical Characteristics are not tested but are for reference only.

## DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 6.0 \\ 0.1 V_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current <br> High Speed Mode, CKI $=10 \mathrm{MHz}$ <br> Normal Mode, CKI $=5 \mathrm{MHz}$ <br> (Note 2) <br> HALT Current <br> (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | 500 | $\begin{aligned} & 21 \\ & 15 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ |
| INPUT LEVELS <br> Reset, CKI <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 V_{C C} \\ & 0.2 V_{C C} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=6.0 \mathrm{~V} \\ & V_{C C}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & +2 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{C C}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-up Mode) <br> Source (Push-pull Mode) <br> Sink (Push-pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \end{gathered}$ |  | $\begin{array}{r} 110 \\ +2.0 \\ \hline \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current without Latchup (Note 4) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{R}}$ | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. HALT test conditions: L and G ports are at TRI-STATE and tied to ground, EPROM window covered.
Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $\mathrm{V}_{\mathrm{CC}}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal/Resonator R/C Oscillator Mode (div-by 10) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $3$ |  | $\begin{aligned} & D C \\ & D C \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |
| CKI Clock Duty Cycle <br> (Note 5) <br> Rise Time (Note 5) <br> Fall Time (Note 5) | $\begin{aligned} f_{r} & =M a x \\ f_{r} & =10 \mathrm{MHz} \text { ext clock } \\ f_{r} & =10 \mathrm{MHz} \text { ext clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | \% <br> ns <br> ns |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled (not 100\% tested).


TL/DD/11022-5
FIGURE 2. MICROWIRE Timing Diagram

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, an R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\text { RESET }}$ is the master reset input. See Reset description.
PORT I is an 8 -bit $\mathrm{Hi}-\mathrm{Z}$ input port.
PORT $L$ is an 8 -bit $1 / O$ port.
PORT C is a 4-bit I/O port.
Three memory locations are allocated for the L, G and C ports, one each for data register, configuration register and the input pins. Reading bits 4-7 of the C-Configuration register, data register, and input pins returns undefined data.
There are two registers associated with the $L$ and $C$ ports: a data register and a configuration register. Therefore, each $L$ and C I/O bit can be individually configured under software control as shown below:

| Config. | Data | Ports L and C Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |

On the 28-pin part, it is recommended that all bits of Port $C$ be configured as outputs.
PORT G is an 8-bit port with $6 \mathrm{I} / \mathrm{O}$ pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs.
There are two registers associated with the G port: a data register and a configuration register. Therefore, each $G$ port bit can be individually configured under software control as shown below:

| Config. | Data | Port G Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE Output) |
| 0 | 1 | Input with Pull-Up (Weak One Output) |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |

Since G6 and G7 are input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. The device will be placed in the HALT mode by writing to the G7 bit in the G-port data register.
Six pins of Port $G$ have alternate features:
G0 INTR (an external interrupt)
G3 TIO (timer/counter input/output)

G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT D is an 8-bit output port that is preset high when RESET goes low.

## Oscillator Circuits

## A. CRYSTAL OSCILLATOR

By selecting CKO as a clock output, CKI and CKO can be connected to make a crystal controlled oscillator. See Table Il for value of R \& C.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal provided it meets the specified duty cycle, rise and fall times, and input levels. CKO (G7) is available as a general purpose input and/or Halt Control.

## C. R/C OSCILLATOR

CKI is configured as a single pin R/C controlled Schmitt trigger oscillator. CKO (G7) is available as a general purpose input and/or HALT restart control.
Table III shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.

## OSCILLATOR MASK OPTIONS

The devices can be driven by crystal or external clock inputs between DC and 10 MHz . Table IV shows the clock option per package.


FIGURE 3. Crystal, External, and R/C Oscillator Diagrams

## Oscillator Circuits (Continued)

TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathbf{5 V}$

| $\mathbf{R 1}$ <br> $\mathbf{( k \Omega )}$ | $\mathbf{R 2}$ <br> $\mathbf{( M \Omega )}$ | $\mathbf{C 1}$ <br> $\mathbf{( p F )}$ | $\mathbf{C 2}$ <br> $\mathbf{( p F )}$ | CKI Freq. <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | $\mathbf{C K I}$ Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

TABLE III. Clock Option Per Package

| Order Part Number | Package | Clock Option |
| :--- | :---: | :---: |
| COP880CMHEL-1 | 44 LDCC | Crystal Oscillator $\div 10$ |
| COP880CMHD-1 | 40 DIP |  |
| COP881CMHD-1 | 28 DIP |  |
| COP880CMHEL-2 | 44 LDCC | External Oscillator $\div 10$ |
| COP880CMHD-2 | 40 DIP |  |
| COP881CMHD-2 | 28 DIP |  |
| COP880CMHEL-3 | 44 LDCC | R/C Oscillator $\div 10$ |
| COP880CMHD-3 | 40 DIP |  |
| COP881CMHD-3 | 28 DIP |  |

## Programming the COP880CMH/COP881CMH

Programming the hybrid emulators is accomplished through the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a pre-programmed EPROM (either via the NSC development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the proper value specified in the following table.

TABLE V

| Device | Package <br> Type | RAM Size <br> Emulated | Contents of <br> Last Byte <br> (Address 01FFF) |
| :---: | :---: | :---: | :---: |
| COP880CMH | 44 LDCC <br> 40 DIP | 128 | 7 F |
| COP881CMH | 28 DIP | 128 | $6 F$ |
| COP881CMH | 28 DIP | 64 | EF |

ORDERING INFORMATION

| P/N |  | escriptio |  | ocumentation |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COP8-PRGM-PCC Dup |  | Duplicator Board or 44-Pin LDCC |  | User Instruction Manual |  |
| COP8-PRGM-D | Duplicator Board for 40-Pin DIP |  |  | User Instruction Manual |  |
| COP8-PRG-28D | Duplicator Board for 28-Pin DIP |  |  | User Instruction Manual |  |
| The device will also program on a Data 1/O programmer. The following table provides the programming information on a Data I/O Programmer. |  |  |  |  |  |
| COPS Part Number | Package Type | Family Code | Pin | Software Rev | Ad |
| COP881CMHD | 28 DIP | 16F | 19E | V3.3 | SITE 48 |
| COP880CMHD | 40 DIP | 16F | 19F | V3.3 | SITE 48 |
| COP880CMHEL | 44 LDCC | 16F | 175 | V3.2 | PINSITE |

## ERASING THE PROGRAM MEMORY

Erasure of the EPROM program memory is achieved by removing the device from its socket and exposing the transparent window to an ultra-violet light source.

## Programming the COP880CMH/COP881CMH (Continued)

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of flourescent lamps have wavelengths in the $3000 \AA$ to $4000 \AA$ range. After programming, opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents, erasure, and excessive HALT current. Note that the device will also draw more current than normal (especially in HALT mode) when the window of the device is not covered with an opaque label.
The recommended erasure procedure for the devices is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (UV intensity $\times$ exposure time) for erasure should be a minimum of 15 W -sec/ $\mathrm{cm}^{2}$.
The device should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The following table shows the minimum erasure time for various light intensities.

| Minimum Erasure Time |  |
| :---: | :---: |
| Light Intensity <br> (Micro-Watts/cm <br> 2 | Erasure Time <br> (Minutes) |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.

## Development Support

Development Tools Selection Table

| Microcontroller | Order <br> Part Number | Description | Includes <br> Number |  |
| :--- | :--- | :--- | :--- | :--- |
|  | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB1A | Personality Board | COP880 Personality Board <br> Users Manual | $420410806-001$ |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |
|  |  |  |  | $420040416-001$ |

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains: Dial-A-Helper Users Manual Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating the development system, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Development Support (Continued)

| Voice: | (408) $721-5582$ |  |
| :--- | :--- | :--- |
| Modem: | (408) $739-1162$ |  |
|  | Baud: | 300 or 1200 Baud |
|  | Set-up: | Length: 8 -Bit |
|  |  | Parity: None |
|  | Stop Bit: 1 |  |
|  |  |  |
|  | Operation: | 24 Hrs., 7 Days |



USER SITE
national semiconductor site

## COP8640CMH/COP8642CMH Microcontroller Emulator

## General Description

The COP8640CMH/COP8642CMH hybrid emulators are members of the COPSTM microcontroller family. The devices (offered in 28-pin DIP LCC and 20-pin DIP) contain transparent windows which allow the EPROM to be erased and reprogrammed. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. These microcontrollers are complete microcomputers containing all system timing, interrupt logic, EPROM, RAM, EEPROM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16-bit timer/counter with capture register and a multisourced interrupt. Each I/O pin has software selectable options to adapt the COP8640CMH/COP8642CMH to the specific application. The part operates over a voltage range of 4.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate.

COP8640CMH and COP8642CMH are intended primarily as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Features

- Form fit and function emulation devices for COP8640C/ COP8642C/COP8620C/COP8622C
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time

■ Single supply operation: 4.5 V to 6.0 V
. 8 k bytes EPROM/64 bytes RAM/64 bytes EEPROM

- 16-Bit read/write timer operates in a variety of modes
- Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt

■ 8-bit stack pointer (stack in RAM)

- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- MICROWIRE/PLUS serial I/O
- 28 -pin and 20 -pin DIP packages
- 24 input/output pins (28-pin package)

■ Software selectable I/O options (TRI-STATE®, pushpull, weal pull-up)

- Schmitt trigger inputs on Port G
- Fully supported by National's Development Systems


## Ordering Information

| Hybrid <br> Emulator | Package <br> Type | Part <br> Emulated |
| :---: | :---: | :---: |
| COP8640CMHD-x | $28-$ DIP | COP8640C-XXX/N <br> COP8620C-XXX/N |
| COP8642CMHD-x | $20-$ DIP | COP8642C-XXX/N <br> COP8622C-XXX/N |

$x=1,2,3$ corresponds to oscillator option.

## Connection Diagrams

DUAL-IN-LINE PACKAGES


FIGURE 1. COP8640CMH/COP8642CMH
Connection Diagrams

## COP8640CMH/COP8642CMH

Absolute Maximum Ratings (Note)
If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

| Supply Voltage (VCC) | 7 V |
| :--- | ---: |
| Voltage at Any Pin | -0.3 V to $V_{C C}+0.3 \mathrm{~V}$ |
| Total Current into $V_{C C}$ Pin (Source) | 50 mA |
| Total Current out of GND Pin (Sink) | 60 mA |

Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

The following AC and DC Electrical Characteristics are not tested but are for reference only.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 6.0 \\ 0.1 V_{C C} \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Supply Current $\mathrm{CKI}=10 \mathrm{MHz}$ <br> Supply Current during Write Operation (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ <br> HALT Current (Note 3) | $V_{C C}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | 500 | 19 <br> 25 | mA <br> mA <br> $\mu \mathrm{A}$ |
| Input Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Curent | $\begin{aligned} & V_{C C}=6.0 \mathrm{~V} \\ & V_{C C}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{array}{r} +2 \\ 250 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{C C}$ |  | V |
| Outut Current Levels <br> D Outputs <br> Source Sink <br> All Others Source (Weak Pull-Up) Source (Push-Pull Mode) Sink (Push-Pull Mode) TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \end{gathered}$ |  | $\begin{array}{r} 110 \\ +2.0 \end{array}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Note 4) without Latchup (Room Temp) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |

## COP8640CMH/COP8642CMH (Continued)

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EEPROM Characteristics |  |  |  |  |  |
| EEPROM Write Cycle Time |  |  |  | 10 | ms |
| EEPROM Number of Write Cycles |  |  |  | 10,000 | Cycle |
| EEPROM Data Retention |  |  |  |  |  |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, L and G ports at TRI-STATE and tied to ground, all outputs low and tied to ground.

Note 4: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $\mathrm{V}_{\mathrm{CC}}$ when biased at voltages greater than $\mathrm{V}_{\mathrm{CC}}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{C}}$ ). The effective resistance to $\mathrm{V}_{\mathrm{CC}}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) <br> Ext, Crystal/Resonator (Div-by 10) R/C Oscillator Mode (Div-by 10) |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & D C \\ & D C \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 4) Rise Time (Note 4) Fall Time (Note 4) | $\mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock }$ $\mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock }$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { Inputs } \\ & \text { tsETUP }^{\text {thOLD }} \\ & \text { t }^{2} \end{aligned}$ |  | $\begin{gathered} 200 \\ 60 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1, $^{\text {t }}$ PDO SO, SK All Others | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (TuWH) MICROWIRE Output Propagation Delay Time (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{array}{r} \mathrm{t}_{\mathrm{c}} \\ \mathrm{t}_{\mathrm{c}} \\ \mathrm{t}_{\mathrm{c}} \\ \mathrm{t}_{\mathrm{c}} \\ \hline \end{array}$ |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{S}$ |

Note 4: Parameter sampled but not $100 \%$ tested.

## Timing Diagram



FIGURE 2. MICROWIRE/PLUS Timing

## Pin Descriptions

$\mathrm{V}_{\mathrm{CC}}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\text { RESET }}$ is the master reset inupt. See Reset description.
PORT $I$ is a four bit Hi-Z input port.
PORT L is an 8-bit I/O port.
There are two registers associated with each LI/O port: a data register and a configuration register. Therefore, each $L$ I/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Inupt (TRI-STATE) |
| 0 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins.
PORT G is an 8-bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs. The G7 pin functions as an input pin under normal operation and as the continue pin to exit the HALT mode. There are two registers with each I/O port: a data register and a configuration register. Therefore, each 1/O bit can be individually configured under software control as shown below:

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins. Since G6 and G7 are input only pins, any attempt by the user to set them up as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the chip will be placed in the HALT mode by setting the G7 data bit.

Six bits of Port G have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT D is a four bit output port that is set high when RESET goes low.

## Functional Description

## OSCILLATOR CIRCUITS

Figure 3 shows the three clock oscillator configurations. Table III shows the clock options per package.

## A. CRYSTAL OSCILLATOR

The COP8640CMH/COP8642CMH can be driven by a crystal clock. The crystal network is cnonected between the pins CKI and CKO.
Table I shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKI is available as a general purpose input and/or HALT restart control.

## c. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.
Table Il shows the variation in the oscillator frequencies (due to the part) as functions of the R/C component values (R/C tolerances not included).

TABLE I. Crystal Oscillator Configuration
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| $\mathbf{R 1}$ <br> $\mathbf{k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 5.5 | 1 | 100 | 100 | 0.455 |

TABLE II. RC Oscillator Configuration
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9.0 |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 |

Note: $3 \mathrm{k} \leq \mathrm{R} \leq 200 \mathrm{k}$

$$
50 \mathrm{pF} \leq \mathrm{C} \leq 200 \mathrm{pF}
$$

Functional Description（Continued）


FIGURE 3．Crystal and R－C Connection Diagrams

TABLE III．Clock Option per Package

| Order <br> Part Number | Package | Clock Option |
| :---: | :---: | :---: |
| COP8640CMHD－1 <br> COP8642CMHD－1 | 28 DIP |  |
| 20 DIP | Crystal Oscillator $\div 10$ |  |
| COP8640CMHD－2 <br> COP8642CMHD－2 | 28 DIP | External Oscillator $\div 10$ |
| COP8640CMHD－3 <br> COP8642CMHD－3 | 28 DIP |  |
| 20 DIP | R／C Oscillator $\div 10$ |  |

## Programming the COP8640CMH／COP8642CMH

Programming the hybrid emulators is accomplished through the duplicator board which is a stand alone programmer ca－ pable of supporting different package types．It works in con－ junction with a pre－programmed EPROM（either via the NSC development system or a standard programmer）holding the application program．The duplicator board essentially copies the information in the EPROM into the hybrid emulator．
The last byte of program memory（EPROM location 01FFF Hex）must contain the proper value specified in the follow－ ing table：

TABLE IV

| Device | Package <br> Type | Contents of <br> Last Byte <br> （Address 01FFF） |
| :---: | :---: | :---: |
| COP8640CMHD | 28 DIP | $6 F$ |
| COP8642CMHD | 20 DIP | E7 |

## ERASING THE PROGRAM MEMORY

Erasure of the EPROM program memory is achieved by re－ moving the device from its socket and exposing the trans－ parent window to an ultra－violet light source．

The erasure characteristics of the device are such that era－ sure begins to occur when exposed to light with wave－ lengths shorter than approximately 4000 Angstroms（ $\AA$ ）．It should be noted that sunlight and certain types of fluores－ cent lamps have wavelengths in the $3000 \AA$ to $4000 \AA$ range．
After programming，opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents，erasure，and excessive HALT current．Note that the device will also draw more current than normal（especially in HALT mode）when the window of the device is not covered with an opaque label．
The recommended erasure procedure for the devices is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$ ．The integrated dose（UV intensity $\times$ exposure time）for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$ ．
An erasure system should be calibrated periodically．The distance from lamp to device should be maintained at one inch．The erasure time increases as the square of the dis－ tance．Lamps lose intensity as they age．When a lamp has aged，the system should be checked to make certain that adequate UV dosages are being applied for full erasure．
The device should be placed within one inch of the lamp tubes during erasure．Some lamps have a filter on their tubes which should be removed before erasure．The follow－ ing table shows the minimum erasure time for various light intensities：

TABLE V．Minimum Erasure Time

| Package <br> Type | Light Intensity <br> （Micro－Watts／cm ${ }^{2}$ ） | Erasure Time <br> （Minutes） |
| :---: | :---: | :---: |
| 28 DIP | 15,000 | 20 |
|  | 10,000 | 25 |
| 20 DIP | 5,000 | 50 |
|  | 15,000 | 40 |
|  | 10,000 | 50 |
|  | 5,000 | 100 |

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32$ kbytes of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32 k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.

The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefineable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC® via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic <br> debugger software and RS 232 serial <br> interface cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part <br> Number | Package | Voltage <br> Range | Emulates |
| :--- | :---: | :---: | :--- |
| MHW-8640C20D5PC | 20 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP8642C, <br> 8622 C |
| MHW-8640C20DWPC | 20 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP8642C, <br> 8622 C |
| MHW-8640CG28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP8640C, <br> 8620 C |
| MHW-8640CG28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP8640C, <br> 8620 C |

## Development Support (Continued)

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

## SIMULATOR

The COP8 Designers' Toolkit is available for evaluating Na tional Semiconductor's COP8 microcontroller family. The kit contains programmer's manuals, device datasheets, pocket reference guides, assembler and simulator which allow the user to write, test, debug and run code on an industry standard compatible PC. The simulator has a windowed user interface and can handle script files that simulate hardware inputs, interrupts and automatic command processing. The capture file feature enables the user to record to a file current cycle count and output port changes which are caused by the program under test.

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:

Telephone: (206) 881-6444 FAX: (206) 882-1043

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

```
ORDER P/N: MOLE-DIAL-A-HLP
Information System Package contains:
    Dial-A-Helper Users Manual
    Public Domain Communications Software
```


## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: 300 or 1200 Baud
Set-up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs., 7 Days

National semiconductor

## COP888CLMH

## Single-Chip microCMOS Microcontroller Emulator

## General Description

The COP888CLMH hybrid emulator is a member of the COPSTM microcontroller family. The device is a two chip system in a dual cavity package. Within the package is the COP888CL and a UV-erasable 8k EPROM with port recreation logic. Code executes out of EPROM. The device is offered in three packages: 44-pin LDCC, 40-pin DIP, and 28-pin DIP. All packages contain transparent windows which allows the EPROM to be erased and re-programmed. The COP888CLMH is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, two 16 -bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CLMH operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

The COP888CLMH is primarily intended as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu$ instruction cycle time
- 8192 bytes on-board EPROM
- 128 bytes on-board RAM
- Single supply operation: $4.5 \mathrm{~V}-5.5 \mathrm{~V}$
- MICROWIRE/PLUSTM serial I/O
- WATCHDOGTM and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Two 16 -bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer T0
- Two Timers each with 2 interrupts
- MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- Default VIS
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set with true bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 LDCC with 39 I/O pins

40 DIP with 33 I/O pins
28 DIP with 23 I/O pins

- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Form fit and function emulation device for the COP888CL
- Real time emulation and full program debug offered by National's Development Systems


## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated with <br> Crystal Oscillator Option |
| :--- | :--- | :--- |
| COP888CLMHD-x | 40-Pin DIP | COP888CL-XXX/N |
| COP888CLMHEL-x | 44-Pin LDCC | COP888CL-XXX/V |
| COP884CLMHD-x | 28 -Pin DIP | COP884CL-XXX/N |

x indicates crystal oscillator option; for applications requiring R/C oscillator option check with your local National Sales Representative.

## Connection Diagrams



TL/DD/10467-2

## Top View



Dual-In-Line Package


TL/DD/10467-13
Top Vlew

Note: The pins labeled unused must be connected to GND.
FIGURE 1. COP888CLMH Connection Diagrams

| Port | Type | Alternate Fun | Alternate Fun | 28-Pin DIP | 40-Pin DIP | $\begin{aligned} & \text { 44-Pin } \\ & \text { LDCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MIWU |  | 12 | 18 | 18 |
| L2 | 1/0 | MIWU |  | 13 | 19 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/0 | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT RESTART |  | 4 | 6 | 6 |
| 10 | I |  |  | 7 | 9 | 9 |
| 11 | 1 |  |  | 8 | 10 | 10 |
| 12 | 1 |  |  |  | 11 | 11 |
| 13 | 1 |  |  |  | 12 | 12 |
| 14 | 1 |  |  | 9 | 13 | 13 |
| 15 | 1 |  |  | 10 | 14 | 14 |
| 16 | 1 |  |  |  |  | 15 |
| 17 | 1 |  |  |  |  | 16 |
| DO | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 36 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| Unused* |  |  |  |  | 16 |  |
| Unused* |  |  |  |  | 15 |  |
| VCC |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

*On the 40 -pin package pins 15 and 16 must be connected to GND.

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
7 V
$\begin{array}{lr}\text { Voltage at Any Pin } & -0.3 \mathrm{~V} \text { to } V_{C C}+0.3 \mathrm{~V} \\ \text { Total Current into } V_{C C} \text { Pin (Source) } & 100 \mathrm{~mA} \\ \text { Total Current out of GND Pin (Sink) } & 110 \mathrm{~mA} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+140^{\circ} \mathrm{C}\end{array}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

The following AC and DC Electrical Characteristics are not tested but are for reference only.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\text {CC }}$ | V |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 250 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCc, L and G ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current without Latchup | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise and Fall Time (Min) | 2 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} \mathrm{f}_{\mathrm{r}} & =\mathrm{Max} \\ \mathrm{f}_{\mathrm{r}} & =10 \mathrm{MHz} \text { Ext Clock } \\ \mathrm{f}_{\mathrm{r}} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ | \% <br> ns ns |
| $\begin{aligned} & \text { Inputs } \\ & \text { tsETUP }^{\text {thOLD }} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay $t_{\text {PD1 }}$, t PDD SO, SK All Others | $\mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns $n s$ $n s$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Pins G6 and $\overline{\text { RESET }}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $\mathrm{V}_{\mathrm{CC}}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.
Note 5: Parameter sampled (not 100\% tested).


FIGURE 2. MICROWIRE/PLUS Timing

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
RESET is the master reset input. See Reset Description section.
The COP888CLMH contains three bidirectional 8 -bit 1/O ports ( $C, G$ and $L$ ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. Figure 3 shows the I/O port configurations for the COP888CLMH. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up <br> 1 |



FIGURE 3. I/O Port Configurations
PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B.
The Port $L$ has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU |
| L2 | MIWU |
| L3 | MIWU |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU |
| L7 | MIWU |

Port G is an 8-bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the $G$ Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input (R/C clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port G has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port $G$ has the following dedicated functions:
G1 WDOUT (WATCHDOG and/or Clock Monitor dedicated output)
G7 CKO (Oscillator dedicated output or general purpose input)
Port I is an eight-bit input port. The 28- and 40-pin devices do not have a full complement of Port I pins. The unavailable pins are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes this into account by either masking or restricting the accesses to bit operations. The unterminated Port I pins will draw power only when addressed.

Pin Descriptions (Continued)
Port I1-13 are used for Comparator 1. Port 14-I6 are used for Comparator 2.
The Port I has the following alternate features.
I1 COMP1-IN (Comparator 1 Negative Input)
12 COMP1 + IN (Comparator 1 Positive Input)
I3 COMP1OUT (Comparator 1 Output)
14 COMP2-IN (Comparator 2 Negative Input)
15 COMP2+IN (Comparator 2 Positive Input)
16 COMP2OUT (Comparator 2 Output)
Port D is an 8-bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 4 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (Special Order from Factory)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/10467-5
FIGURE 4. Crystal and R/C Oscillator Diagrams
TABLE I. Crystal Oscillator Configuration,
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R 1}$ <br> $\mathbf{( k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $\mathbf{( \mathbf { p F }})$ | $\mathbf{C 2}$ <br> $\mathbf{( \mathbf { p F } )}$ | $\mathbf{C K I}$ Freq <br> $\mathbf{( M H z )}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration,

| $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{5 V}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\boldsymbol{\mu} \mathbf{s})$ |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP888CLMH

Programming the COP888CLMH hybrid emulators is accomplished through the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a pre-programmed EPROM (either via the development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the value specified in the following table.

| Package | HALT <br> MODE | Contents of Last Byte <br> (Address 01FFF) |
| :---: | :---: | :---: |
| 28 | Enabled | 6 F |
| 28 | Disabled | EF |
| $40 / 44$ | Enabled | 7 F |
| $40 / 44$ | Disabled | FF |

The following product codes are used by the customer order to order the duplicator board.

| NSID | Description <br> Duplicator Board <br> for 44-Pin LDCC | Documentation <br> User Instruction |
| :--- | :--- | :--- |
| Manual |  |  |
| COP8-PRMG-PCC |  | User Instruction <br> COPB-DRIP |
| 40-Pin DIP |  | Manual |
|  |  | User Instruction <br> Manual |

The device will also program on a Data I/O Programmer. The following table provides the programming information on a data I/O programmer.

| COPs Part <br> Number | Package <br> Type | Family <br> Code | Pin | Software <br> Rev | Adapter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COP884CLMHD | 28 DIP | 16 F | 19 E | V3.3 | SITE 48 |
| COP888CLMHD | 40 DIP | 16 F | 19 F | V3.3 | SITE 48 |
| COP888CLMHEL | 44 LDCC | 16 F | 175 | V3.2 | PINSITE |

## ERASING THE PROGRAM MEMORY

Erasure of the program memory is achieved by removing the device from its socket and exposing the transparent window to an ultra-violet light source.
The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ to $4000 \AA$ range.

## Programming the COP888CLMH (Continued)

After programming, opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents, erasure, and excessive HALT current. Note that the device will also draw more current than normal (especially in HALT mode) when the window of the device is not covered with an opaque label.
The recommended erasure procedure for the device is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (UV intensity $\times$ exposure time) for erasure should be a minimum of 15 W-sec/cm².
The device should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The following table shows the minimum erasure time for various light intensities.

TABLE III. Minimum COP888CLMH Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> 2 | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the dis-
tance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.

## Development Support

## DEVELOPMENT SYSTEM

The NSC Development System is a low cost development system and emulator for all microcontroller products. These include COPs microcontrollers and the HPC family of products. The development system consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the development system is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other development systems in a multi-development system environment.
Development systems can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| :---: | :---: | :---: | :---: | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 420040416-001 |
|  | 420411060-001 | Programmer's Manual |  | 420411060-01 |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

ORDER P/N: MOLE-DIAL-A-HLP
Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating the development system he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |
| :--- | :--- |
| Modem: | (408) $739-1162$ |
|  | Baud: |
|  | 300 or 1200 Baud |
|  | Set-up: |
|  | Length: 8 -Bit |
|  | Parity: None |
|  | Stop Bit: 1 |
|  | Operation: |
|  | 24 Hrs., 7 Days |



## COP888CFMH

## Single-Chip microCMOS Microcontroller Emulator

## General Description

The COP888CFMH hybrid emulator is a member of the COPSTM microcontroller family. The device is a two chip system in a dual cavity package. Within the package is the COP888CF and a UV-erasable 8k EPROM with port recreation logic code executes of the EPROM. This device is of fered in three packages: 44-pin LDCC, 40-pin DIP and 28-pin DIP. All packages contain transparent windows which allows the EPROM to be erased and re-programmed. The COP888CFMH is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, two 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), an 8 -channel, 8 -bit A/D converter with both differential and single ended modes, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CFMH operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

The COP888CFMH is primarily intended as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 8192 bytes on-board EPROM
- 128 bytes on-board RAM

■ Single supply operation: $4.5 \mathrm{~V}-5.5 \mathrm{~V}$

- 8-Channel A/D converter with prescaler and both differential and single ended modes
- MICROWIRE/PLUS serial I/O
- WATCHDOGTM and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Two Timers each with 2 interrupts
- MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— Default VIS
■ Two 16-bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set wih True bit manipulation
- Memory mapped I/O

■ BCD arithmetic instructions
■ Package: 44 LDCC with 37 I/O pins
40 DIP with 33 I/O pins
28 DIP with 21 I/O pins

- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Form fit and function emulation device for the COP888CF
- Real time emulation and full program debug offered by National's Development Systems


## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated with <br> Crystal Oscillator Option |
| :--- | :--- | :--- |
| COP888CFMHD-x | 40 -Pin DIP | COP888CF-XXX/N |
| COP888CFMHEL-x | 44 -Pin LDCC | COP888CF-XXX/V |
| COP884CFMHD-x | 28 -Pin DIP | COP884CF-XXX/N |

x indicates crystal option; for applications requiring R/C option check with local sales representative.

Connection Diagrams


TL/DD/10464-2
Top View


FIGURE 1. COP888CFMH Connection Diagrams

Connection Diagrams (Continued)
COP888CFMH Pinouts

| Port | Type | Alternate Fun | Alternate Fun | 28-Pin DIP | 40-Pin DIP | $\begin{aligned} & \text { 44-Pin } \\ & \text { LDCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 |  |
| L1 | 1/0 | MIWU |  | 12 | 18 |  |
| L2 | 1/0 | MIWU |  | 13 | 19 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/O | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | I/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT RESTART |  | 4 | 6 | 6 |
| 10 | 1 | ACHO |  | 7 | 9 | 9 |
| 11 | 1 | ACH1 |  | 8 | 10 | 10 |
| 12 | I | ACH2 |  |  | 11 | 11 |
| 13 | 1 | ACH3 |  |  | 12 | 12 |
| 14 | 1 | ACH4 |  |  | 13 | 13 |
| 15 | 1 | ACH5 |  |  | 14 | 14 |
| 16 | 1 | ACH6 |  |  |  | 15 |
| 17 | 1 | ACH7 |  |  |  | 16 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $V_{\text {REF }}$ | $+\mathrm{V}_{\text {REF }}$ |  |  | 10 | 16 | 18 |
| AGND/GND | AGND |  |  | 9 | 15 | 17 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
Voltage at Any Pin
Total Current into VCC Pin (Source)
Total Current out of GND Pin (Sink)
Storage Temperature Range
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
100 mA
110 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. $D C$ and $A C$ electrical specifications are not ensured when operating the device at absolute maximum ratings.

The following AC and DC Electrical Characteristics are not tested but are for reference only.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 250 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $V_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $V_{C C}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. If the $A / D$ is not being used and minimum standby current is desired, $V_{\text {REF }}$ should be tied to AGND (effectively shorting the reference resistor). The clock monitor is disabled.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise and Fall <br> Time (Min) | 2 |  | $\pm 100$ | mA |
| Input Capacitance |  |  |  | p |  |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

A/D Converter Specifications $V_{C C}=5 \mathrm{~V} \pm 10 \%$; $\left(V_{S S}-0.050 \mathrm{~V}\right) \leq$ Any Input $\leq\left(V_{C C}+0.050 \mathrm{~V}\right)$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |
| Reference Voltage Input | AGND $=0 \mathrm{~V}$ | 3 |  | $V_{C C}$ | V |
| Absolute Accuracy | $V_{\text {REF }}=V_{\text {CC }}$ |  |  | $\pm 1$ | LSB |
| Non-Linearity | $V_{\mathrm{REF}}=\mathrm{V}_{\mathrm{CC}}$ <br> Deviation from the best straight line |  |  | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 1 / 2$ | LSB |
| Input Reference Resistance |  | 1.6 |  | 4.8 | k $\Omega$ |
| Common Mode Input Range (Note 7) |  | AGND |  | $\mathrm{V}_{\text {REF }}$ | V |
| DC Common Mode Error |  |  |  | $\pm 1 / 4$ | LSB |
| Off Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| On Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| A/D Clock Frequency (Note 5) |  | 0.1 |  | 1.67 | MHz |
| Conversion Time (Note 4) |  |  | 12 |  | A/D clock Cycles |

Note 4: Conversion Time includes sample and hold time.
Note 5: See Prescaler description.
Note 6: Pins G6 and $\overline{\text { RESET }}$ are designed with a high voltage input network for factory testing. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
Note 7: For $\mathrm{V}_{\mathbb{N}}(-) \geq \mathrm{V}_{\mathbb{N}}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct for analog input voltages below ground or above the $\mathrm{V}_{\mathrm{CC}}$ supply. Be careful, during testing at low $\mathrm{V}_{\mathrm{CC}}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $\mathrm{V}_{I N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to $5 \mathrm{~V}_{\mathrm{DC}}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 7) <br> Rise Time (Note 7) <br> Fall Time (Note 7) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ | \% <br> ns <br> ns |
| Inputs tsetup thold $^{\text {H }}$ |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1 t $_{\text {PDO }}$ SO, SK All Others | $R_{L}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tuPD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 |  |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 7: Parameter sampled (not 100\% tested).


TL/DD/10464-3
FIGURE 2. MICROWIRE/PLUS Timing

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
$V_{\text {REF }}$ and AGND are the reference pins for the onboard A/D converter.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
RESET is the master reset input. See Reset Description section.
The COP888CFMH contains three bidirectional 8 -bit I/O ports ( $C, G$ and $L$ ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. Figure 3 shows the I/O port configurations. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
| 1 | Push-Pull One Output |  |



Port L is an 8 -bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up. L4 and L5 are used for the timer input functions T2A and T2B.
The Port $L$ has the following alternate features:

| L0 | MIWU (28- and 40-pin only) |
| :--- | :--- |
| L1 | MIWU (28- and 40-pin only) |
| L2 | MIWU |
| L3 | MIWU |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU |
| L7 | MIWU |

Port G is an 8-bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input ( $\mathrm{R} / \mathrm{C}$ clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 l/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT (WATCHDOG and/or Clock Monitor dedicated output)
G7 CKO (Oscillator dedicated output or general purpose input)
Port I is an eight-bit $\mathrm{Hi}-\mathrm{Z}$ input port and also provides the analog inputs to the A/D Converter.
Port D is an 8-bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.
Port C is an 8 -bit $1 / 0$ port.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).

Oscillator Circuits (Continued)
Figure 4 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (Special Order from Factory)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/D0/10464-6

FIGURE 4. Crystal and R/C Oscillator Diagrams

TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $\mathbf{(} \boldsymbol{\Omega})$ | $\mathbf{C}$ <br> $\mathbf{( p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP888CFMH

Programming the COP888CFMH hybrid emulators is accomplished with the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a pre-programmed EPROM (either via the development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the value specified in the following table.

TABLE III

| Package | HALT <br> Mode | Contents of Last Byte <br> (Address 01FFF) |
| :---: | :---: | :---: |
| 28 | Enabled | 6 F |
| 28 | Disabled | EF |
| $40 / 44$ | Enabled | 7 F |
| $40 / 44$ | Disabled | FF |

The following product codes are used by the customer order to order the duplicator board.

| NSID | Description <br> Duplicator Board <br> for 44-Pin LDCC | Documentation <br> User Instruction <br> Manual |
| :--- | :--- | :--- |
| COP8-PRGM-PCC |  | User Instruction |
|  |  | Manual |
| COP8-PRGM-28D | $28-$ Pin DIP | User Instruction <br>  |

The device will also program on a Data I/O Programmer.
The following table provides the programming information on a Data I/O Programmer.

| COPs Part <br> Number | Package <br> Type | Family <br> Code | Pin | Software <br> Rev | Adapter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COP884CFMHD | 28 DIP | 16 F | 19E | V3.3 | SITE 48 |
| COP888CFMHD | 40 DIP | 16 F | 19 F | V3.3 | SITE 48 |
| COP888CFMHEL | 44 LDCC | 16 F | 175 | V3.2 | PINSITE |

## ERASING THE PROGRAM MEMORY

Erasure of the program memory is achieved by removing the device from its socket and exposing the transparent window to an ultra-violet light source.
The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately $4000 \AA$. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ to $4000 \AA$ range.
After programming, opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents, erasure, and excessive HALT current. Note that the device will also draw more current than normal (especially in HALT mode) when the window of the device is not covered with an opaque lable.
The recommended erasure procedure for the device is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA \AA$. The integrated dose (UV intensity $X$ exposure time) for erasure should be a minimum of 15 W -sec/ $\mathrm{cm}^{2}$.
The device should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The following table shows the minimum erasure time for various light intensities.

TABLE IV. Minimum COP888CFMH Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

Development Support
Development Tools Selection Table

| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| :---: | :---: | :---: | :---: | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | 420411060-001 | Programmer's Manual |  | 420411060-01 |

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.

## DEVELOPMENT SYSTEM

The NSC Development System is a low cost development system and emulator for all microcontroller products. These include COPs microcontrollers and the HPC family of products. The development system consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the development system is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other development systems in a multi-development system environment.
Development system can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating the development system, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

## Development Support (Continued)

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 Baud
Set-up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs., 7 Days


USER SITE
NATIONAL SEMICONDUCTOR SITE

## COP888CGMH/COP884CGMH and COP888EGMH microCMOS Microcontroller Emulator

## General Description

The COP888CGMH and COP888EGMH hybrid emulators are members of the COPSTM microcontroller family. The device is a two chip system in a dual cavity package. Within the package is the COP888CG or COP888EG and a UVerasable 8k EPROM with port recreation logic. Code executes out of EPROM. The device is offered in the following packages: COP888CG and COP888EG are in 44-pin LDCC, 40-pin DIP, and COP884CGMH in 28-pin DIP. All packages contain transparent windows which allow the EPROM to be erased and re-programmed.
The COP888CGMH/COP888EGMH are fully static, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, three 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multisourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The device operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

> These devices are primarily intended as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Features

■ Low cost 8-bit microcontroller

- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 8192 bytes on-board EPROM
- 192 bytes on-board RAM for COP888CGMH; 256 bytes for COP888EGMH

■ Single supply operation: 4.5V-5.5V

- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUS serial I/O
- WATCHDOG and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Three 16-bit timers, each with two 16-bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- Fourteen multi-source vectored interrupts servicing
- External Interrupt
- Idie Timer TO
- Two Timers each with 2 interrupts
- MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- UART (2)
- Default VIS
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set with true bit manipulation
- Memory mapped I/O

■ BCD arithmetic instructions

- Package: 44 LDCC with 39 I/O pins 40 DIP with 35 I/O pins 28 DIP with 23 I/O pins
- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Form fit and function emulation device for the COP888CG and COP888EG
- Real time emulation and full program debug offered by National's Development Systems


## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated <br> with Crystal <br> Oscillator Option |
| :--- | :--- | :--- |
| COP888CGMHD-X | $40-$-in DIP | COP888CG-XXX/N |
| COP888CGMHEL-X | $44-$ Pin LDCC | COP888CG-XXX/V |
| COP884CGMHD-X | 28-Pin DIP | COP884CG-XXX/N |


| Hybrid Emulator | Package Type | Part Emulated <br> with Crystal <br> Oscillator Option |
| :--- | :--- | :---: |
| COP888EGMHD-X | 40 -Pin DIP | COP888EG-XXX/N |
| COP888CGMHEL-X | 44 -Pin LDCC | COP888EG-XXX/V |

[^6]Connection Diagrams

Plastic Chip Carrier


Dual-In-Line Package


TL/DD/ 10425-3

Top View
Order Number
COP888CGMHD-X or COP888EGMHD-X See NS Package D40J


TL/DD/10425-4

Order Number COP884CGMHD See NS Package D28G
FIGURE 1. COP888CGMHD/COP888EGMH Connection Diagrams

Connection Diagrams (Continued)
COP888CGMH/COP888EGMH Pinouts

| Port | Type | Alternate Fun | Alternate Fun | 28-Pin DIP | 40-Pin DIP | $\begin{aligned} & \text { 44-Pin } \\ & \text { LDCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MIWU | CKX | 12 | 18 | 18 |
| L2 | 1/0 | MIWU | TDX | 13 | 19 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | $1 / 0$ | MiWU | T3A | 17 | 23 | 27 |
| L7 | 1/0 | MIWU | ТЗВ | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | I | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT RESTART |  | 4 | 6 | 6 |
| 10 | 1 |  |  | 7 | 9 | 9 |
| 11 | I | COMP1IN- |  | 8 | 10 | 10 |
| 12 | 1 | COMP1IN+ |  | 9 | 11 | 11 |
| 13 | 1 | COMP10UT |  | 10 | 12 | 12 |
| 14 | 1 | COMP2IN- |  |  | 13 | 13 |
| 15 | I | COMP2IN+ |  |  | 14 | 14 |
| 16 | 1 | COMP2OUT |  |  | 15 | 15 |
| 17 | 1 |  |  |  | 16 | 16 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| CO | 1/O |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
Voltage at Any Pin
-0.3 V to $\mathrm{V} \mathrm{CC}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
Total Current out of GND Pin (Sink)
Storage Temperature Range
DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 250 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, L and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The comparators and Clock Monitor are disabled.

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source Current per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| Maximum Input Current without Latchup (Note 4) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise and Fall Time (Min) | 2 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{array}{r} \mu \mathrm{s} \\ \mu \mathrm{~s} \end{array}$ |
| CKI Clock Duty Cycle (Note 5) <br> Rise Time (Note 5) <br> Fall Time (Note 5) | $\begin{aligned} & \mathfrak{f}_{\mathrm{r}}=\text { Max } \\ & \mathfrak{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathfrak{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ | \% <br> ns <br> ns |
| Inputs tsetup $t_{\text {HOLD }}$ |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ```Output Propagation Delay tPD1, tPD0 SO, SK All Others``` | $\mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 |  |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).
Note 5: Parameter sampled (not $100 \%$ tested).


FIGURE 2. MICROWIRE/PLUS Timing

Comparators AC and DC Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current per Comparator <br> （When Enabled） |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step，TBD mV <br> Overdrive， 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |

## Pin Descriptions

$\mathrm{V}_{\mathrm{CC}}$ and GND are the power supply pins．
CKI is the clock input．This can come from an R／C generat－ ed oscillator，or a crystal oscillator（in conjunction with CKO）．See Oscillator Description section．
RESET is the master reset input．See Reset Description section．
The COP888CGMH／COP888EGMH contains three bidirec－ tional 8 －bit I／O ports（ $\mathrm{C}, \mathrm{G}$ and L ），where each individual bit may be independently configured as an input，output or TRI－ STATE under program control．Three data memory address locations are allocated for each of these I／O ports．Each I／O port has two associated 8 －bit memory mapped regis－ ters，the CONFIGURATION register and the output DATA register．A memory mapped address is also reserved for the input pins of each I／O port．Figure 3 shows the I／O port configurations．The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below：

| CONFIGURATION <br> Register | DATA <br> Register | Port Set－Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi－Z Input <br> （TRI－STATE Output） <br> 0 |
| 1 | 1 | Input with Weak Pull－Up |
| 1 | 0 | Push－Pull Zero Output |



FIGURE 3．I／O Port Configurations

Port L is an 8－bit I／O port．All L－pins have Schmitt triggers on the inputs．
The Port $L$ supports Multi－Input Wake Up on all eight pins． L1 is used for the UART external clock．L2 and L3 are used for the UART transmit and receive．L4 and L5 are used for the timer input functions T2A and T2B．L6 and L7 are used for the timer input functions T3A and T3B．
The Port $L$ has the following alternate features：

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU or T3A |
| L7 | MIWU or T3B |

Port G is an 8－bit port with 5 I／O pins（G0，G2－G5），an input pin（G6），and two dedicated output pins（G1 and G7）．Pins G0 and G2－G6 all have Schmitt Triggers on their inputs．Pin G1 serves as the dedicated WDOUT WATCHDOG output， while pin G7 is either input or output depending on the oscil－ lator mask option selected．With the crystal oscillator option selected，G7 serves as the dedicated output pin for the CKO clock output．With the single－pin R／C oscillator mask option selected，G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition．There are two registers associated with the G Port，a data register and a configuration register． Therefore，each of the 5 I／O bits（G0，G2－G5）can be indi－ vidually configured under software control．

## Pin Descriptions (Continued)

Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input ( $\mathrm{R} / \mathrm{C}$ clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port G has the following alternate features:
G0 INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT (WATCHDOG and/or Clock Monitor dedicated output)
G7 CKO (Oscillator dedicated output or general purpose input)
Port I is an 8-bit port. Port 11-13 are used for Comparator 1. Port 14-16 are used for Comparator 2.
The Port I has the following alternate features.

$$
\begin{array}{ll}
\text { I1 } & \text { COMP1-IN (Comparator } 1 \text { Negative Input) } \\
12 & \text { COMP1 + IN (Comparator } 1 \text { Positive Input) } \\
13 & \text { COMP1OUT (Comparator } 1 \text { Output) } \\
14 & \text { COMP2-IN (Comparator } 2 \text { Negative Input) } \\
15 & \text { COMP2 + IN (Comparator } 2 \text { Positive Input) } \\
16 & \text { COMP2OUT (Comparator } 2 \text { Output) }
\end{array}
$$

Port $D$ is an 8 -bit output port that is preset high when $\overline{\text { RESET }}$ goes low. The user can tie two or more D port outputs together in order to get a higher drive.
Port C is an 8 -bit $\mathrm{I} / \mathrm{O}$ port.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 4 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (SPECIAL ORDER FROM FACTORY)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/10425-8

TL/DD/10425-7
FIGURE 4. Crystal and R/C Oscillator Diagrams
TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathbf{5 V}$

| $\mathbf{R 1}$ <br> $\mathbf{( k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathbf{5 V}$

| $\mathbf{R}$ <br> $\mathbf{( k \Omega} \Omega$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> (MHz) | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP888CGMH/ COP888EGMH

Programming the COP888CGMH/COP888EGMH hybrid emulators is accomplished through the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a preprogrammed EPROM (either via the development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the value specified in the following table.

## Programming the COP888CGMH/ COP888EGMH (Continued) <br> TABLE III

| Package | HALT <br> Mode | Contents of Last Byte <br> (Address 01FFF) |
| :---: | :---: | :---: |
| 28 | Enabled | 6 F |
| 28 | Disabled | EF |
| $40 / 44$ | Enabled | 7 F |
| $40 / 44$ | Disabled | FF |

## ERASING THE PROGRAM MEMORY

Erasure of the program memory is achieved by removing the device from its socket and exposing the transparent window to an ultra-violet light source.
The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ to $4000 \AA$ range. After programming, opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents, erasure, and excessive HALT current. Note that the device will also draw more current than normal (especially in HALT mode) when the window of the device is not covered with an opaque label.
The recommended erasure procedure for the device is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The intergrated dose (UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} /$ $\mathrm{cm}^{2}$.
The device should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The following table shows the minimum erasure time for various light intensities.

## TABLE IV. Minimum COP888CGMH/COP888EGMH Erasure Time

$\left.$| Light Intensity <br> (Micro-Watts/cm ) |
| :---: | :---: |$\quad$| Erasure Time |
| :---: |
| (Minutes) | \right\rvert\, | 15,000 | 25 |
| :---: | :---: |
| 10,000 | 50 |
| 5,000 |  |

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features
high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{k}$ Bytes of emulation memory and 4 k frames of trace buffer memory. The user may define as many as $32 k$ trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read \& write) memory locations and registers, as well as flow-ofcontrol direction change markers next to each instruction executed.
The iceMASTER'S performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2k Baud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | Metalink base unit in-circuit emulator for <br> all COP8 devices, symbolic debugger <br> software and RS 232 serial interface <br> cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Development Support
Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :--- | :---: | :---: | :---: |
| MHW-884CG28D5PC | 28 DIP | $4.5-5.5 \mathrm{~V}$ | COP884CG |
| MHW-884CG28DWPC | 28 DIP | $2.5-6.0 \mathrm{~V}$ | COP884CG |
| MHW-888CG40D5PC/ <br> MHW-888EG40D5PC | 40 DIP | $4.5-5.5 \mathrm{~V}$ | COP888CG/ <br> COP888EG |
| MHW-888CG40DWPC/ <br> MHW-888EG40DWPC | 40 DIP | $2.5-6.0 \mathrm{~V}$ | COP888CG/ <br> COP888EG |
| MHW-888CG44D5PC/ <br> MHW-888EG44D5PC | 44 PLCC | $4.5-5.5 \mathrm{~V}$ | COP888CG/ <br> COP888EG |
| MHW-888CG44DWPC/ <br> MHW-888EG44DWPC | 44 PLCC | $2.5-6.0 \mathrm{~V}$ | COP888CG/ <br> COP888EG |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

## Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 Macro <br> Cross Assembler <br> for IBM PC/XT, <br> AT or Compatible |  |

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

Single Chip Emulator Selection Table

| Device Number | Clock Option | Package | Description | Emulates |
| :---: | :---: | :---: | :---: | :---: |
| COP888CGMHEL-X/ COP888EGMHEL-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=3: R / C \end{aligned}$ | 44 LDCC | Multi-Chip Module (MCM), UV Erasable | COP888CG/ COP888EG |
| COP888CGMHD-X/ COP888EGMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=3: R / C \end{aligned}$ | 40 DIP | MCM, UV <br> Erasable | COP888CG/ COP888EG |
| COP884CGMHD-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=3: R / C \end{aligned}$ | 28 DIP | MCM, UV <br> Erasable | COP884CG |
| COP884CGMHEA-X | $\begin{aligned} & X=1: \text { Crystal } \\ & X=3: R / C \end{aligned}$ | 28 LCC | MCM (Same Footprint as 28SO), UV Erasable | COP884CG |

Duplicator Board Ordering Information

| Part Number | Description | Devices Supported |
| :--- | :--- | :--- |
| COP8-PRGM-28D | Duplicator Board for 28 DIP Multi-Chip Module (MCM) and for use <br> with Scrambler Boards | COP884CGMHD |
| COP8-SCRM-DIP | MCM Scrambler Board for 40 DIP Socket | COP888CGMHD/COP888EGMHD |
| COP8-SCRM-PCC | MCM Scrambler Board for 44 PLCC/LDCC | COP888CGMHEL/COP888EGMHEL |
| COP8-SCRM-SBX | MCM Scrambler Board for 28 LCC Socket | COP884CGMHEA |
| COP8-PRGM-DIP | Duplicator Board with COP8-SCRM-DIP Scrambler Board | COP884CGMHD, COP888CGMHD/ <br> COP888EGMHD |
| COP8-PRGM-PCC | Duplicator Board with COP8-SCRM-PCC Scrambler Board | COP888CGMEL/COP888EGMHD, <br> COP884CGMHD |

## Development Support（Continued）

## DIAL－A－HELPER

Dial－A－Helper is a service provided by the Microcontroller Applications group．The Dial－A－Helper is an Electronic Bulle－ tin Board Information system and additionally，provides the capability of remotely accessing the MOLE development system at a customer site．

## INFORMATION SYSTEM

The Dial－A－Helper system provides access to an automated information storage and retrieval system that may be ac－ cessed over standard dial－up telephone lines 24 hours a day．The system capabilities include a MESSAGE SECTION （electronic mail）for communications to and from the Micro－ controller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found．The minimum require－ ment for accessing the Dial－A－Helper is a Hayes compatible modem．
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use．

ORDER P／N：MOLE－DIAL－A－HLP
Information System Package contains：
Dial－A－Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial－A－Helper also provides immediate factor applications support．If a user is having difficulty in operating the devel－ opment system，he can leave messages on our electronic bulletin board，which we will respond to，or under extraordi－ nary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes．

| Voice： | （408） $721-5582$ |
| :--- | :--- |
| Modem： | （408） $739-1162$ |
|  | Baud： |
|  | 300 or 1200 Baud |
|  | Set－up： |
|  | Length： 8 －Bit |
|  | Parity：None |
|  | Stop Bit： 1 |
|  | Operation： |
|  | 24 Hrs．， 7 Days |



TL／DD／10425－11

# COP820CJMH/COP822CJMH Single-Chip microCMOS Microcontroller 

## General Description

The COP820CJMH and COP822CJMH hybrid emulators are members of the COPSTM microcontroller family. Each device is a two chip system in a dual cavity package. Within the package is the COP820CJ and a UV-erasable 8 k EPROM with port recreation logic. The code executes out of the EPROM. The devices (offered in 28-pin DIP and 20-pin DIP packages) contain transparent windows which allow the EPROM to be erased and reprogrammed. The devices are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRETM serial I/O, a 16 -bit timer/counter with capture register, a multi-sourced interrupt, Comparator, WATCHDOGTM Timer, Modulator/Timer, and Multi-Input Wakeup. Each I/O pin has software selectable options to adapt the device to the specific application. The device operates over a voltage range of 4.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a $1 \mu \mathrm{~s}$ per instruction rate.

COP820CJMH and COP822CJMH are intended primarily as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only. These devices do not emulate the Brown Out feature.

## Features

- Form, fit and function emulation device for the COP820CJ/COP822CJ
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time

■ Single supply operation: 4.5 V to 6.0 V

- $8191 \times 8$ on-chip ROM

■ 64 bytes on-chip RAM

- WATCHDOG Timer
- Comparator
- Modulator/Timer (High speed PWM Timer for IR Transmission)
E Multi-Input Wakeup (on the 8-bit Port L)
- 4 high current I/O pins with 15 mA sink capability
- MICROWIRE/PLUSTM serial I/O
- 16-bit read/write timer operates in a variety of modes
- Timer with 16 -bit auto reload register
- 16-bit external event counter
- Timer with 16 -bit capture register (selectable edge)
- Multi-source interrupt
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
m Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- 28- and 20-pin DIP

■ Software selectable I/O options (TRI-STATE ${ }^{\circledR}$, pushpull, weak pull-up)
■ Schmitt trigger inputs on Port G and Port L

## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated |
| :---: | :---: | :---: |
| COP820CJMHD-X | $28-$ Pin DIP | COP820CJ-XXX/N |
| COP822CJMHD-X | $20-$ Pin DIP | COP822CJ-XXX/N |

Note: X corresponds to clock options.
$X=1,2$ or 3 .
$1=$ crystal $\div 10$,
$2=$ External $\div 10$,
$3=R / C \div 10$

## COP820CJMH/COP822CJMH

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
Reset (VPP) and G6 (ME) $\quad-0.3 \mathrm{~V}$ to 14 V
Voltage at any Pin
Total Current into $V_{C C}$ pin (Source)
Total Current out of GND pin (sink)
$-0.3 V$ to $V_{C C}+0.3 V$
80 mA
80 mA
Storage Temperature Range

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur.
$D C$ and $A C$ electrical specifications are not ensured when operating the device at absolute maximum ratings.
The following AC and DC Electrical Characteristics are not tested but are for reference only.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple 1 (Note 1) | Brown Out Disabled Peak to Peak | 4.5 |  | $\begin{gathered} 6.0 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ $\mathrm{CKI}=4 \mathrm{MHz}$ <br> HALT Current | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2.5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | 500 | $\begin{aligned} & 18.0 \\ & 16.0 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ |
| INPUT LEVELS $\left(V_{I H}, V_{I L}\right)$ <br> Reset, CKI: <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| L- and G-Port Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs: <br> Source <br> Sink <br> L4-L7 Output Sink <br> All Others <br> Source (Weak Pull-up Mode) <br> Source (Push-pull Mode) <br> Sink (Push-pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ 15 \\ \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \end{gathered}$ |  | $\begin{array}{r} 110 \\ +2.0 \end{array}$ | mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source <br> Current Per Pin <br> D Outputs <br> L4-L7 (Sink) <br> All Others |  |  |  | $\begin{gathered} 15 \\ 20 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciifed (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Input Current <br> without Latchup (Note 4) | Room Temperature |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathbf{r}}$ | 500 ns Rise and <br> Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $10 \mathrm{~V} / \mathrm{mS}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. HALT test conditions: L, and G0..G5 ports configured as outputs and set high. The D port set to zero. All inputs tied to $\mathrm{V}_{\mathrm{CC}}$. The comparator and the Brown Out circuits are disabled.
Note 4: Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages greater than $V_{C C}$ and the pins will have sink current to $V_{C C}$ when biased at voltages greater than $V_{C C}$ (the pins do not have source current when biased at a voltage below $V_{C C}$ ). The effective resistance to $V_{C C}$ is $750 \Omega$ (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14 V .
AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Crystal/Resonator R/C Oscillator | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $V_{C C}$ Rise Time when Using Brown Out Frequency at Brown Out Reset CKI Frequency For Modular Output |  | 50 |  | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  |
| CKI Clock Duty Cycle (Note 5) <br> Rise Time (Note 5) <br> Fall Time (Note 5) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=10 \mathrm{MHz} \text { ext. Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { ext. Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 12 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs <br> ${ }^{\text {tsetup }}$ <br> thold | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1 t $_{\text {PDO }}$ SO, SK <br> All Others | $\begin{aligned} & R_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{CL}=100 \mathrm{pF} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \text { tc } \\ & \text { tc } \\ & \text { tc } \\ & \text { tc } \end{aligned}$ |
| MICROWIRE Setup Time ( $t_{\mu} \mathrm{WS}$ ) <br> MICROWIRE Hold Time ( $\mathrm{t}_{\mu} \mathrm{WH}$ ) <br> MICROWIRE Output <br> Propagation Delay ( $\mathrm{t}_{\mu \mathrm{PD}}$ ) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{S}$ |

Note 5: Parameter sampled but not $100 \%$ tested.

## AC Electrical Characteristics (Continued)



TL/DD/11373-1
FIGURE 1. MICROWIRE/PLUS TIming

## COP820CJMH Connection Diagrams



FIGURE 2. COP820CJMHD/COP822CJMHD Pinout

## Pin Assignment

| Port Pin | Typ | ALT <br> Funct. | $\begin{gathered} 20 \\ \text { Pin } \end{gathered}$ | $\begin{aligned} & 28 \\ & \text { Pin } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| LO | I/O | MIWU/CMPOUT | 7 | 11 |
| L1 | 1/0 | MIWU/CMPIN- | 8 | 12 |
| L2 | 1/O | MIWU/CMPIN+ | 9 | 13 |
| L3 | 1/0 | MIWU | 10 | 14 |
| L4 | I/O | MIWU | 11 | 15 |
| L5 | $1 / 0$ | MIWU | 12 | 16 |
| L6 | 1/0 | MIWU | 13 | 17 |
| L7 | I/O | MIWU/MODOUT | 14 | 18 |
| G0 | 1/0 | INTR | 17 | 25 |
| G1 | 1/0 |  | 18 | 26 |
| G2 | I/O |  | 19 | 27 |
| G3 | 1/0 | TIO | 20 | 28 |
| G4 | I/O | SO | 1 | 1 |
| G5 | 1/0 | SK | 2 | 2 |
| G6 | 1 | SI | 3 | 3 |
| G7 | 1 | CKO | 4 | 4 |
| 10 | 1 |  |  | 7 |
| 11 | 1 |  |  | 8 |
| 12 | 1 |  |  | 9 |
| 13 | 1 |  |  | 10 |
| DO | 0 |  |  | 19 |
| D1 | 0 |  |  | 20 |
| D2 | 0 |  |  | 21 |
| D3 | 0 |  |  | 22 |
| $\mathrm{V}_{\mathrm{CC}}$ |  |  | 6 | 6 |
| GND |  |  | 15 | 23 |
| CKI |  |  | 5 | 5 |
| RESET |  |  | 16 | 24 |

## Pin Description

$V_{\mathrm{CC}}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
RESET is the master reset input. See Reset description.
PORT I is a 4-bit Hi-Z input port.
PORT L is an 8 -bit I/O port.
There are two registers associated with the $L$ port: a data register and a configuration register. Therefore, each $L$

I/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L <br> Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input with Weak Pull-up |
| 1 | 0 | Push-pull Zero Output |
| 1 | 1 | Push-pull One Output |

Three data memory address locations are allocated for this port, one each for data register [00D0], configuration register [00D1] and the input pins [00D2].
Port $L$ has the following alternate features:
LO MIWU or CMPOUT
L1 MIWU or CMPIN-
L2 MIWU or CMPIN+
L3 MIWU
L4 MIWU (high sink current capability)
L5 MIWU (high sink current capability)
L6 MIWU (high sink current capability)
L7 MIWU or MODOUT (high sink current capability)
The selection of alternate Port $L$ function is done through registers WKEN [00C9] to enable MIWU and CNTRL2 [ 00 CC ] to enable comparator and modulator.
All eight L-pins have Schmitt Triggers on their inputs.
PORT G is an 8-bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7).
All eight G-pins have Schmitt Triggers on the inputs.
There are two registers associated with the G port: a data register and a configuration register. Therefore each $G$ port bit can be individually configured under software control as shown below:

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :---: |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input with Weak Pull-up |
| 1 | 0 | Push-pull Zero Output |
| 1 | 1 | Push-pull One Output |

Three data memory address locations are allocated for this port, one for data register [00D3], one for configuration register [00D5] and one for the input pins [00D6]. Since G6 and G7 are $\mathrm{Hi}-\mathrm{Z}$ input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the device will be placed in the Halt mode by writing a " 1 " to the G7 data bit.
Six pins of Port G have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input/general purpose input (if clock option is R/C or external clock)

## Pin Description (Continued)

Pins G1 and G2 currently do not have any alternate functions.
The selection of alternate Port G functions are done through registers PSW [00EF] to enable external interrupt and CNTRL1 [OOEE] to select TIO and MICROWIRE operations. PORT D is a four bit output port that is preset when RESET goes low. One data memory address location is allocated for the data register [00DC].

## Oscillator Circuits

## EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal provided it meets the specified duty cycle, rise and fall times, and input levels. CKO is available as a general purpose input G7 and/or Halt control.

## CRYSTAL OSCILLATOR

By selecting CKO as a clock output, CKI and CKO can be connected to create a crystal controlled oscillator. Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator, CKI can make a R/C oscillator. CKO is available as a general purpose input and/or HALT control. Table II shows variation in the oscillator frequencies as functions of the component ( R and C ) values.


FIGURE 3. Clock Oscillator Configurations

## Programming the COP820CJMH/ COP822CJMH

Programming the hybrid emulators is accomplished through the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a pre-programmed EPROM (either via the NSC development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the proper value specified in the following table

| Device | Package Type | Contents of <br> Last Byte <br> (Address 01FFF) |
| :---: | :---: | :---: |
| COP820CJMH | 28 DIP | $6 F$ |
| COP822CJMH | 20 DIP | E7 |

## ERASING THE PROGRAM MEMORY

Erasure of the EPROM program memory is achieved by removing the device from its socket and exposing the transparent window to an ultra-violet light source.
The erasure characteristics of the device are such that the erasure begins to occur when exposed to light with wavelengths shorther than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of flourescent lamps have wavelengths in the $3000 \AA$ to 4000 range.
After programming, opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents, erasure, and excessive HALT current. Note that the device will also draw more current than normal (especially in HALT mode) when the window of the device is not covered with an opaque label.
The recommended erasure procedure for the devices is exposure to short wave ultraviolet light which as a wavelength of $2537 \AA \AA$. The integrated dose (UV intensity $\times$ exposure time) for erasure should be a miniumum of $15 \mathrm{w}-\mathrm{sec} / \mathrm{cm}^{2}$.
The device should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The following table shows the minimum erasure time for various light intensities.

| Minimum Erasure Time |  |  |
| :---: | :---: | :---: |
| Light Intensity <br> (Micro-Watts/cm |  |  |$\quad$| 28-Pin Package | 20-Pin Package |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32 \mathrm{kBytes}$ of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32 k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.
The iceMASTER's performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.
The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | MetaLink base unit in-circuit emulator <br> for all COP8 devices, symbolic debugger <br> software and RS 232 serial interfcace <br> cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

## Development Support (Continued)

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :--- | :---: | :---: | :---: |
| MH-820CJ20D5PC | 20 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP822CJ |
| MHW-820CJ20DWPC | 20 DIP | $2.3 \mathrm{~V}-6.0 \mathrm{~V}$ | COP822CJ |
| MHW-820CJ28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP820CJ |
| MHW-820CJ28DWPC | 28 DIP | $2.3 \mathrm{~V}-6.0 \mathrm{~V}$ | COP820CJ |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :---: | :--- | :---: |
| MOLE-COP8-IBM | COP8 macro <br> cross assembler <br> for IBM ${ }^{\oplus}$ PC- | 424410527-001 |
| XT®, PC-AT® or |  |  |
| compatible |  |  |$\quad$.

## SINGLE CHIP EMULATOR

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form, fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Setup: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days

## COP888CSMH microCMOS Microcontroller Emulator

## General Description

The COP888CSMH hybrid emulators is a members of the COPSTM microcontroller family. The device is a two chip system in a dual cavity package. Within the package is the COP888CS and a UV-erasable 8k EPROM with port recreation logic. Code executes out of EPROM. The device is offered in the following packages: 44-pin LDCC, 40-pin DIP, and 28 -pin DIP. All packages contain transparent windows which allow the EPROM to be erased and re-programmed.
The COP888CSMH is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, one 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, one comparator, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CSMH operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

These COP888CSMH is primarily intended as a prototyping design tool. The Electrical Performance Characteristics are not tested but are included for reference only.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 8192 bytes on-board EPROM
- 192 bytes on-board RAM

E Single supply operation: $4.5 \mathrm{~V}-5.5 \mathrm{~V}$

- Full duplex UART
- One analog comparator
- MICROWIRE/PLUS serial I/O
- WATCHDOG and Clock Monitor logic
a Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- One 16 -bit timer, with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Timer (2)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— UART (2)
— Default VIS
■ 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set with true bit manipulation
- Memory mapped I/O
- $B C D$ arithmetic instructions
w Package: 44 LDCC with 39 I/O pins 40 DIP with 35 I/O pins 28 DIP with 23 I/O pins
- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Form fit and function emulation device for the COP888CS
- Real time emulation and full program debug offered by National's Development Systems


## Ordering Information

| Hybrid Emulator | Package Type | Part Emulated <br> with Crystal <br> Oscillator Option |
| :--- | :--- | :--- |
| COP888CSMHD-X | 40 -Pin DIP | COP888CS-XXX/N |
| COP888CSMHEL-X | 44 -Pin LDCC | COP888CS-XXX/V |
| COP884CSMHD-X | 28-Pin DIP | COP884CS-XXX/N |

X indicates Crystal Option: for applications requiring R/C oscillator option check with your local sales representative.

## Connection Diagrams

Plastic Chip Carrier


Dual-In-Line Package


TL/DD/11387-2

Dual-In-Line Package


Top View
FIGURE 1. COP888CSMH Connection Diagrams

| Port | Type | Alternate Fun | Alternate Fun | $\begin{aligned} & \text { 28-Pin } \\ & \text { DIP } \end{aligned}$ | 40-Pin DIP | $\begin{aligned} & \text { 44-Pin } \\ & \text { LDCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MIWU | CKX | 12 | 18 | 18 |
| L2 | 1/0 | MIWU | TDX | 13 | 19 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 | 20 |
| L4 | 1/0 | MIWU |  | 15 | 21 | 25 |
| L5 | 1/0 | MIWU |  | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT RESTART |  | 4 | 6 | 6 |
| 10 | 1 |  |  | 7 | 9 | 9 |
| 11 | 1 | COMP1IN- |  | 8 | 10 | 10 |
| 12 | 1 | COMP1IN + |  | 9 | 11 | 11 |
| 13 | 1 | COMPIOUT |  | 10 | 12 | 12 |
| 14 | 1 |  |  |  | 13 | 13 |
| 15 | 1 |  |  |  | 14 | 14 |
| 16 | 1 |  |  |  | 15 | 15 |
| 17 | 1 |  |  |  | 16 | 16 |
| D0 | 0 |  |  | 19 | 25 | 29 |
| D1 | 0 |  |  | 20 | 26 | 30 |
| D2 | 0 |  |  | 21 | 27 | 31 |
| D3 | 0 |  |  | 22 | 28 | 32 |
| D4 | 0 |  |  |  | 29 | 33 |
| D5 | 0 |  |  |  | 30 | 34 |
| D6 | 0 |  |  |  | 31 | 35 |
| D7 | 0 |  |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/O |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | I/O |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/O |  |  |  |  | 24 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
Total Current out of GND Pin (Sink)
Storage Temperature Range

100 mA
110 mA
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

The following AC and DC Electrical Characteristics are not tested but are for reference only.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 250 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  |  | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, L and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The comparators and Clock Monitor are disabled.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 4) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | T |  |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs $\mathrm{t}_{\text {SETUP }}$ $t_{\text {HOLD }}$ |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay tpD1 $^{\text {t }}$ tPDO SO, SK All Others | $R_{L}=2.2 k, C_{L}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 4: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).
Note 5: Parameter sampled (not 100\% tested).


FIGURE 2. MICROWIRE/PLUS Timing

Comparators AC and DC Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}_{\mathrm{T}} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $V_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current per Comparator <br> (When Enabled) |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
RESET is the master reset input. See Reset Description section.
The COP888CSMH contains three bidirectional 8 -bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. Figure 3 shows the I/O port configurations for the COP888CSMH. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
| 1 | Push-Pull One Output |  |



FIGURE 3. I/O Port Configurations

Port L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port $L$ supports Multi-Input Wake Up on all eight pins. L1 is used for the UART external clock. L2 and L3 are used for the UART transmit and receive.
The Port L has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |
| L4 | MIWU |
| L5 | MIWU |
| L6 | MIWU |
| L7 | MIWU |

Port $G$ is an 8 -bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the $5 \mathrm{I} / \mathrm{O}$ bits (G0, G2-G5) can be individually configured under software control.

## Pin Descriptions (Continued)

Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input ( $\mathrm{R} / \mathrm{C}$ clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port $G$ has the following dedicated functions:
G1 WDOUT (WATCHDOG and/or Clock Monitor dedicated output)
G7 CKO (Oscillator dedicated output or general purpose input)
Port 1 is an 8 -bit port. Port I1-13 are used for Comparator 1. Port 14-16 are used for Comparator 2.
The Port I has the following alternate features.
I1 COMP1-IN (Comparator 1 Negative Input)
12 COMP1 + IN (Comparator 1 Positive Input)
13 COMP1OUT (Comparator 1 Output)
14 COMP2-IN (Comparator 2 Negative Input)
15 COMP2+IN (Comparator 2 Positive Input)
16 COMP2OUT (Comparator 2 Output)
Port D is an 8 -bit output port that is preset high when $\overline{\text { RESET goes low. The user can tie two or more } D \text { port out- }}$ puts together in order to get a higher drive.
Port C is an 8 -bit I/O port.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 4 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (SPECIAL ORDER FROM FACTORY)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/11387-7

TL/DD/11387-6
FIGURE 4. Crystal and R/C Oscillator Diagrams
TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\begin{gathered} \mathrm{R} 1 \\ (\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} \text { R2 } \\ (\mathrm{M} \Omega) \end{gathered}$ | $\begin{gathered} \mathbf{C 1} \\ (\mathrm{pF}) \end{gathered}$ | $\begin{aligned} & \text { C2 } \\ & \text { (pF) } \end{aligned}$ | CKI Freq (MHz) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | 30-36 | 10 |
| 0 | 1 | 30 | 30-36 | 4 |
| 0 | 1 | 200 | 100-150 | 0.455 |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.2 to 2.7 | 3.7 to 4.6 |
| 5.6 | 100 | 1.1 to 1.3 | 7.4 to 9 |
| 6.8 | 100 | 0.9 to 1.1 | 8.8 to 10.8 |

## Programming the COP888CSMH

Programming the COP888CSMH hybrid emulators is accomplished through the duplicator board which is a stand alone programmer capable of supporting different package types. It works in conjunction with a pre-programmed EPROM (either via the development system or a standard programmer) holding the application program. The duplicator board essentially copies the information in the EPROM into the hybrid emulator.
The last byte of program memory (EPROM location 01FFF Hex) must contain the value specified in the following table.

## Programming the COP888CSMH

(Continued)
TABLE III

| Package | HALT <br> Mode | Contents of Last Byte <br> (Address 01FFF) |
| :---: | :---: | :---: |
| 28 | Enabled | 6 F |
| 28 | Disabled | EF |
| $40 / 44$ | Enabled | 7 F |
| $40 / 44$ | Disabled | FF |

## ERASING THE PROGRAM MEMORY

Erasure of the program memory is achieved by removing the device from its socket and exposing the transparent window to an ultra-violet light source.
The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ to $4000 \AA$ range. After programming, opaque labels should be placed over the window of the device to prevent temporary functional failure due to the generation of photo currents, erasure, and excessive HALT current. Note that the device will also draw more current than normal (especially in HALT mode) when the window of the device is not covered with an opaque label.
The recommended erasure procedure for the device is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The intergrated dose (UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} /$ $\mathrm{cm}^{2}$.
The device should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The following table shows the minimum erasure time for various light intensities.

TABLE IV. Minimum COP888CSMH Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> 2 | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain that adequate UV dosages are being applied for full erasure.

## Development Support

## IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.
The iceMASTER provides real time, full speed emulation up to $10 \mathrm{MHz}, 32$ kbytes of emulation memory and 4 k frames of trace buffer memory. The user may define as many as 32 k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
During single-step operation the dynamically annotated code feature displays the contents of all accessed (read \& write) memory locations and registers, as well as flow-ofcontrol direction change markers next to each instruction executed.
The iceMASTER'S performance analyzer offers a resolution of better than $6 \mu \mathrm{~s}$. The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.
Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.
The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via puil-down menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.
The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.

The following tables list the emulator and probe cards ordering information.

Emulator Ordering Information

| Part Number | Description |
| :--- | :--- |
| IM-COP8/400 | Metalink base unit in-circuit emulator for <br> all COP8 devices, symbolic debugger <br> software and RS/232 serial interface <br> cable |
| MHW-PS3 | Power Supply $110 \mathrm{~V} / 60 \mathrm{~Hz}$ |
| MHW-PS4 | Power Supply $220 \mathrm{~V} / 50 \mathrm{~Hz}$ |

Probe Card Ordering Information

| Part Number | Package | Voltage <br> Range | Emulates |
| :---: | :---: | :---: | :---: |
| MHW-884CS28D5PC | 28 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP884CS |
| MHW-884CS28DWPC | 28 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP884CS |
| MHW-888CS40D5PC | 40 DIP | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CS |
| MHW-888CS40DWPC | 40 DIP | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CS |
| MHW-888CS44D5PC | 44 PLCC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | COP888CS |
| MHW-888CS44DWPC | 44 PLCC | $2.5 \mathrm{~V}-6.0 \mathrm{~V}$ | COP888CS |

## MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

| Part Number | Description | Manual |
| :--- | :--- | :---: |
| MOLETM-COP8-IBM | COP8 Macro | $424410527-001$ |
|  | Cross |  |
|  | Assembler for |  |
|  | IBM ${ }^{\oplus}$ PC/XT®, |  |
|  | PC/AT® or $^{\text {Compatible }}$ |  |

## SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit and function emulators. For more detailed information refer to the emulation device specific data sheets and the form fit, function emulator selection table below.

## PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. National Semiconductor offers a duplicator board which allows the transfer of program code from a standard programmed EPROM to the single chip emulator and vice versa. Data I/O supports COP8 emulator device programming with its uniSite 48 and System 2900 programmers. Further information on Data I/O programmers can be obtained from any Data I/O sales office or the following USA numbers:
Telephone: (206) 881-6444 Fax: (206) 882-1043

Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user has questions he can leave messages on our electronic bulletin board, which we will respond to.

| Voice: | (408) 721-5582 |  |
| :--- | :--- | :--- |
| Modem: | (408) $739-1162$ |  |
|  | Baud: | 300 or 1200 Baud |
|  | Set-up: | Length: 8 -Bit |
|  |  | Parity: None |
|  |  | Stop Bit: 1 |

Section 3
COPS Applications
Section 3 Contents
COP Brief 2 Easy Logarithms for COP400 ..... 3-3
COP Brief 6 RAM Keep-Alive ..... 3-14
COP Note 1 Analog to Digital Conversion Techniques with COPS Family Microcontrollers ..... 3-15
COP Note 4 The COP444L Evaluation ..... 3-47
COP Note 5 Oscillator Characteristics of COPS Microcontrollers ..... 3-52
COP Note 6 Triac Control Using the COP400 Microcontroller Family ..... 3-69
COP Note 7 Testing of COP400 Family Devices ..... 3-77
AB-3 Current Consumption in NMOS COPS Microcontrollers ..... 3-86
AB-4 Further Information on Testing of COPS Microcontrollers ..... 3-88
AB-6 COPS Interrupts ..... 3-90
AB-15 Protecting Data in Serial EEPROMs ..... 3-91
AN-326 A User's Guide to COPS Oscillator Operation ..... 3-93
AN-329 Implementing an 8-Bit Buffer in COPS ..... 3-97
AN-338 Designing with the NMC9306/COP494 a Versatile Simple to Use EEPROM ..... 3-101
AN-400 A Study of the Crystal Oscillator for CMOS-COPS ..... 3-107
AN-401 Selecting Input/Output Options on COPS Microcontrollers ..... 3-111
AN-440 New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix V.F. Display ..... 3-121
AN-452 MICROWIRE Serial Interface ..... 3-131
AN-454 Automotive Multiplex Wiring ..... 3-142
AN-521 Dual Tone Multiple Frequency (DTMF) ..... 3-146
AN-579 MICROWIRE/PLUS Serial Interface for COP800 Family ..... 3-155
AN-596 COP800 MathPak ..... 3-167
AN-607 Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers ..... 3-203
AN-662 COP800 Based Automated Security/Monitoring System ..... 3-210
AN-663 Sound Effects for the COP800 Family ..... 3-218
AN-666 DTMF Generation with a 3.58 MHz Crystal ..... 3-241
AN-673 2-Way Multiplexed LCD Drive and Low Cost A/D Converter Using V/F Techniques with COP8 Microcontrollers ..... 3-269
AN-681 PC MOUSE Implementation Using COP800 ..... 3-288
AN-714 Using COP800 Devices to Control DC Stepper Motors ..... 3-313
AN-734 MF2 Compatible Keyboard with COP8 Microcontrollers ..... 3-323
AN-739 RS-232C Interface with COP800 ..... 3-343
AN-749 Quadrature Signal Interface to a COP400 Microcontroller ..... 3-355

## Easy Logarithms for COP400

National Semiconductor COP Brief 2


Logarithms have long been a convenient tool for the simplification of multiplication, division, and root extraction. Many assembly language programmers avoid the use of logarithms because of supposed complexity in their application to binary computers. Logarithms conjure up visions of time consuming iterations during the solution of a long series. The problem is far simpler than imagined and its solution yields, for the applications programmer, the classical benefits of logarithms:

1) Multiplication can be performed by a single addition.
2) Division can be performed by a single subtraction.
3) Raising a number to a power involves a single multiply.
4) Extracting a root involves a single divide.

When applied to binary computer operation logarithms yield two further important advantages. First, a broad range of values can be handled without resorting to floating point techniques (other than implied by the characteristic). Second, it is possible to establish the significance of an answer during the body of a calculation, again, without resorting to floating point techniques.
Implementation of base ${ }_{10}$ logarithms in a binary system is cumbersome and unnecessary since logarithmic functions can be implemented in a number system of any base. The techniques presented here deal only with logarithms to the base $_{2}$.
A logarithm consists of two parts: an integer characteristic and a fractional mantissa.


TL/DD/6942-1 MANTISSA

| LOG $_{2} 3=$ | 1 | 0.95 |
| :--- | :--- | :--- |
| LOG $_{2} 4=$ | 2 | 0.00 |
| LOG $_{2} 8=$ | 3 | 0.00 |
| LOG $_{2} 10=$ | 3 | 0.52 |

FIGURE 1. The Logarithmic Function and Some Example Values

In Figure 1 some points on the logarithmic curve are identified and evaluated to the base $e_{2}$. Notice that the characteristic in each case represents the highest even power of 2 contained in the value of $X$. This is readily seen when binary notation is used.

| $\mathrm{X}_{10}$ | $\mathrm{X}_{2}$ |  |  |  |  | $\log _{2} \mathrm{X}$ | $\log _{2} X \text { Where } X=$$\text { Even Power of } 2$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 24 |  | 22 | 21 | 20 | Characteristic |  |
| 3 | 0 | 0 | 0 | 4 | 1 | 1 |  |
| 4 | 0 | 0 | 4 | 0 | 0 | 2 | 010.0000 |
| 8 | 0 | 4 | 0 | 0 | 0 | 3 | 011.0000 |
| 10 | 0 | 4 | 0 | 1 | 0 | 3 |  |

## FIGURE 2. Identification of the Characteristic

In Figure 2 each point evaluated in Figure 1 has been repeated using binary notation. An arrow subscript indicates the highest even power of 2 appearing in each value of $X$. Notice that in $X=3$ the highest even power of 2 is $2^{1}$. Thus the characteristic of the $\log _{2} 3$ is 1 . Where $X=10$ the characteristic of the $\log _{2} 10$ is 3 .
To find the $\log _{2} X$ is very easy where $X$ is an even power of 2. We simply shift the value of $X$ left until a carry bit emerges from the high order position of the register. This procedure is illustrated in Figure 3. This characteristic is found by counting the number of shifts required and subtracting the result from the number of bits in the register. In practice it is easier to being with the number of bits and count down once prior to each shift.

| Counter for <br> Characteristic | Value of X in Binary |  |  |
| :---: | :---: | :---: | :--- |
| 1000 | 0000 | 1000 | Initial |
| 0111 | 0001 | 0000 | First Shift |
| 0110 | 0010 | 0000 | Second Shift |
| 0101 | 0100 | 0000 | Third Shift |
| 0100 | 1000 | 0000 | Fourth Shift |
| 0011 | 0000 | 0000 | Fifth Shift |
| Characteristic | Mantissa | Final |  |
| 011.0000 | 0000 | Log $_{2} X=3.00$ |  |

FIGURE 3. Conversion to $\mathrm{Base}_{2}$ Logarithm by Base Shift

Examination of the final value obtained in Figure 3 reveals no bits in the mantissa. The value 3 in the characteristic, however, indicates that a bit did exist in the $2^{3}$ position of the original number and would have to be restored in order to reconstruct the original value (antilog).

The log of any even power of 2 can be found in this way:

| Decimal | Binary | $\log _{2}$ |
| :---: | :---: | :---: |
| 128 | 10000000 | 0111.00000000 |
| 64 | 01000000 | 0110.00000000 |
| 32 | 00100000 | 0101.00000000 |
| 4 | 00000100 | 0010.00000000 |
| 2 | 00000010 | 0001.00000000 |
| 1 | 00000001 | 0000.00000000 |

A simple flow chart, and program, can be devised for generating the values found in the table and, as will be apparent, a straight line approximation for values that are not even powers of 2. The method, as already illustrated in Figure 3, involves only shifting a binary number left until the most significant bit moves into the carry position. The characteristic is formed by counting. Since a carry on each successive shift will yield a decreasing power of 2 , we must start the characteristic count with the number of bits in the binary value ( x ) and count down one each shift.

FIGURE 4. Base $_{2}$ Logarithms of Even Powers of 2


FIGURE 5. Log Flowchart
; TITLE LOGS $\quad$; BINARY LOGARITHMS

; CH, HM, LM REPRESENT ANY THREE SEQUENTIAL MEMORY DIGITS. THEY
; MAY BE DEFINED IN ANY REGISTER. THE SYMBOLIC NOTATION CH, HM,
; AND LM ARE USED FOR ADDRESSING TO ALLOW USER FLEXIBILITY
; UPON ENTRY TO THE ROUTINE HM AND LM CONTAIN THE HI AND LO
; OF SOME VALUE X. THE MEMORY POINTER MUST CONTAIN THE ADDRESS
; OF THE CHARACTERISTIC (CH). THE CONTENTS OF THIS LOCATION ARE
; IGNORED AND ARE LOST DURING EXECUTION.
;
; UPON EXIT CH, HM, LM CONTAIN A STRAIGHT LINE APPROXIMATION OF
; THE LOG BASE 2 OF $X . \mathrm{CH}=$ CHARACTERISTIC $H M=H$ ORDER MANTISSA
; LM = LO ORDER MANTISSA. AN 8 BIT MEMORY AREA (TEMP) IS USED IN
; THE REGISTER OPPOSITE DURING THE CORRECTION OF A STRAIGHT
LINE APPROXIMATION OF A LOG OR AN ANTILOG.
; A TEST IS MADE FOR $X=0$. IF THE VALUE OF $X$
; IS NOT ZERO AN INSTRUCTION IS SKIPPED UPON RETURN
; TO THE CALLING ROUTINE.
: - EXAMPLE -
; SUBROUTINE CALL
; RETURN HERE IF $X=0 \cdots$
; RETURN HERE IF X>0 $\rightarrow$
;
;

| 000 | 00 |
| :--- | :--- |
| 001 | 57 |
| 002 | 06 |

COP CROSS ASSEMBLER LOGS

| 003 | A4 | \$LP1: | JSRP | SDB2 | ; SET ADDRESS POINTER <br> ; BACK 2 DIGITS. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 004 | A9 |  | JSRP | SHLR | RESET CARRY AND SHIFT <br> ; REG LEFT ONE BIT. |
| 005 | 20 | \$TS1: | SKC |  | ; IS CARRY = 1 YET? |
| 006 | C8 |  | JP | \$NO | ; NO - KEEP GOING. |
| 007 | 49 | \$LST: | RETSK |  | ; YES - FINISHED!! |
| 008 | 05 | \$NO: | LD |  | ; NO - LOAD COUNT IN ACC. |
| 009 | 5F |  | AISC | -1 | ; SUBTRACT ONE. |
| 00A | 48 | \$TS2: | RET |  | ; MANTISSA IS A O! RETURN |
| OOB | 06 |  | X |  | ; STORE CHARACTERISTIC. |
| 00C | C3 |  | JP | \$LP1 | ; DO IT AGAIN! |

The program shown develops the $\log _{2}$ of any even power of 2 by shifting and testing as previously described. Examine what happens to a value of $X$ that is not an even power of 2 . In Figure 7, the number 25 is converted to a base 2 log.

$$
\begin{gathered}
25_{10}=00011002_{2} \\
\text { Shift left until carry }=1
\end{gathered}
$$

## Characteristic Carry Mantissa $\mathbf{L o g}_{2}$

$0100 \quad 1 \quad 100100000100.10010000$
Figure 7. Straight Line Approximation of Base ${ }_{2}$ Log
The resulting number when viewed as an integer characteristic and a fractional mantissa is $4.5625_{10}$. The fraction 0.5625 is a straight line approximation of the logarithmic curve between the correct values for the base ${ }_{2}$ logs of $2^{4}$ and $2^{5}$. The accuracy of this approximation is sufficient for many applications. The error can be corrected, as will be seen later in this discussion, but for now let's look at the problem of exponents or the conversion to an antilog.

To reconstruct the original value of $X$, find the antilog, requires only restoration of the most significant bit and then its alignment with the power of 2 position indicated by the characteristic. In the example, approximation $\left(\log _{2} 25=\right.$ 0100.1001 ) restoration of MSB can be accomplished by shifting the mantissa (only) one position to the right. In the process a one is shifted into the MSB position.

## Approximation of $\log _{2} X$

Char. Mantissa
0100.10010000

Char. Mantissa
0100.11001000

The value of the characteristic is 4 so the mantissa must be shifted to the right until MSB is aligned with the $2^{4}$ position.

| $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The completion of this operation restores the value of $X$ $(X=25)$ and is the procedure used to find an antilog. Figure 8 is a flow chart for finding an antilog using this procedure. Ths implementation in source code is shown in Figure 9.


FIGURE 8. Flow Chart for Conversion to Antilog

```
COP CROSS ASSEMBLER PAGE 3
LOGS
```

. FORM $\quad ; \cdots \rightarrow$ CONVERT TO ANTILOG $\cdot-\cdots \cdot$;
; THE FOLLOWING SUBROUTINE CONVERTS THE STRAIGHT LINE
; THE APPROXIMATION OF A BASE 2 LOGARITHM TO ITS CORRESPONDING
; ANTILOG. UPON EXIT FROM THE ROUTINE THE CONTENTS OF CH
; WILL BE EQUAL TO THE HEXADECIMAL VALUE OF 'ФF'
LOCAL

| OOD | A4 | ALOG: | JSRP | SDB2 | ; SET ACC TO 0. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OOE | 00 | CLRA |  |  | ; CLEAR MANTISSA AREA. |
| OOF | 36 |  | $X$ | 03 | ; AND MOVE MANTISSA TO |
| 010 | 34 |  | XIS | 03 | ; TEMPORARY STORAGE. |
| 011 | 00 |  | CLRA |  | ; LEAVE POINTER AT LO |
| 012 | 36 |  | X | 03 | ; ORDER OF MANTISSA. |
| 013 | 37 |  | XDS | 03 |  |
| 014 | 22 |  | SC |  | ; RESTORE MSB OF X. |
| 015 | D8 |  | JP | \$SLX |  |
| 01 | A9 | \$SLM: | JSRP | SHLR | ; SHIFT REMAINDER |
|  |  |  |  |  | ; LEFT INTO CARRY. |
| 017 | A3 |  | JSRP | SDR2 | ; MOVE BACK 2 DIGITS. |
| 018 | AA | \$SLX: | JSRP | SHLC | ; SHIFT X LEFT 1. |
| 019 | 05 |  | LD |  | ; LOAD CHARACTERISTIC. |
| 01A | 5F | \$TST: | AISC | -1 | ; CHARACTERISTIC -1. |
| 01B | 48 | \$LST: | RET |  | ; IF NO CARRY - FINIS. |
| 01C | 36 |  | X | 03 | ; STORE REMAINDER AND MOVE |
|  |  |  |  |  | ; DOWN ONE REGISTER. |
| 01D | A4 |  | JSRP | SDB2 | ; MOVE BACK 2 DIGITS. |
| 01E | D6 |  | JP | \$SLM | ; DO IT AGAIN. |

; 4 ROUTINES ARE CALLED FROM THE SUBROUTINE PAGE BY THIS ; PROGRAM: SDB2, SDR2, SHLR, SHLC.

FIGURE 9

Using the linear approximation technique just described, some error will result when converting any value of $X$ that is not an even power of 2.
Figure 10 contains a table of correct base 2 logarithms for values of X from 1 through 32 along with the error incurred for each when using linear approximation. Notice that no error results for values of $X$ that are even powers of 2. Also notice that the error incurred for multiples of even powers of 2 of any given value of $X$ is always the same.

| Value of $X$ | Error |
| ---: | :---: |
| $2 \times 5=10$ | 0.12 |
| $4 \times 5=20$ | 0.12 |
| 3 | 0.12 |
| $2 \times 3=6$ | 0.15 |
| $4 \times 3=12$ | 0.15 |
| $8 \times 3=24$ | 0.15 |


| X | Hexadecimal Log Base | Linear <br> Approximation of Log Base 2 | Error Hexadecimal | $E_{M}-1+\frac{E M-E M-1}{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0.00 | 0.00 | 0.00 |  |
| 2 | 1.00 | 1.00 | 0.00 |  |
| 3 | 1.95 | 1.80 | 0.15 |  |
| 4 | 2.00 | 2.00 | 0.00 |  |
| 5 | 2.52 | 2.40 | 0.12 |  |
| 6 | 2.95 | 2.80 | 0.15 |  |
| 7 | 2.CE | $2 . \mathrm{CO}$ | 0.0E |  |
| 8 | 3.00 | 3.00 | 0.00 |  |
| 9 | 3.2 B | 3.20 | 0.0B |  |
| 10 | 3.52 | 3.40 | 0.12 |  |
| 11 | 3.75 | 3.60 | 0.15 |  |
| 12 | 3.95 | 3.80 | 0.15 |  |
| 13 | 3.83 | 3.40 | 0.13 |  |
| 14 | 3.CE | $3 . C 0$ | 0.0E |  |
| 15 | 3.E8 | $3 . \mathrm{EO}$ | 0.08 |  |
| 16 | 4.00 | 4.00 | 0.00 |  |
| 17 | 4.16 | 4.10 | 0.06 | 0.03 |
| 18 | 4.2 B | 4.20 | 0.0B | 0.0D |
| 19 | 4.3 F | 4.30 | 0.0F | 0.11 |
| 20 | 4.52 | 4.40 | 0.12 | 0.15 |
| 21 | 4.67 | 4.50 | 0.17 | 0.16 |
| 22 | 4.75 | 4.60 | 0.15 | 0.16 |
| 23 | 4.87 | 4.70 | 0.17 | 0.16 |
| 24 | 4.95 | 4.80 | 0.15 | 0.15 |
| 25 | $4 . \mathrm{A} 4$ | 4.90 | 0.14 | 0.15 0.14 |
| 26 | $4 . \mathrm{B3}$ | 4.IA0 | 0.13 | 0.14 0.12 |
| 27 | $4 . \mathrm{C} 1$ | 4.80 | 0.11 | 0.12 0.10 |
| 28 | 4.CE; | $4 . \mathrm{CO}$ | 0.0E | 0.0 D |
| 29 | 4.DB | 4.D0 | 0.0B | 0.0 A |
| 30 | 4.E8 | 4.E0 | 0.08 | 0.06 |
| 31 | 4.54 | 4.F0 | 0.04 | 0.02 |
| 32 | 5.00 | 5.00 | 0.00 | 0.02 |
| 33 |  | 5.1- |  |  |

FIGURE 10. Error Incurred by Linear Approximation of Base 2 Logs

An error that repeats in this way is easily corrected using a look-up table. The greatest absolute error will occur for the least value of $X$ not an even power of $2, X=3$, is about $8 \%$. A 4 point correction table will eliminate this error but will move the greatest uncompensated error to $X=9$ where it
will be about $4 \%$. This process continues until at 16 correction points the maximum error for the absolute value of the logarithm is less than 1 percent. This can be reduced to 0.3 percent by distributing the error. Interpolated error values are listed in Figure 10 and are repeated in Figure 11 as a binary table.

| High Order <br> 4 Mantissa <br> Bits | Binary <br> Correction <br> Value | Hexadecimal <br> Correction <br> Value |
| :---: | :---: | :---: |
| 0000 | 00000000 | 00 |
| 0001 | 00001001 | 09 |
| 0010 | 00001101 | 03 |
| 0011 | 00010001 | 11 |
| 0100 | 00010101 | 15 |
| 0101 | 00010110 | 16 |
| 0110 | 00010110 | 16 |
| 0111 | 00010110 | 16 |
| 1000 | 00010101 | 15 |
| 1001 | 00010100 | 14 |
| 1010 | 00010010 | 12 |
| 1011 | 00010000 | 10 |
| 1100 | 00001101 | 0 D |
| 1101 | 00001010 | 0 A |
| 1110 | 00000110 | 06 |
| 1111 | 00000010 | 02 |

Notice in Figure 10 that left justification of the mantissa causes its high order four bits to form a binary sequence that always corresponds to the proper correction value．This works to advantage when combined with the COP400 LQID instruction．LQID implements a table look－up function using the contents of a memory location as the address pointer． Thus we can perform the required table look－up without dis－ turbing the mantissa．
Figure 12 is the flow chart for correction of a logarithm found by linear approximation．Figure 13 is its implementa－ tion in COP400 assembly language．Notice that there are two entry points into the program．One is for correction of logs（LADJ：），the other is for correction of a value prior to its conversion to an antilog（AADJ：）．

## FIGURE 11．Correction Table for $\mathbf{L}_{\mathbf{2}} \mathbf{X}$ Linear Approximations



FIGURE 12．Flow Chart for Correction of a Value Found by Straight Line Approximation

COP CROSS ASSEMBLER PAGE: 4
LOGS
. FORM ; $-\cdots \rightarrow$ ADJUST VALUE OF LOGARITHM $\cdots \cdots . . . ;$
. LOCAL
; THE FOLLOWING TABLE IS USED DURING THE CORRECTION OF VALUES
; FOUND BY STRAIGHT LINE APPROXIMATION. IT IS PLACED HERE IN
; ORDER TO ALIGN ITS BEGINNING ELEMENT WITH A ZERO ADDRESS AS REQUIRED BY THE LQID INSTRUCTION.

| TPLS: | NOP <br> .WORD | 03,09,00,011 | ; REGISTER WITH ZERO ADDRESS. |
| :---: | :---: | :---: | :---: |
| . WORD | 015,016,016,016 |  |  |
|  | . WORD | 015,014,012,010 |  |

; THE FOLLOWING SUBROUTINE ADJUSTS THE VALUE OF A BASE 2
; LOGARITHM FOUND BY STRAIGHT LINE APPROXIMATION. THE
; CORRECTION TERMS ARE TAKEN FROM THE TABLE ABOVE. THE ; SUBROUTINE HAS 2 ENTRY POINTS:
LADJ: - ADJUSTS A VALUE DURING CONVERSION TO A LOG
AADJ: - ADJUSTS A VALUE DURING CONVERSION TO ANTILOG
; THE CARRY FLAG IS SET UPON ENTRY TO DISTINGUISH BETWEEN LOG
; $(C=1)$ AND ANTILOG ( $C=0$ ) CONVERSIONS. DURING A LOGARITHM
; CONVERSION THE VALUE FOUND IN THE ABOVE TABLE IS ADDED TO
; THE MANTISSA. DURING AN ANTILOG CONVERSION THE VALUE FOUND
; IN THE ABOVE TABLE IS SUBTRACTED FROM THE MANTISSA.

| AADJ: | RC |  | ; C = O FOR ANTILOG |
| :---: | :---: | :---: | :---: |
|  | JP | \$LD | ; CONVERSION. |
| LADJ: | SC |  | ; C = FOR LOG2 ADJ. |
| \$LD | LD |  | ; MOVE ADDRESS POINTER BACK |
|  | XDS |  | ; ONE LOCATION. |
|  | LD |  | ; LOAD CONTENTS OF HI MANTISSA |
|  | XDS | 03 | ; AND STORE IT IN THE LO ORDER |
|  | X |  | ; OF THE TEMP MEMORY LOCATION. |
|  | CLRA |  | ; SET TABLE POINTER |
|  | AISC | TBL | ; (ACC) TO TABLE ADDRESS. |

## COP CROSS ASSEMBLER

 LOGS| 152 | $03 A$ | BF |
| :--- | :--- | :--- |
| 153 | $03 B$ | 332 C |
| 154 | $03 D$ | 04 |
| 155 | $03 F$ | 07 |
| 156 | $03 F$ | 20 |
| 157 | 040 | 80 |
| 158 | 041 | 98 |
| 159 |  |  |
| 160 | 042 | 35 |
| 161 | 043 | 48 |
| 162 |  |  |
| 163 |  |  |
| 164 |  |  |
| 165 |  |  |
| 166 |  |  |
| 167 |  | 0020 |
| 168 |  | 0002 |
| 169 |  |  |
| 170 |  |  |
| 171 |  |  |

PAGE: 5

| \$GTM: | LQID |  | ; load correction value to Q. ; TRANSFER Q REGISTER ; CONTENTS TO MEMORY. |
| :---: | :---: | :---: | :---: |
|  | CQMA |  |  |
|  | XIS |  |  |
|  | XDS |  |  |
|  | SKC |  | ; ANTILOG? |
| \$ADD: | JSRP | COMP | ; YES - COMPLIMENT. <br> ; ADD CORRECTION VALUE |
|  | JSRP | ADRO |  |
|  |  |  | ; TO MANTISSA. |
|  | LD | 03 | ; SET POINTER TO |
| \$LST: | RET | ; CHARACTERISTIC AND |  |
|  |  |  | ; RETURN. |
| ; 2 ROUTINES ARE CALLED FROM THE SUBROUTINE PAGE BY THIS <br> ; PROGRAM: COMP, ADRO |  |  |  |
|  |  |  |  |  |  |  |
| $\begin{aligned} & V 1=T P L S \& O F F \\ & T B L=V 1 / 16 \end{aligned}$ |  |  |  |

TL/DD/6942-7

Subroutines Used by the Log and Antilog Programs


296 SD 35 LD 03 ; MOVE TO OPPOSITE REGISTER.

| 325 | $0 A 9$ | 32 | SHLR: | RC |
| :--- | :--- | :--- | :--- | :--- |
| 326 | $0 A A$ | 05 | SHLC: | LD |

327
327
328
329
330
331

## LOP

| 332 | $0 B 0$ | 44 | NOP | ; AVOID SKIP, IF ANY |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 333 | OB1 | 04 |  | XIS | ; STORE SHIFTED DIGIT. |
| 334 | $0 B 2$ | 48 | RLST: | RET |  |
| 335 |  |  |  | ; FINISHED - RETURN! |  |
| 336 |  |  |  |  |  |
| 337 |  |  |  |  |  |

## RAM Keep-Alive

A COPSTM application is a small scale computer system and the design of a power shut-down is not trivial. During the time that power is available, but out of the designed operating range, the system must be prevented from doing anything to harm protected data. This will typically involve some type of external protection of timing circuit.
There is an option on the COP420, 420L, and 410L parts called "RAM Keep-Alive" that provides a separate power supply to the RAM area of the chip via the CKO pin. The application of power to the RAM while the remainder of the chip has been powered down via $V_{C C}$ will keep the RAM "alive".
However, the integrity of data in the RAM is not only a function of power but is also influenced by transient conditions as power is removed and reapplied. During power-on, the Power On Reset (POR) circuit will keep transients from causing changes in the RAM states. The condition of power loss will have some probability of data change if external control is not used.
At some point below the minimum operating voltage certain gates will no longer respond properly while others may still be functional until a much lower voltage. During this transition time any false signal could cause a false write to one or more cells. Another effect could be to turn on multiple address select lines causing data destruction.
Testing the rate of data change is very difficult because it must be done on a statistical basis with many turn/on-turn/ off cycles. Two factors have a major bearing on the numbers derived by testing. One is to call any change in a related data block a failure, even though more than one bit in that block may have changed (this latter case may well be due to the "address select mode"). The second factor is that without massive instrumentation it is impossible to examine the data after each power cycle. Indeed, to do so might have caused errors!
By running the power cycle for a period of time and then looking for changes, one could overlook multiple changes thus reducing the error rate. This has been minimized by more frequent checking which indicates that the errors are spread out randomly over time.
With a power supply that drops from 4.5 to 2 V in approximately 100 ms , the drop-out rate is 1 in 5 k to 6 k power cycles. Reducing the voltage fall time will cause an improvement in the number of cycles per drop-out. This will reach a limit condition of a very high number (1 per 1 million?) when the power falls within one instruction cycle (4-10 $\mu \mathrm{s}$ for the 420, $15-40 \mu \mathrm{~s}$ for the "L" parts). Attaining very rapid fall time may cause problems due to the lack of decoupling/bypass capacitance. By inserting an electronic switch between the regulator and $\mathrm{V}_{\mathrm{CC}}$ of the COP chip one might be able to meet this type of fall time. By implication some type of sensing is required to cause the switching.

National Semiconductor COP Brief 6

The desirable approach is to force the COP reset input to zero before the voltage falls below 4.5 V . This provides a drop out rate of approximately 1 in 50 k for the " $L$ " parts and 1 in 100 k for the 420 . By also stopping the clock of the " $L$ " parts they can achieve a drop-out rate similar to the 420. While not perfect, the number of cycles between data error should be considered with respect to the needs of the application.
The external circuitry to control the chip during the power transition has several implementations each one being a function of the application. The simplest hardware is found in a battery powered (eutomotive) application. The circuit must sense that the . ritched 12 V is falling (e.g., at some value much below $1: 7 \mathrm{~V}$ and still greater than 5 V ). This can be done by using the unswitched 12 V as a reference for a divider to a nominal voltage of 8 V . As the switched 12 V drops below the reference a detector will turn on a clamp transistor to a series switch, the POR, and/or the clock circuit (Figure 1). It should be noted that this draws current during the absence of the switched 12 V circuit.
In non-automotive usage a similar circuit can be used where there is a stable reference voltage available to use with the comparator/clamp. Thus a 3.6 V rechargable Ni-Cad battery could be used as the reference voltage and $\mathrm{V}_{\text {RAM }}$ if the appropriate divider is used to level shift to this operating range.
In AC line-powered applications, a similar method could be used with the raw DC being sensed for drop. Another method would be to sense that the line had missed 2-3 cycles either by means of a charge pump or peak detection technique. This will provide the signal to turn on the clamp. One must make this faster than the time to discharge the output capacitance of the power supply, thus assuring that the clamp has performed its function before the supply falls below spec value.
In conclusion, to protect the data stored in RAM during pow-er-off cycle, the POR should go low before the $V_{C C}$ power drops below spec and come up after $V_{C C}$ is within spec. The first item must be handled with an external circuit like Figure 1 and the latter by an RC per the data sheet.


TL/DD/6946-1

FIGURE 1

## Analog to Digital Conversion Techniques With COPS ${ }^{\text {TM }}$ Family Microcontrollers

## TABLE OF CONTENTS

### 1.0 INTRODUCTION

### 2.0 SIMPLE CAPACITOR CHARGE TIME MEASUREMENT

2.1 Basic Approach
2.2 Accuracy Improvements
2.3 Conclusions
3.0 PULSE WIDTH MODULATION (DUTY CYCLE) TECHNIQUE
3.1 Mathematical Analysis
3.2 Basic Implementation
3.3 Accuracy Improvements
4.0 DUAL SLOPE INTEGRATION TECHNIQUES
4.1 Mathematical Background
4.2 Basic Dual Slope Technique
4.3 Modified Dual Slope Technique
5.0 VOLTAGE TO FREQUENCY CONVERTER, VCO'S
5.1 Basic Approach
5.2 The LM131/LM231/LM331
5.3 Voltage Controlled Oscillators
5.4 A Combined Approach
6.0 Successive Approximation
6.1 Basic Approcah
6.2 Some Comments on Resistor Ladders

## 7.0 "OFFBOARD" TECHNIQUES

7.1 General Comments
7.2 ADC0800 Interface
7.3 ADC0801/2/3/4 Interface (COP431/32/33/34)

### 8.0 CONCLUSION

### 9.0 REFERENCES

### 1.0 Introduction

A variety of techniques for performing analog to digital conversion are presented. The COP420 microcontroller is used as the control element in all cases. However, any of the COPS family of microcontrollers could be used with only minor changes in some component values to allow for different instruction cycle times.
Indirect analog to digital converters are composed of three basic building blocks:

- D/A Converter
- Comparator
- Control logic

National Semiconductor
COP Note 1
Leonard A. Distaso


In a software driven system the D/A converter and comparator are present but the control logic is replaced by instruction sequences. There are a variety of software/hardware techniques for implementing A/D converters. They differ primarily in their approach to the included D/A. There are two primary approaches to the digital to analog conversion which can in turn be divided into a number of sub-categories:
-D/A as a function of weight closures
— R/2R ladder

- Binary weighted ladder
- D/A as function of time
— RC exponential charge
- Linear charge/discharge (dual slope)
- Pulse width modulation

These techniques should be generally familiar to persons skilled in the electronic art. The objective here is to illustrate the application of these established methods to a low cost system with a COPS microcontroller as the intelligent control element. Circuit configurations are provided as well as the appropriate flow charts and code to implement the function.
Some mathematical and theoretical analysis is presented as an aid to understanding the various techniques and their limits. However, it is not the purpose here to provide a definitive theoretical analysis of the analog to digital conversion process or of the various techniques described.

### 2.0 Simple Capacitor Charge Time Measurement

### 2.1 BASIC APPROACH

## General

Perhaps the simplest means to perform an analog to digital conversion is to charge a capacitor until the capacitor voltage is equal to the unknown voltage. The capacitor voltage and the unknown are compared by means of a standard analog comparator. The unknown is determined simply by counting, in the microcontroller, the amount of time it takes for the charge on the capacitor to reach a value equal to the unknown voltage. The capacitor voltage is given by the standard capacitor charge equation:

$$
V_{C}=V_{0}+\left[V_{1}-V_{0}\right]\left[1-e^{* *}(-t / R C)\right]
$$

where: $\mathrm{V}_{\mathrm{C}}=$ capacitor voltage
$\mathrm{VO}=$ "dischage voltage" - low level voltage
V1 = high level voltage
The most obvious problem with this method, from the standpoint of software implementation, is the nonlinearity of the
relationship. This can be circumvented in several ways. First of all, a routine to calculate the exponential can be implemented. This, however, usually requires too much code if the exponential routine is not otherwise required in the program. Alternatively, the range of input voltages can be restricted so that only a portion of the capacitor charge curve - which can be approximated with a linear relationship or with some minor straight time curve fitting - is used. Finally, a look up table can be used which will effectively convert the measured time to the appropriate voltage. The look up table has the advantage that all the math can be built into the table, thereby simplifying matters significantly. If arithmetic routines are going to be used, it is clear that the relationship is simplified if $V 0$ is OV because it then drops out the equation.

## BASIC CIRCUIT IMPLEMENTATION

The circuit in Figure 1 is the basic implementation of the capacitor charge method of A/D conversion. The selection of input and output used is arbitrary and is dictated by general system considerations. V0 is the " 0 " level of the G output and $V 1$ is the " 1 " level of the output. The technique is basically to discharge the capacitor to V 0 (which is ideally ground) and then to apply V1 and increment an internal counter until the comparator changes state. The flow chart and code for this implementation are shown in Figure 2.

## ACCURACY CONSIDERATIONS

The levels reached by the microcontroller output constitute one of the more significant problems with this basic imple-
mentation. The levels of V 1 and V 0 are not $\mathrm{V}_{\mathrm{CC}}$ and ground as would be desired. The level is defined by the load on the output, the value of $\mathrm{V}_{\mathrm{CC}}$, and the device itself. Furthermore, these levels are likely to change from device to device and over temperature. To be sure, the output values will be at least those given in the data sheet, but it must be remembered that those values are minimum high voltages and maximum low voltages. Typically, the high value will be greater than the spec minimum and the low value will be lower than the spec maximum. In fact, with a light load the values will be close to $\mathrm{V}_{\mathrm{CC}}$ and ground. Therefore, in order to obtain any accurate result for a voltage measurement the exact values of V1 and V0 need to be measured and somehow stored in the microcontroller. Typical values of these voltages can be measured experimentally and an average could be used for final implementation.
The other problem associated with the levels is that the capacitive load on the output line is substantial and far in excess of the values used when specifying the characteristics of the various COP420 outputs. The significant effect of this is that it will take longer than "normal" for the output to reach its maximum value. In addition, it is likely that there will be dips in the output as it rises to its maximum value since the capacitor will start to draw charging current from the output. All of this will be fast relative to the other system times. Still it will affect the result since the level to which the capacitor is attempting to charge is not being applied uniformly and "instantaneously". It can be viewed as though the voltage V 1 is bouncing before it stabilizes.


TL/DD/6935-01
Crystal oscillator values chosen to give $4 \mu \mathrm{~s}$ cycle time with divide
by 16 option selected on COP 420 CKO/CKI Pins
$V_{C C}=+5 V$
FIGURE 1. Basic Capacitor Charge Technique


FIGURE 2A. Typical RC Charge A/D Code


FIGURE 2B. Charge Flow Chart

A more general problem is that of the tolerance of RC time constant. The value of the voltage with respect to time is obviously related to the RC value. Therefore, a change in that value will result in a change in the voltage for a given time period t . The graph in Figure 3 illustrates the effect of a $\pm 10 \%$ variation in the RC value upon the voltage measured for a given time $t$. If one cares to work out the math, it comes out that the error is an exponential relationship in much the same manner as the capacitor voltage itself. The maximum error induced for $\pm 10 \%$ RC variation is $\pm 3.9 \%$.
Remember also that we are measuring time. Therefore variation in the RC value will have a direct, linear effect on the time required to measure a given voltage. It is also necessary that the time base for the COP420 be accurate. A variation in the accuracy in the operating frequency of the COP420 will have a direct impact on the accuracy of the result.
Given the errors mentioned so far and assuming that no changes are made in the hardware, the accuracy of the technique then is determined by the resolution of the time measurement. This is improved in two ways: increase the RC time constant so that there is a smaller change in capacitor voltage for a given time period or try to minimize the loop time required to increment the counter. Lengthening the RC time constant is easier but the cost is increased conversion time. The minimum time to increment a 5 to 8 bit binary counter and test an input is 13 cycle times. For a 9
to 12 bit binary counter this minimum time is 17 cycle times. Note also that the minimum time to perform the function does not necessarily correspond to the minimum number of code words required to implement the function. At a cycle time of $4 \mu \mathrm{~s}$, the 13 cycle times correspond to $52 \mu \mathrm{~s}$.

### 2.2 ACCURACY IMPROVEMENTS

Several options are available if it is desired to improve the accuracy of this method. Three such improvements are shown in Figure 4. Figure $4 A$ is the smallest change. Here a pullup resistor has been added to the G output line and the G line is run open drain internally, i.e., the internal pullup is removed. This improves the "bounce" problem mentioned earlier. The G line will go to the high state and remain there with this setup. However, the addition of the resistor does little more than eliminate the bounce. The degree of improvement is not great, but it is an easy way to eliminate a minor source of error.
Figure $4 B$ is the next step. A 74C04 is used as a buffer. The 74C04 was chosen because of its symmetric output characteristics. Any CMOS gate with such characteristics could be used. The software can easily be adjusted to provide the proper polarity. The COP420 output drives a CMOS gate which in turn drives the RC network. This change does make significant improvements in accuracy. With a light


TL/DD/6935-3
FIGURE 3
load the CMOS gate will typically swing from ground to $V_{C C}$ and its output level is not as likely to be affected by the capacitor discharge.
Figure $4 C$ is the best approach, but it involves the greatest component cost. Here two G outputs are controlling analog switches. Ground is connected to the RC network to discharge the capacitor, and a positive reference is used to charge the capacitor. This reference can be any suitable voltage source: zener diodes, $\mathrm{V}_{\mathrm{CC}}$, etc. The controlling voltage tolerance is now clearly the tolerance of the reference. Precise voltage references are readily obtainable. Figure 4C also shows an analog switch connected directly across the capacitor to speed up the capacitor discharge time. When using this version of the basic scheme, remember to include the 'on' resistance of the analog switch connected to $V_{\text {REF }}$ in the RC calculation. Failure to do so will introduce error into the result.
Note that the LM339 is a quad comparator. If these comparators are not otherwise needed in the system, they can be used in much the same manner as the CMOS gate mentioned above. They can be used to buffer the output of the COPS device and to reset the capacitor, or whatever other function is required. This has the advantage of fully utilizing
the components in the system and eliminates the need to add another package to the system.

### 2.3 CONCLUSIONS

This approach is an inexpensive way to perform an A/D conversion. However, it is not that accurate. With a $10 \%$ $V_{C C}$ supply and a $10 \%$ tolerance in the RC value and $10 \%$ variation in the oscillator frequency the best that can be hoped for is about $25 \%$ accuracy. If a $1 \%$ reference voltage is used, this accuracy becomes about $15 \%$.
Under laboratory conditions-holding all variables constant and using precise measured values in the calculations-the configuration of Figure 2 yielded 5 bit accuracy over an input range of 0 to 3.5 V . Over the same range and under the same conditions, the circuit of Figure $4 B$ yield 7 to 8 bit accuracy. It must be emphasized that these accuracies were obtained under controlled conditions. All variables were held constant and actual measured values were used in all calculations. It is unlikely that the general situation will yield these accuracies unless adjustments are provided and a calibration procedure is used. This could defeat the low cost objective.


FIGURE 4

### 3.0 Pulse Width Modulation (Duty Cycle) Technique

### 3.1 MATHEMATICAL ANALYSIS

The pulse width modulation, or duty cycle, conversion technique is based on the fact that if a repetitive pulse waveform is applied to an RC network, the capacitor will charge to the average voltage of the waveform provided that the RC time constant is sufficiently large relative to the pulse period. See Figure 5.
In this technique, the capacitor voltage $\mathrm{V}_{\mathrm{C}}$ is compared to the voltage to be measured by means of an analog comparator. The duty cycle is then adjusted to cause $V_{C}$ to approach the input voltage. The COPS device reads the comparator output and then drives one of its outputs high or low depending on the result, i.e., if $V_{C}$ is lower than the input voltage, a positive voltage (V1) is applied to charge the capacitor; if $\mathrm{V}_{\mathrm{C}}$ is higher than the input voltage, a lower voltage (VO) is applied to discharge the capacitor. Thus the capacitor voltage will seek a point where it varies above and below the input voltage by a small amount. Figure 6 illustrates the capacitor voltage and the comparator output.
Some mathematical analysis here will be useful to help clarify the technique and to point out its restrictions. Referring to Figure 6, we have the following:

$$
\begin{aligned}
V_{A} & =V_{0}+\left[V_{B}-V_{0}\right]\left[e^{* *}(-t 1 / R C)\right] \\
V_{B} & =V_{A}+\left[V_{1}-V_{A}\right]\left[1-e^{* *}(-t 2 / R C)\right] \\
& =V_{1}+\left[V_{A}-V_{1} 1\right]\left[e^{* *}(-t 2 / R C)\right]
\end{aligned}
$$



TL/DD/6935-7

$$
V_{C}=\frac{\left(V_{1}-V_{0}\right) \times T 1}{T 1+T 2}
$$

solving for t 1 and t 2 we have:

$$
\begin{aligned}
& t 1=-R C \ln \left[\left(V_{A}-V_{0}\right) /\left(V_{B}-V_{0}\right)\right] \\
& t 2=-R C \ln \left[\left(V_{B}-V_{1}\right) /\left(V_{A}-V_{1}\right)\right] \\
& \text { let: } \\
& V_{A}=V_{I N}-d 1 \\
& V_{B}=V_{I N}-d 2
\end{aligned}
$$

substituting the above, the equations for t 1 and t2 become:

$$
\begin{aligned}
\mathrm{t} 1= & -\mathrm{RC} \ln \left\{\left[1-\left(\mathrm{d} 1 /\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V} 0\right)\right)\right] /\right. \\
\mathrm{t} 2= & {\left.\left.\left[1+\mathrm{d} 2 /\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V} 0\right)\right)\right]\right\} } \\
& -\mathrm{RC} \ln \left\{\left[1-\left(\mathrm{d} 2 /\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V} 1\right)\right)\right] /\right. \\
& {\left.\left.\left[1-\mathrm{d} 1 /\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{1}\right)\right)\right]\right\} }
\end{aligned}
$$

the equations reduce by means of the following assumptions:

$$
\begin{aligned}
& \text { 1. } d 1=d 2=d \\
& \text { 2. }\left|V_{I N}-V 0\right|>d \\
& \left|V_{I N}-V 1\right|>d
\end{aligned}
$$

applying these assumptions, we get the following:

$$
\begin{aligned}
& t 1=-R C \ln [(1+x) /(1-x)] \text { where } x=-d /\left(V_{I N}-V 0\right) \\
& t 2=-R C \ln \left[(1+x) /(1-y) \text { where } y=d /\left(V_{I N}-V 1\right)\right.
\end{aligned}
$$

because of the assumptions above, the $x$ and $y$ terms in the preceding equations are less than 1 , therefore the following expansion can be used:

$$
\ln [(1+z) /(1-z)]=2\left[z+\left(z^{* *} 3\right) / 3+\left(z^{* *} 5\right) / 5+\ldots\right]
$$



TL/DD/6935-8

FIGURE 5


FIGURE 6
substituting we have:

$$
\begin{aligned}
& \mathrm{t} 1=-2 \mathrm{RC}\left[\mathrm{x}+\left(\mathrm{x}^{* *} 3\right) / 3+\ldots\right] \\
& \mathrm{t} 2=-2 \mathrm{RC}\left[\mathrm{y}+\left(\mathrm{y}^{* *} 3\right) / 3+\ldots\right]
\end{aligned}
$$

under assumption 2 above, the linear term completely swamps the exponential terms yielding the following result (after substituting back into the equation):

$$
\left.\mathrm{t} 1=2 \mathrm{dRC} / \mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \quad \mathrm{t} 2=-2 \mathrm{dRC} /\left(\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{1}\right)
$$

therefore:

$$
\begin{aligned}
& t 1 /(t 1+t 2)=\left(V_{1}-V_{I N}\right) /\left(V_{1}-V_{0}\right) \\
& t 2 /(t 1+t 2)=\left(V_{I N}-V_{0}\right) /\left(V_{1}-V_{0}\right)
\end{aligned}
$$

solving for $V_{I N}$ :

$$
\begin{aligned}
V_{\mathbb{I N}} & =[t 2 /(t 1+t 2)]\left[V_{1}-V_{0}\right]+V_{0} \\
\text { or } V_{I N} & =V_{1}-[t 1 /(t 1+t 2)]\left[V_{1}-V_{0}\right]
\end{aligned}
$$

It follows from the above results that by measuring the times t 1 and t 2 , the input voltage can be accurately determined. As will be seen the restrictions based upon the assumptions above do not cause any serious difficulty.

## General Accuracy Considerations

In the preceding calculations it was assumed that the differential output above and below the input voltage was the same. If the comparator output is checked at absolutely regular intervals, and if the intervals are kept as small as possible this assumption can be fairly easily guaranteed-at least to within the comparator offset which is only a few millivolts. As we shall see, this aspect of the technique presents few, if any, difficulties. In addition, there is an RC network at the input of the comparator. The time constant of this network must be long relative to the time between checks of the comparator output. This will insure that the capacitor voltage does not change very much between checks and thereby help to insure that the differences above and below the input voltage are the same.
The next major approximation has to do with the difference between the input voltage and either V1 or V0. We have relied on this difference being much greater than the amount the capacitor voltage changes above and below the input voltage. This approximation allows the nonlinear terms in the logarithmic expansion to be discarded. In practicality, the approximation means that the input voltage must not be "close" to either V1 or V0. Therefore, it becomes necessary to determine how closely the input voltage can approach V1 or VO. It is obvious that the smaller the difference $d$ can be made, the closer the input voltage can approach either reference. The following calculations illustrate the method for determining that difference d . Note, using either V1 or V0 produces the same result. Thus $\mathrm{V}=\mathrm{V} 1=\mathrm{V} 0$.
For at least $1 \%$ accuracy

$$
\begin{gathered}
x+\left(x^{* *} 3\right) / 3<1.01 x \\
\text { therefore } x<0.173
\end{gathered}
$$

since $x=d /\left|\left(V_{I N}-V\right)\right|$ we have $d<0.173\left|\left(V_{I N}-V\right)\right|$.
Using the same analysis for $0.1 \%$ accuracy in the approximation we get $d<0.0548\left|\left(V_{I N}-V\right)\right|$. By applying this relationship, the RC time constant can be adjusted so that, within the time interval, the capacitor voltage does not change by more than $\mathrm{d} V$. The user may then select, within
reason, how close to the references he can allow the input voltage to go.
The next consideration is really just one of simplification. It is clear that if VO is zero, it drops out of the first equation and the relationship is simplified. Therefore, it is desirable to use zero volts as the $V 0$ value. The equation then becomes:

$$
V_{I N}=V_{1} t 2 /(t 1+t 2)
$$

It is obvious by now that the heart of the technique lies in accurately measuring the times $t 1$ and $t 2$. Clearly this requires that the time base of the COP420 be accurate. Short term variations in the COP420 time base will clearly impact the accuracy of the result. In addition to that there is a serious problem in being able to check the comparator output often enough to get any accuracy and resolution out of simply measuring the times t 1 and t 2 . This problem is circumvented by measuring many periods of the waveform. Doing this gives a large average, which improves the accuracy and tends to eliminate any spurious changes. Of course, the trade off is increased time to do the conversion. However if the time is available, the technique becomes restricted only by the accuracy of the external components. Those of the comparator and the reference voltage are most critical.
It is clear from the equation above that the accuracy of the result is directly dependent upon the accuracy of the reference voltage V1. In other words, it is not possible to be more accurate than the reference voltage. If, however, all that is required is a ratio between the input voltage and the reference voltage, the accuracy of the reference will not be a controlling factor provided that the input voltage tracks the reference. This requires that the input voltage be generated from the reference voltage in some form, e.g., a voltage divider with $\mathrm{V}_{\mathbb{N}}$ coming off a variable resistance.
Finally, we have noted that the difference d must be small. If the capacitor had to charge or discharge a long way toward $V_{I N}$, the nonlinearity of the capacitor charge curve would be significant. This therefore requires that the conversion begin with the capacitor voltage close to the input voltage.
Note that the RC value is not part of the equation. Therefore the accuracy of the time constant has no effect on the result as long as the time constant is long relative to the time between checks of the comparator output.
The final point is that the reference voltages, whatever they may be, must be hard sources. Should these voltages vary or drift at all, they will directly affect the result. In those configurations where the references are being switched in and out, the voltage should not change when it is switched into the circuit.

### 3.2 BASIC IMPLEMENTATION

## General

The objective, then, is to measure the times t 1 and t 2 . This is accomplished in the software by means of two counters. One of the two counters counts the t2 time; the other counter counts the total time $\mathbf{t 1}+\mathbf{t} 2$.
It is necessary to check the comparator output at regular intervals. Thus the software must insure that path lengths
through the test and increment loops are equal in time. Further it is desirable to keep the time required to increment the counters as short as possible. A trade off usually comes into play here. The shortest loop in terms of code required to implement the function is rarely the shortest loop in terms of time required to execute the function. The user has to decide which implementation is best for him. The choice will frequently be governed by factors other than the A/D conversion limits.
It must be remembered that we are now dealing with analog signals. If significant accuracy is required, we are handling very small analog signals. This requires the user to take precautions that are normally required when working with linear circuits, e.g., power supply decoupling and bypassing, lead length restrictions, crosstalk, op amp and comparator stabilization and compensation, desired and undesired feedback, etc. As greater accuracy is sought these factors are more and more significant. It is suggested that the reader refer to the National Semiconductor Linear Applications Handbook and to the data sheets for the various components involved to see what specific precautions should be taken both in general and for a specific device.

## The Base Circuit

Figure 7 shows the diagram for the basic circuit required to implement the duty cycle conversion scheme. The flow chart and code required to implement the function are shown in Figure 8. Note that the flow chart and code do not change-except for possible polarity change on output to allow for an inverting buffer-for any of the improvements in accuracy discussed later. The only exception to this is the technique illustrated in Figure 10 and the variations there are minor.
The code and flow chart in Figure 8 implement the technique as described above. The large averaging technique is
used as it would be too difficult to measure the times $\mathrm{t1}$ and t 2 in a single period. The total time, $\mathrm{t} 1+\mathrm{t} 2$, is the viewing window under complete control of the software. This window is a time equal to the total number of counts, determined by desired accuracy, multiplied by the loop time for a single count. A second counter is counting the 12 time. Special care is taken to insure that all paths through the code take the same length of time since the integrity of the time count is the essence of the technique. The full conversion scheme would use the subroutine in Figure 8. Normally the subroutine would be called first just to get the capacitor charged close to the input voltage. The result obtained here would be discarded. Then the routine would be called a second time and the result used as required.
In the configuration in Figure 7, there is an RC network in both input legs of the comparator. This is to balance the inputs of the device. For this reason, R1 = R2. C1 is the capacitor whose voltage is being varied by the pulse waveform. C 2 is in the circuit only for stabilization and symmetry and is not significant in the result. The comparator tends to oscillate when the + and - inputs are nearly equal without capacitor C2 in the circuit.
As would be expected, the basic circuit has some difficulties. By far the most serious of these difficulties is the output level of the G line. To be sure of the high and low level of this output the levels should be measured. The " 1 " level will be between the spec minimum of 2.4 V and $\mathrm{V}_{\mathrm{CC}}$ (here assumed to be 5 V ). The " 0 " level will be between the 0.4 V spec maximum and ground. With light loads, these levels are likely to vary from device to device. Furthermore, we have the same " 1 " level problem that was mentioned in the simplest technique: the capacitive load is large and the capacitor is charging while the output is trying to go to the high level.


TL/DD/6935-11
FIGURE 7. Basic Duty Cycle A/D

There is also a problem with the low level. When the output goes low, the capacitor begins to discharge through the output device of the COP420. This discharge current has the effect of raising the " 0 " level and thereby introducing error. Note that we are not talking about large changes in the voltages, especially the low level. Typically, the change will only be a few millivolts but that can translate into a loss of accuracy of several bits.
Under laboratory conditions-holding all variables constant and using precise measured values in the calculations-the circuit of Figure 7 yielded 5 bit $\pm 1$ bit accuracy over
the range of V 0 (here measured to be 0.028 V ) to 3.5 V (the maximum specified input voltage for the comparator with $V_{S}$ $=5 \mathrm{~V}$ ). Increasing the number of total counts had very little effect on the result. In the general case, the basic scheme should not be relied upon for more than 4 bits of accuracy, especially if one assumes that $\mathrm{V} 1=\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{VO}=0$. As shall be seen, it is not difficult to improve this accuracy considerably.

| ; ATH 15 THE FULL CONVERSION SCHEME WRITTEN AS A SUBROUTINE |  |  |  |
| :---: | :---: | :---: | :---: |
| Alf (il): | LBI | 1. 10 | ; MAKE SURE COUNTERS CLEARED |
|  | JSRP | CLEAR |  |
|  | LBI | 2. 10 |  |
|  | JSRP | CLEAR |  |
|  | LBI | 1, 13 | ; PRELOAD FOR TOTAL COUNT $=2048$ |
|  | STII | 0 |  |
|  | STII | 0 |  |
|  | STII | 8 |  |
| Aldin]: | ININ |  | ; READ CDMPARATOR--INPUT TO $420=$ IN3 |
|  | AISC. | 8 |  |
|  | , JP | SNDO 1 |  |
| SNDIA: | LBI | $3.0$ <br> ; VALUES | ; Using omg below to save state of other g IF IT WAS NECESSARY TO DO SD, ELSE USE OGI |
|  | SMB | 2 | ; VIN > Ve, DRIVE Ve HIGHER |
|  | OMG |  | ; THIS CODE STRAIGHT LINED FOR SPEED |
|  | SC |  | ; APPLY PQSITIVE REFERENCE |
|  | CLRA |  | ; INCREMENT THE SUB COUNTER |
|  | LBI | 2,13 |  |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | CLRA |  |  |
|  | ASC |  |  |
|  | NOP |  | ; BINARY INCREMENT |
|  | XIS |  | ; WOULD ELIMINATE THESE 4 WORDS IF B BIT |
|  | CLRA |  | ; COUNTER OR LESS-HERE SET UP FOR UP TO 12 BIT |
|  | ASC |  | ; COUNTER |
|  | NOP |  |  |
|  | X |  |  |
|  | JP | TOTAL |  |
| SNHOI: | LBI | 3.0 |  |
|  | RMB | 2 |  |
|  | OMG |  |  |
|  | CLRA |  |  |
|  | AISC | 10 | ; THIS PART OF THE CODE MERELY INSURES THAT |
|  | NDP |  | ; ALL PATHS THROUGH THE ROUTINE ARE EQUAL IN TI |
| DI Y: | AISC | 1 |  |
|  | JP | DLY |  |
| Thint: | CLRA |  |  |
|  | L.BI | 1.13 |  |
|  | SC |  |  |
|  | ASC |  | ; INCREMENT THE TOTAL LODP COUNTER |
|  | NOP |  | ; WHEN OVERFL.OW, DONE SD EXIT |
|  | $\times 15$ |  |  |
|  | CLRA |  |  |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | CLRA |  |  |
|  | ASC |  |  |
|  | JP | ATOD2 |  |
|  | RET |  |  |
| Allilis: | X |  |  |
|  | $J P$ | ATOD 1 |  |
|  | .PAGE | 2 |  |
| CLEAR : | CLRA |  |  |
|  | XIS |  |  |
|  | $J$ | CLEAR |  |
|  | RE: T |  |  |

FIGURE 8A. Duty Cycle A/D Code


TL/DD/6935-12
FIGURE 8B. Duty Cycle A/D Flow Chart

### 3.3 ACCURACY IMPROVEMENTS

## General Improvements

Figure 9 illustrates circuit changes that will make significant improvements in the accuracy of the technique. In Figure 9A a CMOS buffer is used to drive the RC network. The output of the COP420 drives the CMOS gate, which here is a 74 C 04 because of its output characteristics. The main thing that this technique does is to reduce the difficulties with the output levels. Typically, V 0 is V and V 1 is $\mathrm{V}_{\mathrm{CC}}$. We also have a "harder" source for the voltages - the levels don't change while the capacitor is charging or discharging. Now, even more clearly than before, the accuracy of $\mathrm{V}_{\mathrm{CC}}$ is the controlling voltage tolerance. The accuracy of the result will be no better than the accuracy of $\mathrm{V}_{\mathrm{CC}}$ (for a system requiring absolute accuracy).

Under laboratory conditions, the circuit of Figure 9A yielded the accuracies as indicated below for various total counts. The accuracy increased with the total count until the count exceeded 2048. There was no significant increase in accuracy with this circuit for counts in excess of 2048. (Remember that these results were obtained under controlled conditions). We may then view the results obtained with 2048 counts as the upper limit of accuracy with the circuits of Figure 9A. The results were as follows:

| Total | Resultant Accuracy |
| :---: | :---: |
| Count | $8 \pm 1 / 2$ bits |
| 512 | $9 \pm 1$ bits |
| 1024 | $9 \pm 1 / 2$ bits |
| 2048 | $9 \pm 1 / 2$ bits |



FIGURE 9. Improvements to Duty Cycle A/D

The circuit of Figure $9 B$ makes a significant change to improve accuracy. Now the COP420 is controlling analog switches and switching in positive and negative references. Therefore the accuracy of the reference voltages is the controlling factor. Generally this will improve the accuracy over that obtained with Figure 9A. With the circuit of Figure 9B, with V0 $=1 \mathrm{~V}$ (negative reference), and $\mathrm{V} 1=3 \mathrm{~V}$ (positive reference), 9 bit accuracy was achieved with a total count of 1024. V0 and V1 were arbitrarily chosen to place the input voltage approximately in the center of the allowable comparator input range with $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$. Remember, the accuracy of the references is controlling. The result can be no more accurate than the references. Furthermore, these references must be hard sources; i.e., they must not change when they are switched into the circuit as that contributes error into the result.
In Figure 9C, capacitive feedback was added to the comparator circuit and the series resistance to $\mathrm{V}_{\mathrm{IN}}$ was decreased. The feedback added hysteresis and forced the comparator to slew at its maximum rate (significant errors are introduced if the comparator does not change state in a time shorter than the cycle time of the controller). Both of these changes resulted in increased accuracy of the result. With $\mathrm{V} 0=0$, $\mathrm{V} 1=5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and $\mathrm{V}_{\mathrm{CC}}$ held steady at 5.000 V , an accuracy of 10 bits $\pm 1$ bit was achieved over the input range of 0 to 3.5 V .

It is obviously possible to use any combination of the configurations in Figure 9 for a given application. What is used will depend on the user and his specific requirements.

Figure 10 illustrates a further refinement of the basic approach. This configuration can be used if greater accuracies are needed. The major change is the addition of a summing amplifier to the circuit for the purpose of adding a fixed offset voltage to the input voltage. This has the effect of moving the input voltage away from the negative reference (which is OV here). This offset voltage should be stable as the changes in it will directly affect the result. The offset voltage should be chosen so as to place the effective input voltage (the voltage at the comparator input) approximately in the center of the range between the two references. The precise value of the offset is not critical nor is its source. The forward voltage drop across a germanium diode is used as the offset in Figure 10, but this offset can be generated in any convenient manner. The forward voltage drop of the germanium diode is approximately 0.3 V . Given this and the negative reference of $O \mathrm{~V}$ and a positive reference of 2.5 V , the input voltage is restricted to a range of 0 to 2 V . Therefore, the effective input voltage (at the comparator input) is approximately 0.3 V to 2.3 V - well within the limits of the two references. The circuit also includes provision for an autozero self calibration procedure.
Note that the resistors in the summing amplifier should be matched. The absolute accuracy of these resistors is not significant, but their accuracy relative to one another can have a significant bearing on the result. The restriction is imposed so that the output of the summing amplifier is exactly the sum of the input voltage and the offset voltage. This requires unity gain through the amplifier and that the


FIGURE 10. Improved Duty Cycle A/D with Autozero
impedance in each summing leg be the same. These effects can become very serious if one is trying for significant accu-racy-e.g., if 12 bit accuracy is being sought $1 \%$ matching of those resistors can introduce an error of $1 \%$ maximum. While $1 \%$ accurate is fairly good, it is significantly less than 12 bit accuracy. Related to this effect is a possible problem with the source impedance of the input voltage. If that impedance is significant in terms of its ratio to the summing resistor, errors are introduced just as if the resistors are mismatched. "Significant" is determined in terms of the desired system accuracy and the relative impedance values. The comparator section is using some feedback to provide hysteresis for stability and a low series resistance is used for the input to the comparator.
Most significantly, this configuration allows a true zeroing of the system. Through the additional analog switches shown, the COP420 can easily perform an autozero function by
tying the input to ground and measuring the result. Thus the system offsets can be calculated, stored and subtracted from the result. This improves the accuracy and is also more forgiving on the choice of the comparator and op amp selected. Furthermore, the offset can be periodically recomputed by the COP420 thereby compensating for drift in system offsets. Nonetheless, the accuracy of the reference is the controlling factor. It is NOT possible to obtain an absolute (as opposed to ratiometric) accuracy of 12 bits without a reference that is accurate to 12 bits. The LM136 used in Figure 10 is a $1 \%$ reference. Although not inherently accurate to 12 bits, the voltage of the LM136 may be trimmed to exact value by means of a variable resistor. The data sheet of the LM136 illustrates this connection. Under laboratory conditions, the circuit of Figure 1 yielded 11 bit $\pm 1$ bit accuracy with a total count of 4096 over the input range of 0 to 2 V . Figure 11 indicates the flow chart and the code required to implement the technique of Figure 10.


FIGURE 11A. Duty Cycle A to D, Improved Method


TL/DD/6935-17
FIGURE 11B. Flow Chart for Improved Duty Cycle A/D

### 4.0 Dual Slope Integration <br> Techniques

### 4.1 Mathematical Background

(Some of this background information is taken from National Semiconductor Linear Applications Note AN-155. The reader is referred to that document for other related general information.)
The basic approach of dual slope integration conversion techniques is to integrate a voltage across a capacitor for a fixed time, and then to integrate in the other direction with a known voltage until the starting point is reached. The ratio of the two times then represents the unknown voltage. Some of the math below in conjunction with Figure 12 will illustrate the approach.



TL/DD/6935-19
FIGURE 12. Dual Slope Integration-Basic Concept

$$
\begin{gathered}
I_{X}=C \frac{d V}{d t}=V_{X} / R \\
V_{X}=R C \frac{d v}{d t} \\
\int_{0}^{T 1} V_{X} d t=\int_{0}^{V} R C d V \\
V_{X} T 1=R C V \\
V=V_{X} T 1 / R C=I_{X} T 1 / C
\end{gathered}
$$

Similarly:

$$
\begin{gathered}
I_{R E F}=C \frac{d V}{d t}=V_{R E F} / R \\
V_{R E F}=R C \frac{d V}{d t} \\
\int_{T 1}^{T 1}+T_{X} V_{R E F} d t=\int_{V}^{0} R C d V \\
V_{R E F} T_{X}=-R C V \\
V=-V_{R E F} T_{X} / R C \\
-V_{R E F} T_{X} / R C=V_{X} T 1 / R C \\
V_{X}=-V_{R E F} T_{X} / T 1
\end{gathered}
$$

Two important facts arise from the preceding mathematics. First of all, there is a linear relationship involved in determining the unknown voltage. Secondly, the negative sign in the final equation indicates that the reference and the unknown, relative to some point (which may be OV or some bias voltage), have opposite polarity. Thus, if it is desired to measure 0 to +5 V , the reference voltage must be -5 V . If the input is restricted to 2.5 to 5 V , the reference can be 0 V as the integrator and comparator are biased at +2.5 V (then the 0 V is in fact -2.5 V relative to the biasing voltage, and the input range is 0 to 2.5 V relative to the same bias voltage).
There are some difficulties with dual polarity conversion using the dual slope method. It is clear from the math above that if the input voltage will be dual polarity, it is necessary to have two references-one of each polarity. The midrange biasing arrangement briefly described above eliminates
the need for two different polarities but does not help very much since two references are still required-one at the positive value and one at the bias value. Ground is the other reference. Further, the need to select one of two references further complicates the circuitry involved to implement the approach. Also, the dual requirement brings up a difficulty with the bias currents of the integrator and comparator. They could add to the slope in one polarity and subtract in the other.
The only real operational difficulty in dual slope systems is establishing the initial conditions on the integrating capacitor. If this capacitor is not at the proper initial conditions, accuracy will be severely impaired. Figure 12 indicates a switch across the capacitor as a means of initializing it. In a software driven system, the initialization can be accomplished by doing two successive conversions. The result of the first conversion is discarded. It is performed only to initialize the capacitor. The second conversion produces the valid result. One need only insure that there is not significant time lapse between the two conversions. They should take place immediately after one another.
This approach obviously lengthens conversion time but it eliminates many problems. The alternative to this approach of two successive conversions is to take a great deal of care in insuring the initial state of the integrating capacitor and in selecting op amps and comparators with low offsets.

### 4.2 THE BASIC DUAL SLOPE TECHNIQUE

Figure 13 indicates an implementation of the basic dual slope technique. This is a single polarity system and thus requires only the single reference voltage. The circuit of Figure 13 is perhaps not the cheapest way to implement such a scheme but it is representative and illustrates the factors that must be considered.
Consider first the means of initializing the integrating capacitor C 1 . The routine here connects the input to ground and does a conversion on zero volts as a means of initialization. Subsequently-and this is typical of the more usual tech-nique-two conversions are performed. The first conversion is to initialize the capacitor. The second conversion yields the result. Some form of initialization or calibration procedure is required to achieve optimum accuracy from dual slope conversion schemes.
The comparator in this circuit is used in the inverting mode and has positive feedback as recommended in the LM111 data sheet. The voltage reference is the LH0070, which is a $0.01 \%$ reference. A resistive voltage divider on the IH0070 creates the 5 V value. The use of the voltage divider brings up two difficulties (which can be overcome if the LH0O70 is used at its full value, thus eliminating the divider, and the result properly scaled in the microcontroller or series integrating resistor increased). First, the impedance of the reference must be small relative to the series resistance used in the integrator. If this were not the case, the slopes would


FIGURE 13. Basic Dual Slope Integration A/D Scheme
show an effect due to the difference in the $R$ value between the applied reference voltage and the unknown input. (By the same token, the output impedance of the source supplying the unknown must also be small relative to that series integrating resistor). Secondly, the bias currents of the integrator may be such as to affect the reference voltage when it is coming from a simple resistor divider. Both problems are reduced if small resistor values are used in the divider. Note also that current mode switching would reduce the problem as well. It should be pointed out that the errors introduced by these problems are not gross deviations from the expected value. They are small errors that will not make much difference in the majority of applications. They are, however the kind of errors that can make the difference between a system accurate to 10 bits and one accurate to 12 bits (assuming all other factors are the same).

Figure 14 shows the flow chart and code required to implement the basic dual slope technique as shown in Figure 13. Under laboratory conditions an accuracy of 12 bits $\pm 1$ bit was achieved. The method is slow, with the maximum conversion time equal to $2 \times T_{\text {REF }}$. Notice that the accuracy of $V_{C C}$ and that of the integrating resistor and capacitor are not involved in the accuracy of the result. The accuracy of $\mathrm{V}_{\text {REF }}$ is, of course, controlling if absolute accuracy-rather than ratiometric accuracy-is desired. The absolute accuracy of the circuit can be no better than the accuracy of the reference. If ratiometric accuracy is all that is required, there is no particular problem. The accuracy is merely relative to the reference. The R and C values do not impact the accuracy because the integration in both directions is being done through the same R and C . Results would be quite different if a different value of $R$ or $C$ was used for one of the slopes.


FIGURE 14A. Dual Slope A/D Code


TL/DD/6935-21
FIGURE 14B. Basic Dual Slope A/D Flow Chart

### 4.3 MODIFIED DUAL SLOPE TECHNIQUE

## General

The basic idea of the modified dual slope technique is the same as that of the basic approach. The modified approach eliminates the need for dual polarity references and is also more forgiving in the selection of the op amp and comparator required. Figure 15 illustrates the basic idea.


FIGURE 15. Modified Dual Slope - Basic Concept
The math analysis is much the same:

$$
\begin{gathered}
I_{X}=C \frac{d V}{d t}=\left(V_{X}-V_{M A X}\right) / R \\
V_{X}-V_{M A X}=R C \frac{d V}{d t} \\
\left(V_{X}-V_{M A X}\right) T 1=R C \\
V=\left(V_{X}-V_{M A X}\right) T 1 / R C
\end{gathered}
$$

Similarly:

$$
\begin{gathered}
I_{\text {REF }}=C \frac{d V}{d t}=\left(V_{R E F}-V_{M A X}\right) / R \\
\left(V_{R E F}-V_{M A X}\right) T_{X}=-V R C \\
V=-\left(V_{\text {REF }}-V_{M A X}\right) T_{X} / R C \\
\left(V_{M A X}-V_{R E F}\right) T_{X}=\left(V_{X}-V_{M A X}\right) T 1 \\
V_{X}=V_{M A X}+\left(V_{M A X}-V_{R E F}\right) T_{X} / T 1
\end{gathered}
$$

The main difference between this and the basic approach is the offset voltage $\mathrm{V}_{\text {MAX }}$. The main restriction is that all input voltage values $\left(V_{X}\right)$ are less than $V_{M A X}$. It is also apparent that the total count is proportional to the difference between $V_{M A X}$ and $V_{X}$. The only significant effect of this is, however, to slightly complicate the arithmetic required to arrive at a value for $V_{X}$.
Given that the input voltage $V_{X}$ is always less than $V_{M A X}$, the modified dual slope technique is automatic polarity. This fact comes straight out of the equation above. Thus dual polarity references are not required. However, two precise voltages are required: $\mathrm{V}_{\text {MAX }}$ and $\mathrm{V}_{\text {REF }}$. However, the $\mathrm{V}_{\text {MAX }}$ value can be used for a zero adjust as indicated in Figure 16. This means that the $\mathrm{V}_{\text {MAX }}$ value need not be so precise as it will be adjusted in a calibration procedure to produce a zero output. This adjustment amounts to a compensation for the bias currents and offsets. Thus the COP420 can use the supposed value of $\mathrm{V}_{\text {MAX }}$ with $\mathrm{V}_{\text {MAX }}$ later being "tweaked" to give the proper result at zero input. In addition, the initialization loop for the integrating capacitor includes the comparator. Thus the intial condition on the capacitor becomes
not zero but the sum of the offset voltages of the comparator and op amp. Thus the choice of these components is not critical in a modified dual slope approach.

## An Example of the Modified Dual Slope Approach

Figure 16 illustrates an implementation of the modified dual slope technique. The system is calibrated by holding $\mathrm{V}_{\mathbb{N}}$ to ground and then adjusting $V_{\text {MAX }}$ for a " 0 " result. Capacitor C 1 is the integrating capacitor. Capacitor C 2 is used only to cause a rapid transition on the comparator output. C2 is especially useful if an op amp is being used as the comparator stage. Resistor R1 is just part of the capacitor initializing loop. An LH0070 is being used to generate the reference voltage and the $\mathrm{V}_{\text {MAX }}$ value. The discussion previously about these being hard sources is equally relevant here. In fact, this problem was much more significant in this particular implementation and made the difference between a 10 and 12 bit system. As shown, the technique was accurate to 10 bits. Another bit was obtained when the $\mathrm{V}_{\text {MAX }}$ and $\mathrm{V}_{\text {REF }}$ values were buffered. It must be remembered that when trying to achieve accuracies of this magnitude board layout, parts placement, lead length, etc. become significant factors that must be specifically addressed by the user.
There are some other considerations in using this technique. The amount of time required to count the specified number of counts starts to become a significant factor. If it takes "too long" to do the counting, the capacitor can charge to either supply voltage depending on which direc-
tion it is integrating. This causes the wave shape shown in Figure 15 to flatten out. This effectively limits the input range for all accuracy is lost once that waveform flattens out. In fact, this was the limiting factor on the accuracy in Figure 16 as shown. Given the amount of time required for an increment of the counter for Tref (or $T_{X}$ ), it was not possible to reach the 4096 counts required for 12 bit accuracy before the waveform flattened out. Decreasing the total count solves the problem at the expense of accuracy. It is therefore desirable to keep the loop time required for an increment as fast as possible. The code to implement Figure 16 is shown in Figure 17 and reflects that concern. The other way to solve the problem is to use a large value for $R$ and $C$. This is the easiest solution and preserves accuracy. Its cost is increased conversion time.
Both the basic and modified dual slope schemes can be very accurate and are commonly used. They tend to be relatively slow. In many applications, however, speed is not a factor and these approaches can serve very well. There are various approaches to dual slope analog to digital conversion which try to improve speed and/or accuracy. These are usually multiple ramping schemes of one form or another. The heart of the approach is the basic scheme described above. It is not the purpose here to delve into all the possible ways that dual slope conversion may be accomplished. The control software is not significantly different regardless of which particular variation is used. The basic ramping control is the same as that indicated here.


FIGURE 16. Modified Dual Slope Integration

The number of components required to implement a dual slope scheme is not related to the desired accuracy. The approach is generally tolerant as to the op amps and comparators used as long as proper care is given to the initialization of the integrating capacitor.

Precise references are not required if a ratiometric system is all that is required. Cheaper switches can be safely used. The dual slope scheme controlled by a COPS microcontroller can be a very cost effective solution to an analog to digital conversion problem.


FIGURE 17A. Modified Dual Slope Code


TL/DD/6935-25
FIGURE 17B. Modified Dual Slope Flow Chart

### 5.0 Voltage to Frequency Converters, VCO's

### 5.1 BASIC APPROACH

The basic idea of this scheme is simply to use the COP420 to measure the frequency output of a voltage to frequency converter or VCO. This frequency is in direct relation to the input voltage by the very nature of such devices. There are really only two limiting factors involved. First of all, the maximum frequency that can be measured is defined in the microcontroller by the amount of time required to test an input and increment a counter of the proper length. With the COP420 this upper limit is typically 10 to 15 kHz . The other limiting factor is simply the accuracy of the voltage to frequency converter or VCO. This accuracy will obviously affect the accuracy of the result.
Two basic implementations are possible and their code implementation is not significantly different. First, the number of pulses that occur within a given time period may be counted. This is straightforward and fairly simple to implement. The crucial factor is how long that given time period should be. To get the maximum accuracy from this implementation the time period should be one second. Such a time period would allow the distinction between the frequencies of 5000 Hz and 5001 Hz for example (assuming the V to F converter was that accurate or precise). Decreasing the amount of time will decrease the precision of the result. The alternate approach is to measure (by means of a counter) the amount of time between two successive pulses. This period measurement is only slightly more complicated than the pulse counting approach. The approach also makes it possible to do averaging of the measurement during conversion. This will smooth out any changes and add stability to the result. The time measurement technique is also faster than the pulse counting approach. Its accuracy is governed by how finely the time periods can be measured. The greater the count that can be achieved at the fastest input frequency - shortest period - the more accurate the result.
Figure 18 illustrates the basic concept. Figure 19A shows the flow charts and code implementation for both of the approaches discussed above. Note that whatever type of V to F converter is used, the code illustrated in Figure 19A is not significantly changed. In the code of Figure 19A, the interrupt is being used to test an input and thereby decreases the total time loop.


TL/DD/6935-26
FIGURE 18. V to F Converter - Basic Concept


FIGURE 19A. V to F by Counting Pulses


TL/DD/6935-27
FIGURE 19B. V to F by Counting Pulses


TL/DD/6935-28
FIGURE 19D. V to F-Measure Period

### 5.2 THE LM131/LM231/LM331

The LM131 is a standard product voltage to frequency converter with a linear relationship between the input voltage and the resultant frequency. The reader should refer to the data sheet for the LM131 for further information on the device itself and precautions that should be taken when using the device. Figure 20 is the basic circuit for using the LM131. Figure 21 represents improvements that increase the accuracy (by increasing the linearity) of the result. Note that these circuits have been taken from the data sheet of the LM131 and the user is referred there for a further discussion of their individual characteristics. With the LM131 the frequency output is given by the relationship:

$$
\text { Fout }=\left(\mathrm{V}_{\text {IN }} / 2.09\right)\left(1 / \mathrm{R}_{T} \mathrm{C}_{T}\right)\left(\mathrm{R}_{S} / \mathrm{RL}\right)
$$

It is clear from the expression above that the accuracy of the result depends upon the accuracy of the external com-
ponents. The circuit may be calibrated by means of a variable resistance in the $\mathrm{R}_{\mathrm{S}}$ term (a gain adjust) and an offset adjust. The offset adjust is optional but its inclusion in the circuit will allow maximum accuracy to be obtained. The standard calibration procedure is to trim the gain adjust ( $\mathrm{R}_{\mathrm{S}}$ ) until the output frequency is correct near full scale. Then set the input to 0.01 or 0.001 of full scale and trim the offset adjust to get FOUT to be correct at 0.01 or 0.001 of full scale. With that calibration, the circuit of Figure 20 is accurate to within $\pm 0.03 \%$ typical and $\pm 0.14 \%$ maximum. The circuit of Figure 21 attains the spec limit accuracy of $\pm 0.01 \%$.

### 5.3 VOLTAGE CONTROLLED OSCILLATORS (VCO's)

A VCO is simply another form of voltage to frequency converter. It is an oscillator whose oscillation frequency is dependent upon the input voltage. Numerous designs for VCO's exist and the reader should refer to the data sheets and application notes for various op-amps and VCO devices. The code in Figure 19 is still applicable if a VCO is used. The only possible difficulty that might be encountered is if the relationship between frequency and input voltage is non-linear. This does not affect the basic code but would affect the processing to create the final result. A sample circuit, taken from the data sheet of the LM358, is shown in Figure 22. The accuracy of the VCO is the controlling factor.

### 5.4 A COMBINED APPROACH

Elements of the period measurement and pulse counting techniques can be combined to produce a system with the advantages of both schemes and with few problems. Such a system is only slightly more complicated in terms of its software implementation than the approaches mentioned above. Note that in a microcontroller driven system, no additional hardware beyond the voltage to frequency converter is required to implement this approach. Basically, the microcontroller establishes a viewing window during which time the microcontroller is both measuring time and counting pulses. The result can be very precise if two conditions are met. First, when the microcontroller determines that it needs the conversion information, the microcontroller does not begin counting time or pulses until the first pulse is received from the VFC (first pulse after the microcontroller "ready"). Note, the COPS microcontroller could provide a "start conversion" pulse to enable the VFC if such an arrangement were desirable. The time would be counted for a fixed period and the number of pulses would be counted. After the fixed period of time the controller would wait for the next pulse from the VFC and continue to count time until that pulse is received. The ratio of the total time to the number of pulse is a very precise result provided that all the system times are slow enough that the microcontroller can do its job. The speed limits mentioned previously apply here. It is clear that the total time is not fixed. It is some basic time period plus some variable time. This is a little more complicated than simply using a fixed time, but it allows greater accuracies to be achieved. Also, the approach takes approximately the same amount of time for all conversions. It is also faster than the simple pulse counting scheme.

### 6.0 Successive Approximation

### 6.1 BASIC APPROACH

The successive approximation technique is one of the more standard approaches in analog to digital conversion. It requires a counter or register (here provided by the COP420), a digital to analog converter, and a comparator. Figure $23 A / B$ illustrates the basic idea with the COP420. In the most basic scheme, the counter is reset to zero and then incremented until the voltage from the digital to analog converter is equal to the input voltage. The equality is determined by means of the comparator. Figure $24 B$ illustrates the flow chart and code for this most basic approach. The preferred approach is illustrated in Figure 25A/B. This is the standard binary search method. The counter or register is set at the midpoint and the "delta" value set at one half the midpoint. The "delta" value is added or subtracted from the initial guess depending on the output of the comparator. The "delta" value is divided by 2 before the next increment or decrement. The method repeats until the desired resolution is achieved. While this approach is somewhat more complicated than the basic approach it has the advantage of always taking the same amount of time for the conversion


FIGURE 23A. Basic Parallel Implementation
regardless of the value of the input voltage. The conversion time for the basic approach increases with the input voltage. The preferred approach is almost always faster than the basic approach. The basic approach is faster only for those voltages near zero where it has only a few increments to perform.
The accuracy of the approach is governed by the accuracy of the digital to analog converter and the comparator. Thus, the result can be as accurate as one desires depending on the choice of those components. Digital to analog converters of various accuracies are readily available as standard parts. Their cost is usually in direct relation to their accuracy. The reader should refer to the National Semiconductor Data Acquisition Handbook for some possible candidates for digital to analog converters. It is not the purpose here to compare those parts. The COPS interface to these parts is generally straightforward and follows the basic schematics shown in Figure 23. The user should take note and make sure the input and output ports of the converter are compatible - in terms of voltages and currents - with the COPS device. This is generally not a problem as most of the parts are TTL compatible on input and output. The precautions and restrictions as to the use of any given device are governed by that device and are indicated in the respective data sheets.


FIGURE 23B. Basic Serial Implementation


FIGURE 24A. Code for Basic Approach of Successive Approximation




TL/DD/6935-35
FIGURE 25B. Binary Search Successive Approximation Flow Chart

FIGURE 25A. Binary Search Successive Approximation Code

### 6.2 SOME COMMENTS ON RESISTOR LADDERS

If the user does not wish to use one of the standard digital to analog converters, he can always build one of his own. One of the most standard methods of doing so is to use a resistor ladder network of some form. Figure 26 illustrates the basic forms of binary ladders for digital to analog converters. The figures also show the transition from the basic binary weighted ladder in Figure 26A to the standard R-2R ladder Figure 26C.
Consider Figure 26A. The choice of the terminating resistor is made by hypothesizing that the ladder were to go on ad infinitum. It can then be shown that the equivalent resistance at point $X$ in that figure would be equal to 128 R , the same value as the resistor to the least significant bit output. This fact is used to create the intermediate ladder of Figure $26 B$. This step is done because it is usually undesirable to have to find the multitude of resistor values required in the basic binary ladder. Thus, the modification in Figure 26B significantly reduces the number of resistor values required. As stated earlier, the resistance looking down the ladder at point X in Figure 2 is equal to the resistor connected to the binary output at that point; here the value is 2 R . Remembering the objective is to minimize the number of different values required, if we simply use the same R-2R arrangement as before with a termination of $2 R$ we get an effective resistance at point $Y$ of Figure $26 B$ or $0.5 R$. This means that a serial resistance of 1.5 R is required to maintain the integrity of the ladder. If we carry this on through 8 bits, the circuit of

Figure $26 B$ results. From this it is only a small step to create the standard R-2R network. The analysis is the same as done previously.
There is absolutely no restriction that the ladders must be binary. A ladder for any type of code can be constructed with the same techniques. Ladders comparable to Figures $26 A$ and $26 B$ are shown in Figure 27 for a standard 8421 BCD code. With the BCD code, the input must be considered in groups of digits with four bits creating one digit. This is the direct analog of 1 binary digit per unit. We need four inputs to create one decimal digit. Thus the resistor values in each decimal digit are 10 times the values in the previous decimal digit just as the resistor value for each successive binary digit was twice the value for the preceding binary digit. Note that this analysis can be easily extended to any code. The termination resistance is calculated in the same manner-assume the decimal digit groupings extend out to infinity. It can be shown that the resistance of the ladder at point $X$ in Figure $27 A$ is 480R. Thus Figure 27A represents the basic 8241 BCD ladder for three digit BCD number. This termination resistance will vary with where it is placed. Basically this resistance is equal to nine times (for a decimal ladder) the parallel resistance of the last digit implemented. (This relation can be shown mathematically if one desired, the multiplier is a function of the type of ladder used-multiplier $=1$ for binary systems, 9 for decimal systems, etc.) Thus the termination resistance would be 48R if the network were terminated after the 2nd digit and 4.8 R if the network were terminated after the 1st digit implemented. In



TL/DD/6935-36
A
B
C

FIGURE 26. Binary Ladders

Figure $27 B$ we are attempting to use only the resistor values for one decimal digit. This means that the last terminating resistor must be a 4.8R by the analysis above. Thus at point $X$ in Figure $27 B$ we must have an equivalent of resistance of 4.8R. The equivalent resistance at point $Y$ of Figure 27B, looking down from the ladder, is 0.48R. Thus the other series resistance must be $4.32 \mathrm{R}(4.8 \mathrm{R}-0.48 \mathrm{R})$. Thus the network of Figure $27 B$ results.
Generally, ladders can be very effective tools when understood and used properly. They can be significantly more involved than indicated here. There are a number of texts and articles that cover the subject very nicely and the reader is referred to them if more information on ladder design, the use of ladders, and advanced techniques with ladders is desired.
One final note is of some interest. The ladders may be readily constructed for any type of code to create the analog voltage. Note that there is no restriction that the code, or the ladder network, be linear. Thus, effective use of ladder networks may significantly reduce system difficulties and
complexities caused by the fact that the analog to digital conversion is being performed on a voltage source that changes nonlinearly, for example a thermistor temperature probe. By using the properly designed ladder network, the nonlinearity can effectively be eliminated from consideration in the code implementation of the analog to digital conversion.
The accuracy of ladders is a direct function of the accuracy of the resistors and the accuracy of the voltage source inputs. This is obvious since the analog voltage is in fact created by means of equivalent voltage dividers created when the various inputs are on or off. It is also essential that the ladder sources be the precise same value at all inputs to the ladder network. If this is not the case, errors will be introduced. In addition, the output impedance of the voltage source should be as small as possible. The success of the ladder scheme depends on the ratios of the resistance values. Inaccuracies are introduced if those ratios are disturbed. Some possible implementations of the successive approximation approach with a ladder network used for the digital to analog conversion are indicated in Figure 28.


FIGURE 27. 8421 BCD Ladders

Note that these are functional diagrams. Feedback or hysteresis for comparator stabilization are not shown. The reader should be aware that his particular application may require that these factors be considered. Figure $28 A$ is the simplest scheme and also the least accurate. With little or no load, the high output level of the $L$ buffer should be very close to $V_{C C}$ and the low level close to ground. Also the output impedance of the buffers must be considered. Therefore, rather large resistor values are used-both to keep the load very small and to dwarf the effect of the output imped-


A
ance. With the configuration in Figure 28A, four bit accuracy is about the best that can be achieved. By being extremely careful and using measured values, an additional bit of accuracy may be obtained but care must be used. However, the schematic of Figure 28A is very simple. Figure $28 B$ represents the next step of improvement. Here we have placed CMOS buffers in the network. This eliminates the output impedance and reduces the level problems of the circuit of Figure 28A. The CMOS buffer will swing rail to rail, or nearly so. The accuracy of $V_{C C}$ and the resistor network is then


TL/DD/6935-39


FIGURE 28. Interfaces to Ladder Networks
controlling. Using $1 \%$ resistors and holding $\mathrm{V}_{\mathrm{CC}}$ constant, the user should be able to achieve 7 to 8 bit accuracy without much difficulty. Remember, however, that $\mathrm{V}_{\mathrm{CC}}$ is one of the controlling factors. If $\mathrm{V}_{\mathrm{CC}}$ is $\pm 5 \%$, there is no point in using $1 \%$ resistors since the $V_{C C}$ tolerance swamps their effect. Figure $28 C$ is the final and most accurate approach. Naturally enough, it is the most expensive. However, one can get as accurate as one desires. Here, an accurate reference is required. That reference is switched into the network by means of the analog switch. Alternately, ground may be connected to the input. Now the user need only consider the accuracy of the reference and the accuracy of the resistors. However, the on impedance of the switches must be considered. It is necessary to make this on impedance as low as possible so as not to alter the effective resistor values.

## 7.0 "Offboard" Techniques

### 7.1 GENERAL COMMENTS

This section is devoted to a few illustrations of interfacing the COP420 to standard, stand alone analog to digital converters. These standard converters are used as peripherals to the COPS device. Whenever the microcontroller requires a new reading of some analog voltage, it simply initiates a read of the peripheral analog to digital converter. As a result, the accuracies and restrictions in using the converters are governed by those devices and not by the COPS device. These techniques are generally applicable to other $A$ to $D$
converters not mentioned here and the user should not have difficulty in applying these principles to other devices. It should be pointed out that in almost every instance, the choice of COP420 inputs and outputs is arbitrary. Obviously, when there is an 8 -bit bus it is natural, and most efficient, to use the $L$ port to interface to the bus. Generally, the $G$ lines have been used as outputs rather than the $D$ lines simply because the $G$ lines are, in many instances, somewhat easier to control. The choice of input line is also free. If the interrupt is not otherwise being used, it may be possible to utilize this feature of IN1 for reading a return signal from the converter. However, this is by no means required. If there is a serial interface it is clearly more efficient to use the serial port of the COP420 as the interface. If a clock is required, SK is the natural choice.

### 7.2 ADC0800 INTERFACE

The ADC0800 is an 8-bit analog to digital converter with an 8 -bit parallel output port with complementary outputs. The ADC0800 requires a clock and a start convert pulse. It generates an end of conversion signal. There is an output enable which turns the outputs on in order to read the 8 -bit result.
The reader is referred to the data sheet for the ADC0800 for more information on the device. The circuit of Figure 29 illustrates the basic implementation of a system with the ADC0800. The interface to the COP420 is straightforward. The appropriate timing restrictions on the control signals are easily met by the microcontroller.

FIGURE 29. Simple A/D with ADC0800

Figure 30 is the flow chart and code required to do the interfacing. As can be seen, the overhead in the COP420 device is very small. The choice of inputs and outputs is arbitrary. The only pin that is more or less restricted is the use of SK as the clock for the converter. SK is clearly the output to use for that function as, when properly enabled, it provides pulses at the instruction cycle rate.

### 7.3 ADC0801/2/3/4 INTERFACE

The ADC0801 family of analog to digital converters is very easy to interface and is generally a very useful offboard con-
verter. The interface is not significantly different from that of the ADC0800, but the ADC0801 famliy are a much better device. The four control signals are somewhat different, although there are still four control lines. Here we have a chip select, a read, a write, and an interrupt signal. All are negative going signals. Start conversion is the ANDing of chip select and write. Output enable is the ANDing of chip select and read. The interrupt output is an end convert signal of sorts. The device may be clocked externally or an RC may be connected to it and it will generate its own clock for the conversion. In addition the device has differential inputs


FIGURE 30A. A to D with ADC0800


TL/DD/6935-42
FIGURE 30B. ADC0800 Interface Flow
which allow the 8 -bit conversion to be performed over a given window or range of input voltages. The reader should refer to the ADC0801 family data sheet for more information. Figure 31 indicates a basic interface of the ADC0801 family to the COP420. Again, the interface is simple and straightforward. The code required to interface to the device is minimal. Figure 32 illustrates the flow chart and code required to do the interface.


FIGURE 31. COP420—ADC0801 Family Interface


FIGURE 32A. COP420/ADC0801 Family Sample Interface Code

TL/DD/6935-44
FIGURE 32B. COP420/ADC0801 Family Interface Flow

### 8.0 Conclusion

Several analog to digital techniques using the COPS family have been presented. These are by no means the only techniques possible. The user is limited only by his imagination and whatever parts he can find. The COPS family of parts is extremely versatile and can readily be used to perform the analog to digital conversion in almost any method. Generaily, those techniques where the COPS device is doing the counting or timekeeping are slow. However, those techniques are generally slow inherently. The fastest methods are those where the conversion is being done offboard and the COPS device is merely reading the result of the conversion when required. Also, an attempt has been made to illustrate the lower cost techniques of analog to digital
conversion. This, by itself, restricts most of the techniques described to about 8 -bits accuracy. As was mentioned several times, the greater the accuracy that is desired the more accurate the external circuits must be. Ten and twelve-bit accuracies, and more, require references that are accurate. These get very expensive very rapidly. There is nothing inherent in the COPS devices that prevents them from being used in accurate systems. The precautions are to be taken in the system regardless of the microcontroller. The only problem is that, in those accurate systems where the COPS device is doing the timekeeping and counting, this increased accuracy is paid for by increased time to perform the conversion.
Several devices have been used in conjunctions with the COPS device in the previous sections. It is again recommended that the user refer to the specific data sheets of those devices when using any of those circuits. It must again be mentioned that the standard precautions when dealing with analog signals and circuits must be taken. These are described in the National Semiconductor Linear Applications Handbook and in the data sheets for the various linear devices. These precautions are especially significant when greater accuracy is desired.
The COPS family of microcontrollers has shown itself to be very versatile and powerful when used to perform analog to digital conversions. Most techniques are code efficient and the microcontroller itself is almost never the limiting factor. It is hoped that this document will provide some guidance when it is necessary to perform analog to digital conversion in a COPS system.

### 9.0 References

1. "Digital Voltmeters and the MM5330", National Semiconductor Application Note AN-155.
2. Walker, Monty, "Exploit Ladder Network Design Potential'. Part One of two part article on ladder networks. Magazine and date unknown.
3. Wyland, David C., "VFC's give your ADC design high resolution and wide range". EDN, Feb. 5, 1978.
4. Redfern, Thomas P., "Pulse Modulation A/D Converter" Society of Automotive Engineers Congress and Exposition Technical paper \# 780435, March 1978.
5. National Semiconductor Linear Applications Handbook, 1978.
6. National Semiconductor Linear Databook, 1980.
7. National Semiconductor Data Acquisition Handbook, 1978.

## The COP444L Evaluation

## National Semiconductor COP Note 4 <br> Leonard A. Distaso

cillator may be a crystal circuit using CKI and CKO; an external oscillator to CKI; or an RC network using CKI and CKO. As should be expected, the crystal circuit provides the greatest frequency stability and precision. The RC network will provide an acceptable oscillation frequency but that frequency will be neither precise nor stable over temperature and voltage. The external oscillator, of course, is as good as its source. The frequencies for the various notes and delay times are set up assuming that the oscillator frequency is 2 MHz . Three modes of operation are available in the music synthesizer mode: play a note; play one of four stored tunes; or record a tune for subsequent replay.

The 444L-EVAL is a software programm intended to be used with the COP444LP to demonstrate operating characteristics and facilitate user familiarization and evaluation of the COP444L and the COPSTM family in general. This software program is available on Dial-a-Helper.
The 444L-EVAL has two mutually exclusive operating modes: an up/down counter/timer or a simple music synthesizer. The state of pin L7 at power up determines the operating mode.

### 1.0 THE 444L-EVAL AS A SIMPLE MUSIC SYNTHESIZER

Figure 1 indicates the connection of the 444L-EVAL as a simple music synthesizer. As the diagram indicates, the connections required for operation are minimal. The os-

## 1.A. PLAY A NOTE

Twelve keys, representing the twelve notes in one octave, are labeled " C " through " B ". Depressing a key causes a square wave of the corresponding frequency to output at GO. The user may drive a piezo-ceramic transducer directly with this signal. With the appropriate buffering, the user may use this signal to drive anything he wishes. A simple transistor driver is sufficient to drive a small speaker. The user can be as simple or as complex as he desires at this point-e.g. he can do some wave shaping, add an audio amplifier, and drive a high quality speaker.
The 444L-EVAL has a range of two and one-half octaves: the basic octave on the keyboard (which is middle $C$ and the 11 notes above it in the chromatic scale), one full octave above the basic octave and one-half octave below the basic octave. The notes in the basic octave are played by depressing the appropriate key (one key at a time-the keyboard has no rollover provisions). A note in the upper octave is played by first depressing and releasing the $U$ SHIFT key and then depressing the note key. Similarly, a note in the lower one-half octave is played by first depressing and releasing the L. SHIFT key and then depressing the note key. Two other shift keys are present: UPPER and LOWER. All notes played while the UPPER key is held down will be in the upper octave. Similarly, note F \# through B when played while the LOWER key is held down will be in the lower onehalf octave. The lower octave notes $C$ through $F$ are not present and depressing any of these 6 keys while the LOWER key is held down or after depressing the L SHIFT key will play the note in the basic octave.

## 1.B. PLAY STORED TUNE

The 444L-EVAL can play four preprogrammed tunes. Depressing PLAY followed by " $1 / 8$ ", " $1 / 4$ ", " $1 / 2$ ", or " 1 " will cause one of these tunes to be played. The tunes are:

PLAY 1 -Music Box Dancer
PLAY $1 / 2$-Santa Lucia
PLAY $1 / 4$-Godfather Theme
PLAY $1 / 8$ —Theme from Tchaikowsky Piano Concerto \#1

## 1.C. RECORD A TUNE

Any combination of notes and rests up to a total of 48 may be stored in RAM for later replay. A note is stored by depressing the appropriate key(s), followed by the duration of the note ( $1 / 16$ note, $1 / 8$ note, $3 / 16$ note, $1 / 4$ note, $3 / 8$ note, $1 / 2$ note, $3 / 4$ note, whole(1) note), followed by STORE. A rest is stored by selecting the duration and depressing STORE. The rests or durations of $1 / 16,3 / 16,3 / 8$, and $3 / 4$ are obtained by first depressing L SHIFT and then $1 / 8,1 / 4,1 / 2$, or 1 respectively. When the tune is complete press PLAY followied by STORE. The tune will be played for immediate audition. Subsequent depression of PLAY and then STORE will play the last stored tune.
Only one tune may be stored, regardless of length. Attempts to store a new or second tune will erase the previously stored tune. There are no editing features in this
mode. (In a "real system" of this type some form of editing would be desirable. It would not be difficult to add editing features.)
Note: The accuracy of the tones produced is a function of the oscillator accuracy and stability. The crystal oscillator, or an accurate, stable external oscillator is recommended.

### 2.0. THE 444L-EVAL AS AN UP/DOWN COUNTER/TIMER

By connecting pin L 7 to $\mathrm{V}_{\mathrm{CC}}$ and providing power and oscillator the 444L-EVAL functions as an 8 digit binary/BCD up/ down counter. In addition, an approximate 1 Hz signal is produced by the device. The 444L-EVAL can drive a single digit LED display directly. With the appropriate driver (COP472, COP470, MM5450/5451) the device can drive a 4 digit LCD, VF, or LED display. Any combination of these displays can be connected at any given time.
The binary/BCD and and up/down modes are controlled by the states of input pins INO and IN2 as indicated below:

$$
\begin{aligned}
& \text { INO }=1 \text { (Default state })- \text { BCD counter } \\
& \text { INO }=0 \\
& \text { IN2 }=1 \text { (Default state) }- \text {-Count Up } \\
& \text { IN2 }=0 \quad \text {-Count Down }
\end{aligned}
$$

The up/down control may be changed at any time. Changing the binary-BCD control during operation clears the counter before counting begins in the new mode.
Pins G2 and G3 provide display control to the user. He can choose to view either the most significant 4 digits of the counter or the least significant 4 digits of the counter. Further, the user can disable the update of the 4 digit displays. The controls are as follows:

$$
\begin{array}{ll}
\text { G2 }=1 \text { (Default state }) & \begin{array}{c}
\text { Enable update of } 4 \text { digit } \\
\text { displays }
\end{array} \\
\text { G2 }=0 & \begin{array}{l}
\text { Disable update of } 4 \text { digit } \\
\text { displays }
\end{array} \\
\text { G3 }=1 \text { (Default state) }) & \begin{array}{l}
\text { Display least significant } 4 \\
\text { digits of counter }
\end{array} \\
\text { G3 }=0 & \begin{array}{l}
\text { Display most significant } 4 \\
\text { digits of counter }
\end{array}
\end{array}
$$

The single digit LED display displays the least significant digit of the counter. (Note, the direct drive capability for the single digit LED display refers to a small LED digitNSA1541A, NSA1166k, or equivalent.)

## 2.A. I/O MODE

The 444L-EVAL has the capability to allow the user to read or write the 8 digit counter through the L port. In the 1/O mode, the single digit LED display is disabled. The 4 digit displays are not affected. In this mode pins D0 and IN3 are used for the handshaking sequence. DO is a Ready/Write signal from the 444L-EVAL to the outside; IN3 is a Write/ Acknowledge from the outside to the 444L-EVAL. Data I/O is via LO-L3 with LO being the least significant bit. Data is standard BCD for the BCD counter mode or standard hex for the binary counter mode. The digit address is on pins L4-L6 with L4 being the least significant bit. Digit address


TL/DD/6937-2
FIGURE 2.444L-EVAL in Counter Mode

0 is the least significant digit of the counter; digit address 7 is the most significant digit of the counter. The I/O modes are controlled by pins G 0 and G 1 as follows:
$\left.\begin{array}{ccl}\text { G0 } & \text { G1 } & \text { Output data with handshake, single } \\ 0 & 0 & \begin{array}{l}\text { Oigit LED off } \\ \text { Input data with handshake, single } \\ \text { digit LED off }\end{array} \\ 1 & 1 & 0\end{array} \begin{array}{l}\text { Auto output, no handshake, single } \\ \text { digit LED on }\end{array}\right]$ Default condition, No I/O, single digit

## 2.A.1. Output Data with Handshake

With this mode selected the 444L-EVAL will output data with a handshake sequence. Note that the outputting of data is relatively slow as the device is counting and updating displays between successive digit outputs.
Before data is output, or the next digit of the counter is output, the 444L-EVAL must see IN3 (Acknowledge or ready from the external world high). The Ready/Write pin (DO) is assumed to be high at this point. With DO high and IN3 high, the device will output the data and digit address. After the data and address are output, the DO line-functioning as a write strobe here-goes low. The 444L-EVAL then expects the signal at IN3 to go low indicating that the external world has read the data. When the device sees IN3 go low, D0 will be brought high indicating that the sequence
is ready to repeat as soon as IN3 goes high again. The counter digits are output sequentially from least significant digit (digit address 0 ) through most significant digit (digit address 7). The sequence will continuously repeat as long as this mode is selected.

## 2.A.2. Input Data with Handshake

The 444L-EVAL will take data supplied to it and load the counter. The sequence is similar to that described above for the output mode. The external device(s) supplies both the data and the digit address where that data is to be loaded. When sending data to the 444L-EVAL, the external circuitry must test that the device is ready to receive data ( DO high). Then the data and address should be presented at the L port. Then the Write signal (IN3) should be driven low. The $444 \mathrm{~L}-\mathrm{EVAL}$ will read the data and then drive D0 low. When D0 goes low, the external circuitry should bring IN3 high. After IN3 returns high, the 444L-EVAL will signal it is ready to receive data by sending DO high. Note that this sequence is relatively slow. The 444L-EVAL is performing several operations between successive read operations.

## 2.A.3. Automatic Output Mode

In the automatic output mode, the single digit LED is on. It is not displaying the least significant digit of the counter in this mode. The display is on so that the user can connect this LED digit, select the automatic output mode, and observe the states of the L lines without having to put more sophisticated equipment or circuitry external to the 444L-EVAL. Segments a through d are pins LO thorugh L3; segments,
e, $f, g$ are pins L4, L5, and L6. Thus the user can observe the digit address changing and observe the corresponding data.

In this mode, the state of pin IN3 is irrelevant. The 444LEVAL sequentially outputs the digits of the counter.

D0 goes high when the data and address is being changed. DO goes low when the data is valid. As in the other I/O modes, the process is slow. There is about 4 to 5 milliseconds between the successive digit outputs.


TL/DD/6937-3
FIGURE 3A. Relative Timing-Output Handshake


TL/DD/6937-4
FIGURE 3B. Relative Timing-Input Handshake


TL/DD/6937-5
FIGURE 3C. Relative Timing-Automatic Output

### 3.0 SELECTED OPTIONS

The 444L-EVAL has the following options selected:
GND Option $1=0$
CKO Option $2=0 \quad$ CKO is clock generator output to crystal
CKI Option $3=0$ CKI oscillator input divide by 32
RESET Option $4=0$ Load device to $\mathrm{V}_{\text {CC }}$ on RESET
L7 Option $5=0$ Standard output on L7
L6 Option $6=2$ High current LED direct segment drive on L6
L5 Option $7=2$ High current LED direct segment drive on L5
L4 Option $8=2$ High current LED direct segment drive on L4
IN1 Option $9=0$ Load device to $\mathrm{V}_{\mathrm{CC}}$ on IN1
IN2 Option $10=0 \quad$ Load device to $V_{C C}$ on IN2
$V_{C C} \quad$ Option $11=1 \quad 4.5 \mathrm{~V}$ to 9.5 V operation
L3 Option $12=2$ High current LED direct segment drive on L3
L2 Option $13=2$ High current LED direct segment drive on L2
L1 Option $14=2$ High current LED direct segment drive on L1
LO Option $15=2$ High current LED direct segment drive on LO
SI Option $16=0 \quad$ Load device to $\mathrm{V}_{\mathrm{CC}}$ on SI
SO Option $17=2$ Push-pull output on SO
SK Option $18=2$ Push-pull output on SK
INO Option $19=0$ Load device to $\mathrm{V}_{\mathrm{CC}}$ on IN0
IN3 Option $20=0$ Load device to $V_{C C}$ on IN3
G0 Option $21=0$ Very high current standard output on GO
G1 Option $22=2$ High current standard output on G1
G2
G3

| D2 | Option 26 $=0$ | Very high current standard output <br> on D2 |
| :--- | :--- | :--- |
| D1 | Option 27 $=0$ | Very high current standard output <br> on D1 |
| D0 | Option 28 $=0$ | Very high current standard output <br> on D0 |
| Option 29 | $=0$ | Standard TTL input levels on L |
| Option 30 $=0$ | Standard TTL input levels on IN |  |
| Option 31 $=0$ | Standard TTL input levels on G |  |
| Option 32 $=0$ | Standard TTL input levels on SI |  |
| Option 33 $=1$ | Schmitt trigger inputs on RESET |  |
| Option 34 $=0$ | CKO input levels, not used here |  |
| Option 35 $=0$ | COP444L |  |
| Option $36=0$ | Normal RESET operation |  |

### 4.0 CONCLUSION

The 444L-EVAL demonstrates much of the capability of the COP444L. It does not indicate the limits of the device by any means. The I/O features were included to demonstrate that capability. The fact that they are slow is due strictly to the program. If such I/O capability were a necessary part of an application it could be accomplished much much faster than was done here. The counter modes are quite versatile and are generally self explanatory. It was fairly easy to provide a counter with the versatility of that included here. The music synthesis mode demonstrates clearly the program efficiency of the device.
The 444L-EVAL is intended for demonstration. There is no question that aspects of its operation could be improved and tailored to a specific application. It is unlikely that this particular combination of features would be found in any one application. It is also interesting to note that the program memory in the device is not full. There is still a significant amount of room left in the ROM. This should serve to make it clear that the capabilities of the device have not been stretched at all in order to include these demonstration functions.

## Oscillator Characteristics of COPS ${ }^{\text {™ }}$ Microcontrollers

## Table of Contents

### 1.0 INTRODUCTION

### 2.0 RC OSCILLATOR OPTION

### 3.0 CRYSTAL OR INVERTER OPTION

3.1 COP420/COP402
3.1.1 L, LC, and RLC Networks
3.2 COP420L
3.3 COP410L
3.4 General Notes

### 4.0 CONCLUSION

### 1.0 INTRODUCTION

COPS microcontrollers will operate with a wide variety of oscillator circuits. This paper focuses on two of the oscillator options available on COPS microcontrollers: the internal RC oscillator, and the crystal or inverter oscillator. The typical behavior of the RC oscillator with temperature and voltage (and typical values of R and C ) is documented. For the crystal or inverter option, circuit configurations (RC, RL, RLC, R, LC, L) are presented which will allow the microcontroller to operate properly without the use of ceramic resonator or crystal.
The passive components used were inexpensive, uncompensated devices: standard carbon resistors, ceramic or foil capacitors, and air core or iron core inductors. To provide reasonably clear data on the characteristics of the microcontroller itself, no attempt at compensation for the external components was made.

### 2.0 RC OSCILLATOR OPTION

With the RC oscillator option selected, the graphs in Figures 1 through 6 indicate the variation of the instruction cycle time of the microcontroller with temperature and voltage. Typical $R$ and $C$ values, as recommended in the respective device data sheets, were used. The graphs are composite graphs reflecting the worst case variations of the devices tested. Therefore, the graphs show a percentage change of the instruction cycle time from a base or reference value. Where the results are plotted against voltage the reference is the value at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. Where the results are plotted against temperature, the reference is the value at $\mathrm{T}=20^{\circ} \mathrm{C}$. A positive percent variation indicates a longer instruction cycle time and therefore a slower oscillator frequency. Similarly, a negative percent variation indicates a shorter instruction cycle time and therefore a faster oscillator frequency.

The measurements were taken by holding the RESET pin of the device low and measuring the period of the waveform at pin SK. In this mode the SK period is the instruction cycle time. For divide by 4 the oscillator frequency is given by the following:

$$
\text { frequency }=\frac{4}{\text { SK period }}
$$

Measurements were taken at temperatures between $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ and at $\mathrm{V}_{C C}$ values between 4.5 V and 9.5 V . However, the reader must remember that the COP400 series is specified only between $0^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C}$. The reader must also remember that the COP420 is specified at $V_{C C}$ levels between 4.5 V and 6.3 V only. The data here is usable for the COP300 series, which is specified at the extended temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. However, the reader must keep in mind the generally more restricted $\mathrm{V}_{\mathrm{CC}}$ range for some of the various COP300 series microcontrollers.
The graphs in Figures 1 through 6 reflect the variation of the microcontroller only. The resistor and capacitor were not in the temperature chamber with the COPS device. Obviously, the results will be affected by the variation of the $R$ and $C$ with temperature. However, this can vary dramatically with the type of components used. The user will have to combine the data here with the characteristics of the external components used to determine what type of variation may be expected in his system.

### 3.0 CRYSTAL OR INVERTER OPTION

With the crystal or inverter option selected on the COPS microcontroller there is, effectively, an inverter between the CKI and CKO pins. CKI is the input to the inverter and CKO is the output. Various passive circuits were connected between CKI and CKO and the results documented. Of the operational circuits, a subset was tested over temperature with the microcontroller only in the temperature chamber. A smaller subset was tested over temperature with both the microcontroller and the oscillator network in the temperature chamber.
The data with the oscillator network in the temperature chamber is obviously highly dependent on the particular components used. This data was taken with standard, inexpensive, uncompensated components. Neither high precision nor high stability components were used. This data is included only to provide the user with some very general indication of how the oscillator frequency may vary with temperature in a real system.

### 3.1 COP420/COP402

Except for the ROM, the COP420 and COP402 are equivalent devices. The internal circuitry of each device is identical. Therefore, data taken for one of the devices is equally
applicable to the other. The following discussion will refer to the COP420 but all such references apply equally well to the COP402. Similarly, the graphs for the COP420 apply to the COP402 and vice versa.

With the crystal option selected, the COP420 oscillator circuitry will readily oscillate with almost any circuit configuration between CKI and CKO. What difficulty there is lies in finding the network of the device. With the appropriate divide option selected, oscillator frequencies between 800 kHz and 4 MHz are valid for the COP420. No data was taken for any network that produced an oscillation frequency outside the valid range.

### 3.1.1 L, LC, and RLC Networks

Various L, LC, and RLC networks were connected with varying results. Certain networks produced results much more stable than the RC networks; others were no better than the RC networks. With a single inductor connected between CKI and CKO, frequencies between 1 MHz and 4 MHz were easily obtained. However, the input gate capacitance at CKI (typically 5 pF to 10 pF ) and the series resistance of the inductance become factors that impact the oscillation frequency and its stability over temperature.
The addition of a capacitor between CKI and ground tends to reduce the effects of the internal gate capacitance. For the single $L$, single $C$ network of this type, the capacitor value should be greater than about 50 pF to begin to effectively swamp out the effects of the input gate capacitance. As might be expected, LC combinations which had their resonant frequencies within the valid COP420 frequency range produced the best results.
The addition of another capacitor(s) to the basic two-component LC network, as shown in Figure III.1, produced very good results. Varying the capacitor values in these networks - especially those capacitors between CKI and ground and CKO and ground - provided a great deal of control over the oscillation frequency. In Figure III.1, varying C1 from 25 pF to $0.01 \mu \mathrm{~F}$ produced oscillation frequencies between about 3 MHz and $1.6 \mathrm{MHz}(\mathrm{C} 2=25 \mathrm{pF}, \mathrm{L}=56 \mu \mathrm{H})$. In Figure III.2, with C1 $=330 \mathrm{pF}, \mathrm{L}=56 \mu \mathrm{H}$, and $\mathrm{C} 2=27 \mathrm{pF}$, varying C 3 between 10 pF and $0.003 \mu \mathrm{~F}$ produced oscillation frequencies between about 2 MHz and 1.1 MHz . Varying C2 in Figure 111.3 produced a similar kind of control.
As the graphs indicate, various types of RLC networks were also tried. The range of possible usable circuits here is limited only by the user's imagination and his favorite type of RLC oscillator circuit. When their resonant frequency is
within the valid frequency range of the COP420, LC and RLC networks can be a very effective substitute for a crystal. The only potential problem is that a good RLC, or even LC, oscillator circuit may not be a cost-effective substitute for a crystal in a COP420 system. The user will have to make that determination.

### 3.2 COP420L

The valid input frequency range for the COP420L, with the appropriate divide option selected, is between 200 kHz and 2.097 MHz . With the crystal option selected the COP420L oscillated much less readily than the COP420.
The LC networks gave outstanding results with the COP420L. With the simple two-component LC network shown in the graphs, holding C at 50 pF and varying L from $200 \mu \mathrm{H}$ to $700 \mu \mathrm{H}$ gave oscillation frequencies from about 2 MHz to 1 MHz . Holding L at $390 \mu \mathrm{H}$ and varying C from 10 pF to 700 pF gave oscillation frequencies of about 2 MHz to 1.6 MHz. Similar results were obtained when a capacitor was placed in parallel with the inductance.

### 3.3 COP410L

The COP410L has a valid input frequency range of 200 kHz to 530 kHz .
The LC networks also gave very good results. With the simple LC network shown in the graphs, holding L at $4700 \mu \mathrm{H}$ and varying C from 25 pF to $0.003 \mu \mathrm{~F}$ gave oscillation frequencies of about 460 kHz to 225 kHz .

### 3.4 GENERAL NOTES

With the crystal or inverter option selected on COPS microcontrollers, a wide variety of networks may be used in place of the ceramic resonator or crystal.
LC and RLC networks can be used in any of the devices. Appropriately designed, these networks will provide a stable oscillation frequency for the microcontroller. The user will have to allow for the variation of the external components with temperature when using these networks. The problems with networks such as these is that they may not be cost-effective alternatives to the crystal or resonator, especially if high stability, temperature compensated components are used. The user will have to make the determination of costeffectiveness.
A final note is that all of these networks place a load on the CKO output. If the signal from CKO is needed elsewhere in the system and a circuit similar to one of those discussed in this document is used, it will probably be necessary to buffer the CKO output.

### 4.0 Conclusion

The networks described are generally simple and inexpensive and have all been observed to be functional.
The results obtained provide greater flexibility in the oscillator selection in a COPs system and gives the user some general indication as to what may be expected with the various circuits described.

## COP Microcontroller Pinouts




Note 1: Base period at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 1. COP310L/COP410L RC Oscillator Variation with VCC

Note 1: $20^{\circ} \mathrm{C}=$ base period.
A-

COPAIOL. VALID TEMPERATURE RANGE: $0^{\circ} \mathrm{C} 50+70{ }^{\circ} \mathrm{C}$ COP310L VALID TEMPERATURE RANGE: $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ OSCILLATOR FREQUENCY $=\frac{4}{\text { SK PERIOD }}$

Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 2. COP310L/COP410L RC Oscillator Variation with Temperature


TL/DD/6938-4
Note 1: Base period at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 3. COP320/COP420 RC Oscillator Variation with $V_{\text {CC }}$


Note 1: $20^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 4. COP320/COP420 RC Oscillator Variation with Temperature


TL/DD/6938-6
Note 1: Base period at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 5. COP320L/COP420L RC Oscillator Variation with VCC


TL/DD/6938-7

Note 1: $20^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 6. COP320L/COP420L RC Oscillator Variation with Temperature


FIGURE III. 1


FIGURE III. 2


TL/DD/6938-8


FIGURE 7

Note 1: $25^{\circ} \mathrm{C}=$ base period.


TL/DD/6938-10
Note 2: Device variation only. Graph does not include LC variation with temperature.

Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature. No measurable variation over temperature.

FIGURE 9
COP420


Note 1: $25^{\circ} \mathrm{C}=$ base period
Note 2: Device variation only. Graph does not include LC variation with temperature.

## COP402



Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 11
COP402


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.

Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 13
COP402


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
*No variation at 6V.
FIGURE 15
COP402


TL/DD/6938-18
Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RL variation with temperature.


TL/DD/6938-19
Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RLC variation with temperature.


Note $1: 25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RLC variation with temperature.



FIGURE 21
COP420L


Note 1: No measurable variation for all three circuits above.
Note 2: $25^{\circ} \mathrm{C}=$ base period.
Note 3: Device variation only. Graph does not include LC variation with temperature.

Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: LC in oven with COP420L.
FIGURE 23
COP410L


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.

## COP410L



Note 1: $25^{\circ} \mathrm{C}=$ base period
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 25
COP410L


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: LC in oven with COP410L.

## Triac Control Using the COP400 Microcontroller Family

## Table of Contents

### 1.0 TRIAC CONTROL

1.1 Basic Triac Operation
1.2 Triggering
1.3 Zero Voltage Detection
1.4 Direct Couple
1.5 Pulse Transformer Interface
1.6 False Turn-on
2.0 SOFTWARE TECHNIQUES
2.1 Zero Voltage Detection
2.2 Processing Time Allocations

Half Cycle Approach
Full Cycle Approach
2.3 Steady State Triggering

### 3.0 TRIAC LIGHT INTENSITY CONTROL CODE

3.1 Triac Light Intensify Routine

$1+$
1-


III ${ }^{+}$

III-

FIGURE 1. Gate Trigger Modes. Polarities Referenced to Main Terminal 1.

The breakover voltage ( $V_{B O}$ ) is specified with the gate current ( $\mathrm{I}_{\mathrm{GT}}$ ) equal to zero. By increasing the gate current supplied to the triac, $V_{B O}$ can be reduced to cause the triac to go into the conduction or on state. Once the triac has entered the on state the gate signal need not be present to sustain conduction. The triac will turn itself off when the main terminal current falls below the minimum holding current required to sustain conduction $\left(\mathrm{l}_{\mathrm{H}}\right)$.
A typical current and voltage characteristic curve is given in Figure 2. As can be seen, when the gate voltage and the main terminal 2 (MT2) voltages are positive with respect to MT1 the triac will operate in quandrant 1 . In this case the trigger circuit sources current to the triac ( $1+$ MODE).


FIGURE 2. Voltage-Current Characteristics
After conduction occurs the main terminal current is independent of the gate current; however, due to the structure of the triac the gate trigger current is dependent on the direction of the main terminal current. The gate current requirements vary from mode to mode. In general, a triac is more easily triggered when the gate current is in the same direction as the main terminal current. This can be illustrated in the situation where there is not sufficient gate drive to cause conduction when MT2 is both positive and negative. In this case the triac may act as a single direction SCR and conduction occurs in only one direction. The trigger circuit must be designed to provide trigger currents for the worst case trigger situation. Another reason ample trigger current must be supplied is to prevent localized heating within the pellet and speed up turn-on time. If the triac is barely triggered only a small portion of the junction will begin to conduct, thus causing localized heating and slower turn-on. If an insufficient gate pulse is applied damage to the triac may result.

### 1.2 TRIGGERING

Gate triggering signals should exceed the minimum rated trigger requirements as specified by the manufacturer. This is essential to guarantee rapid turn-on time and consistent operation from device to device.

Triac turn-on time is primarily dependent on the magnitude of the applied gate signal. To obtain decreased turn-on times a sufficiently large gate signal should be applied. Faster turn-on time eliminates localized heat spots within the pellet structure and increases triac dependability.
Digital logic circuits, without large buffers, may not have the drive capabilities to efficiently turn on a triac. To insure proper operation in all firing situations, external trigger circuitry might become necessary. Also, to prevent noise from disturbing the logic levels, AC/DC isolation or coupling techniques must be utilized. Sensitive gate triacs which require minimal gate input signal and provide a limited amount of main terminal current may be driven directly. This paper will focus on $120 \mathrm{~V}_{\mathrm{AC}}$ applications of power control.

### 1.3 ZERO VOLTAGE DETECTION

In many applications it is advantageous to switch power at the $A C$ line zero voltage crossing. In doing this, the device being controlled is not subjected to inherent AC transients. By utilizing this technique, greater dependability can be obtained from the switching device and the device being switched. It is also sometimes desirable to reference an event on a cyclic basis corresponding to the AC line frequency. Depending on the load characteristics, switching times need to be chosen carefully to insure optimal performance. Triac controlled AC switching referenced to the AC 60 Hz line frequency enables precise control over the conduction angle at which the triac is fired. This enables the COPS device to control the power output by increasing or decreasing the conduction angle in each half cycle.
A wide variety of zero voltage detection circuits are available in various levels of sophistication. COPS devices, in most cases, can compensate for noisy or semi-accurate ZVD circuits. This compensation is utilized in the form of debounce and delay routines. If a noisy transition occurs near zero volts the COPS device can wait for a valid transition period specified by the maximum amount of noise present. Some software considerations are presented in the software section and are commented upon. The minimal detection circuit is shown in Figure 9.

### 1.4 DIRECT COUPLE

Isolation associated problems can be overcome by means of direct AC coupling. One such method is illustrated in Figure 3. This circuit incorporates a half-wave rectifier in conjunction with a filter capacitor to provide the logic power supply. The positive half-cycle is allowed to drop across the zener diode and be filtered by the capacitor. This creates a low cost line interface; however, only a limited supply current is available. In order to control the current capabilities of this circuit the series resistor must be modified. However, as more current is required, the power that must be dissipated in the series resistor increases. This increases the power dissipation requirements of the series resistor and the system cost. For applications which require large current sources an alternative method is advisable. In order to assure consistent operation, power supply ripple must be mini-
mized. COPS devices can be operated over a relatively wide power supply range. However, excessive ripple may cause an inadvertent reset operation of the device.


TL/DD/6939-3

## FIGURE 3. AC Direct Couple

### 1.5 PULSE TRANSFORMER INTERFACE

Digital logic control of triacs is easily accomplished by triggering through pulse transformers or optical coupling. The energy step-up gained by using a pulse transformer should provide a more than adequate gate trigger signal. This complies with manufacturers' suggested gate signal requirements. Pulse transformers also provide $A C / D C$ isolation necessary in control logic interfaces. Minimal circuit interface to the pulse transformer is required as shown in Figure 4. Optical coupling circuits provide isolation, and in some cases adequate gate drive capabilities.


FIGURE 4. Pulse Transformer Interface
A logic controlled pulse is applied to the base of the transistor to switch current through the primary of the pulse transformer. The transformer then transfers the signal to the secondary and causes the triac to fire. The energy transfer that is now available on the secondary is more than adequate to turn on the triac in any of its operating modes. When the pulse transformer is switched off a reverse EMF is generated in the primary coil which may cause damage to the transistor. The diode across the primary serves to protect the collector junction of the switching transistor. Another major advantage is AC isolation; the gate of the triac is now completely isolated from the logic portion of the circuit.

### 1.6 FALSE TURN-ON

When switching an inductive load, voltage spikes may be generated across the main terminals of the triac which have
the potential of a non-gated turn-on of the triac. This creates the undesirable situation of limited control of the system. In a system with an inductive load the voltage leads the current by a phase shift corresponding to the amount of inductance in the motor. As the current passes near zero, the voltage is at a non-zero value, offset due to the phase shift. When the principal current through the triac pellet decreases to a value not capable of sustaining conduction the triac will turn off. At this point in time the voltage across the terminals will instantaneously attain a value corresponding to the phase shift caused by the inductive load. The rapid decay of current in the inductor causes an $\mathrm{L} \mathrm{dl} / \mathrm{dT}$ voltage applied across the terminals of the triac. Should this voltage exceed the blocking voltage specified for the triac, a false turn-on will occur.
In order to avoid false turn-on, a snubber network must be added across the terminals to absorb the excess energy generated by this situation. A common form of this network is a simple RC in series across the terminals. In order to select the values of the network it is necessary to determine the peak voltage allowable in the system and the maximum $\mathrm{dV} / \mathrm{dT}$ stress the triac can withstand. One approach to obtaining the optimal values for $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{C}_{\mathrm{S}}$ is to model the effective circuit and solve for the triac voltage. The snubber in conjunction with the load can now be modeled as an RLC network. Due to the two storage elements (L motor, C snubber) a second order differential equation is generated. Rather than approach this problem from a computer standpoint it becomes much easier to obtain design curves generated for rapid solution of this problem. These design curves are available in many triac publications. (For instance, see RCA application note AN 4745.)

### 2.0 Software Techniques

### 2.1 ZERO VOLTAGE DETECTION

In order to intelligently control triacs on a cyclic basis, an accurate time base must be defined. This may be in the form of an AC, 60 Hz sync pulse generated by a zero voltage detection circuit or a simple real time clock. The COP400 series microcontrollers are suited to accommodate either of these time base schemes while accomplishing auxiliary tasks.
Zero voltage detection is the most useful scheme in AC power control because it affords a real time clock base as well as a reference point in the AC waveform. With this information it is possible to minimize RFI by initiating poweron operations near the AC line voltage zero crossing. It is also possible to fire the triac for only a portion of the cycle, thus utilizing conduction angle manipulation. This is useful in both motor control and light intensity control.
Sophisticated zero voltage detection circuits which are capable of discriminating against noise and switch precisely at zero crossing are not necessary when used in conjunction with a COPS device. COPS software is capable of compensating for noisy or semi-accurate zero voltage detection circuits. This can be accomplished by introducing delays and debounce techniques in the software routines. With a given reference point in the $A C$ waveform it now becomes easy
to divide the waveform to efficiently allocate processing time. These techniques are illustrated in the code listing at the end of this paper.


TL/DD/6939-5
FIGURE 5. Current Lag Caused by Inductive Load, Snubber Circuit

### 2.2 PROCESSING TIME ALLOCATIONS

## Half Cycle Approach

In order to accomplish more than triac timing, dead delay time must be turned into computation time. It appears that the controller is occupied totally by time delays, which leaves a very limited amount of additional control capability. There are, however, many ways to accomplish auxiliary tasks simultaneously.
On each half cycle an initial delay is incorporated to space into the cycle. This dead time may be put to use and very little voltage to the load is sacrificed. For example, if the load is switched on at $\pi / 4$ RAD, the maximum applied RMS voltage to the load is $114 \mathrm{~V}_{\text {RMS }}$ (assuming $\mathrm{V}_{\text {SUPPLY }}=$ $120 V_{\text {RMS }}$ ). This is illustrated in the figure below.


TL/DD/6939-6
FIGURE 6. Full Cycle Approach

If a delay of $\pi / 4$ RAD ( 45 degrees) is inserted after each zero crossing detection the RMS voltage to the load can be determined in the following manner:

$$
\begin{aligned}
& V_{\text {LOAD }}=\sqrt{\frac{(120 \sqrt{2})^{2}}{(2) \pi}}(2) \int_{\pi / 4}^{\pi} \sin ^{2}(\mathrm{a}) \mathrm{da} \\
& \mathrm{~V}_{\text {LOAD }}=\sqrt{\frac{(120 \sqrt{2})^{2}}{(2) \pi}}(2)(1.428) \\
& V_{\text {LOAD }}=114.4 \mathrm{~V}_{\text {RMS }} \\
& \pi / 4 \text { RAD }=45 \text { degrees } @ 60 \mathrm{~Hz} \quad \mathrm{t}=2.08 \mathrm{~ms}
\end{aligned}
$$

As can be seen the dead time on each half cycle can be 2.08 ms and the load will still see $114.4 \mathrm{~V}_{\text {RMS }}$ of a $\mathrm{V}_{\text {SUPPLY }}$ of $120 \mathrm{~V}_{\mathrm{RMS}}$. If this approach is implemented the initial delay of 2.08 ms can be used as computation time. The number of instructions which can be executed when operating at $4 \mu \mathrm{~s}$ instruction cycle time is:

$$
2.08 \mathrm{~ms} / 4 \mu \mathrm{~s}=520 \text { instructions }
$$

(130 instructions at $16 \mu$ s cycle time)

## Full Cycle Approach

The methods of half cycle and full cycle triggering are very similar in procedure. The main difference is that all timing is referenced from only one (of the two) zero voltage detection transition in each full AC cycle. For most all applications, when varying the conduction angle it is desirable to fire at the same conduction angle each half cycle to maintain a symmetric applied voltage. In order to accomplish this the triac may be fired twice from one reference point. When applying this technique an 8.33 ms delay must be executed to maintain the symmetric applied voltage. This approach provides the most auxiliary computation time in that the 8.33 ms delay may be turned into computational time. The basic flow for this technique is illustrated below.


TL/DD/6939-7
FIGURE 7. Full Cycle Approach
In the above example the zero crossing pulse is debounced on the one-to-zero transition, thus marking the beginning of a full cycle. Once this transition has been detected, an ini-


FIGURE 8. Steady State Triggering
tial delay of $\pi / 4$ RAD is incorporated and the triac is fired. At this time exactly 8.33 ms is available until the triac need be triggered again. This will provide a symmetric voltage to the load only if the delay is 8.33 ms . During this period the number of instructions which can be executed when operating at $4 \mu \mathrm{~s}$ is:

$$
8.33 \mathrm{~ms} / 4 \mu \mathrm{~s}=2082
$$

(520 instructions at $16 \mu \mathrm{~s}$ )
An alternative approach may be to take the burden from the COPS device by using peripheral devices such as static display controllers, external latches, etc.

### 2.3 STEADY STATE TRIGGERING

It is possible to trigger a triac with a steady state logic level. This is accomplished by allowing the triac gate to sink or source current during the desired on-time. When utilizing this method it becomes easier to trigger the triac and leave it on for many cycles without having to execute code to retrigger. This approach is advantageous when the triac must be fired is for relatively long periods and conduction angle firing is not desired, thus more time is available to accomplish auxiliary tasks. A steady state on or off signal and external circuitry can accomplish triac firing and free the processor for other tasks. If it is desired to use a pulse
transformer, an external oscillator must be gated to the triac to provide the trigger signal. A pulse train of 10 to 15 kHz is adequate to fire the triac each half cycle. This calls for external components and is relatively costly. If isolation associated problems can be tolerated or overcome (dual power supply transformers, direct AC coupling, etc.), a simple buffer may be utilized in triggering the triac. This method is illustrated in Figure 8. The National Semiconductor DS8863 display driver is capable of steady state firing of the triac. National offers many buffers capable of driving several hundred milliamps, which are suitable for driving triacs. On the market today there are many suppliers of sensitive gate triacs which may be triggered directly from a COPS device or in conjunction with a smaller external buffer.
The DS8863 display driver is capable of sinking up to 500 mA , which is adequate to drive a standard triac. In the off state the driver will not sink current. When a logic " 1 " is applied to the input the device will turn on. Keeping the device off (output " 1 ") will prevent the triac from turning on because the buffer does not have the capability of sourcing current. A series resistor limits the current from the triac gate and the diode isolates the negative spikes from the gate. Since the drive circuit will only sink current in this configuration, the triac will be operating in the I- and III- modes.

### 3.0 Triac Light Intensity Control Code

The following code is not intended to be a final functional program. In order to utilize this program, modifications must be made to specialize the routines. This is intended to illustrate the method and is void of control code to command a response such as intensify or deintensify. The control is up to the user and full understanding of the program must be attained before modifications can be implemented.
This program is a general purpose light intensifying routine which may be modified to suit light dimmer applications. The delay routines require a $4.469 \mu$ s cycle time which can be attained with a 3.578 MHz crystal (CKI/16 option). This program divides the half cycle of a 60 Hz power line into 16 levels. Intensity is varied by increasing or decreasing the conduction angle by firing the triac at various levels. The program will increase the conduction angle to a maximum specified intensity in a fixed amount of time. The time required to intensify to the maximum level is dependent on the number of fire-times per level that is specified (FINO). This code illustrates a half cycle approach and relies on the parameters specified by the programmer in the control selection.
Zero crossings of the 60 Hz line are detected and software debounced to initiate each half cycle; thus the triac is serviced on every half cycle of the power line. A level/sublevel approach is utilized to vary the conduction angle and provide a prolonged intensifying period. The maximum intensity is specified by the "LEVEL" RAM location and time required to get to that level is specified by the "FINO" RAM location.

Once a level has been specified, the remaining time in the half cycle is then divided into sublevels. The sublevels are increased in steps to the maximum level. The "FINO" RAM location contains the number of times that the triac will be fired per sublevel, thus creating the intensity time base. There are 15 valid sublevels and up to 15 fire-times per sublevel. Both these parameters may be increased to provide better resolution and longer intensify periods. To make the triac de-intensity (dim) the sublevels need only to be decremented rather than incremented. If this is done, the conduction angle will start out at the maximum level and dim by means of stepping down the sublevels. When modifying this routine to incorporate more resolution or increased versatility, care must be taken to account for transfer of control instructions to and from the delay routines.
The following is a schematic diagram of the COPS interface to $120 \mathrm{~V}_{\mathrm{AC}}$ lamps. The program will intensify or de-intensify the lamps under program control.

### 3.1 TRIAC LIGHT INTENSIFY ROUTINE

This program intensifies a light source by varying the conduction angle applied to the load. The maximum level of intensity is stored in "LEVEL," and the time to get to that level is specified by "FIND." Both these parameters may be altered to suit specific applications. To cause the program to de-intensify the light source, the sublevels must be decremented rather than incremented.


TL/DD/6939-9
FIGURE 9. Triac Interface for COPS Program

| : TRIAC LIGHT INTENSIFY ROUTINE |  |  |  |  | JP | LO | ; FALSE ALARM, TRY AGAIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ; |  |  |  | DELL: | CLRA |  | ; DO A DELAY TO COMPENSATE |
| ; |  |  |  | DEL: | NOP |  |  |
| ; THIS PROGRAM INTENSIFIES A LIGHT SOURCE BY VARYING THE |  |  |  |  | NOP |  | : FOR NONSYMMETRIC ZC |
| ; CONDUCTION ANGLE APPLIED TO THE LOAD. THE MAX LEVEL |  |  |  |  | NOP |  |  |
| ; OF INTENSITY IS STORED IN 'LEVEL' AND THE TIME TO GET TO |  |  |  |  | AISC |  |  |
| ; THAT LEVEL IS SPECIFIED BY 'FIND'. BOTH THESE PARAMETERS |  |  |  |  | JP | DEL | ; KEEP DELAY GOING |
| ; MAY BE ALTERED TO SUIT SPECIFIC APPLICATIONS. TO CAUSE |  |  |  |  | JP | DOIT | ; GO TO MAIN ROUTINE |
| ; THE PROGRAM TO DE-INTENSIFY THE LIGHT SOURCE, THE |  |  |  |  |  |  |  |
| ; SUBLEVELS MUST BE DECREMENTED RATHER THAN |  |  |  |  | .FORM |  |  |
| ; INCREMENTED. |  |  |  |  | .PAGE | 1 |  |
| ; |  |  |  | ; |  |  |  |
| ; |  |  |  | ; |  |  |  |
|  | TEMP1 | $=1,0$ | ; TEMPORARY DELAY COUNTER | ; THIS IS THE MAIN ROUTINE FOR THE INTENSIFY/DE-INTENSIFY |  |  |  |
|  | FIND | $=0,9$ | ; NUMBER OF FIRE TIMES | ; OPERATIONS. TRANSFER OF CONTROL TO THIS SECTION |  |  |  |
|  | LEVEL | $=0,0$ | ; MAX LEVEL | ; OCCURS AFTER ZERO VOLTAGE CROSSING EACH HALF CYCLE. |  |  |  |
|  | SUBLEV | $=1,10$ | ; SUBLEVEL COUNT | ; THIS MAKE USE OF TEMP REGISTERS THUS PARAMETERS |  |  |  |
|  | TEMP | $=1,11$ | ; TEMPORARY DELAY COUNTER | ; NEED NOT BE REDEFINED FOR EACH OPERATION. |  |  |  |
| ; |  |  |  | ; |  |  |  |
| ; HERE THE OPERATING PARAMETERS ARE DEFINED AND LEVEL |  |  |  | ; |  |  |  |
| ; INITIATION IS SPECIFIED |  |  |  | INT: | CLRA |  |  |
| ; |  |  |  |  | ADT |  | ; DELAY INTO WAVEFORM |
|  | .FORM |  |  |  | LBI | TEMP | ; USE TEMP REG |
|  | .PAGE | 0 |  |  | X |  |  |
|  | CLRA |  | ; REQUIRED |  | JSRP | PORT | ; DO DELAY |
| CLRAM: | LBI | 3,15 | ; ROUTINE TO CLEAR ALL RAM | POINT: | LDD | LEVEL | ; POINT TO LEVEL TO INITIATE |
| CLR; | CLRA |  |  |  |  |  | ; DELAY |
|  | XDS |  |  |  |  |  | ; DELAY TO MAX LEVEL |
|  | JP | CLR |  |  | XAD | TEMP | ;USE TEMP DIGIT TO DELAY |
|  | XABR |  |  | TAMP: | LBI | TEMP |  |
|  | AISC | 15 |  |  | LD |  |  |
|  | JP | BEGG |  |  | AISC | 15 | ; ARE WE AT THE LEVEL ? |
|  | XABR |  |  |  | JP | AtLEV | ; MADEIT TO THE LEVEL |
|  | JP | CLR |  |  | X |  | ; NO |
| : THIS SECTION INITIATES CONTROL ON POWER UP OR RESET |  |  |  |  | JSRP | DE5 | ; DO SERIES OF .5MS TO GET |
|  |  |  |  |  |  |  | ; THERE |
| ; AND SYNCHRONIZES THE COPS DEVICE TO THE 60 HZ AC LINE |  |  |  |  | JP | TAMP | ; KEEP DOING IT |
| ; |  |  |  | ATLEV: | LDD | SUBLEV | ; AT MAX FIRE LEVEL |
| BEGG: |  |  | ; OUTPUT 15 TO G PORTS TO PULL |  | XAD | TEMP | ; INIT FOR SUBLEVEL DELAY |
|  |  |  | ; UP ZERO CROSSER INPUT | JK: | LBI | TEMP |  |
|  | LBI | LEVEL | ; SPECIFY MAXLEVEL |  | LD |  |  |
|  | STII | 7 |  |  | AISC | 1 | ; AT SUB LEVEL ? |
|  | JSR | OUT | ; COPY TO TEMPt |  | JP | TRE | ; NODODELAY |
| BEG: | SKGBZ | 0 | ; SYNC UP TO 60 HZ |  | JP | SbLEV | ;YES |
|  | JP | HI | ; READY NOW | TRE: | X |  |  |
|  | JP | BEG | ; WAIT TiLL G IS 1 |  | JSRP | SPDL | ; VARIAbLE DELAY |
| : |  |  |  |  | JP | JK |  |
| ; THIS SECTION PROVIDES THE DEBOUNCE FOR THE ZERO |  |  |  | SBLEV: | LBI | Find |  |
| ; VOLTAGE DETECTION INPUT AND COMPENSATES FOR THE |  |  |  |  | JSRP | DEC | ; DEC FIRE NUMBER |
| ; OFFSET OF THE DETECTION CIRCUIT |  |  |  |  | AISC | 1 | ; TESTIF FIND AT 15 |
| ; |  |  |  | MAXLEV: | JMP | FIRE | ; NO KEEP FIRING AT THAT LEVEL |
| HI: | SKGBZ | 0 | ; TEST GO FOR ZERO CROSS |  | LBI | SUBLEV | ; YES INC SUBLEVEL |
|  | JP | HI | ; HIGH LEVEL |  | CLRA |  |  |
| ; GETS HERE ON FIRST TRANSITION |  |  |  |  | AISC | 14 | : IS MAX SUBLEV REACHED |
| CLRA |  |  | ; START OF DEBOUNCE DELAY |  | SKE |  |  |
|  | AISC | 1 |  |  | JP | THERE | ; NO INC SUBLEV |
|  | JP | . -1 |  |  | JP | MAXLEV | ; YES FIREIT |
| ; DID A Little delay, is it Still 0 |  |  |  | THERE: | JSRP | INC | ; GO TO NEXT SUBLEVEL |
|  | SKGBZ | 0 | ; TEST FOR 0 |  | LBI | FIND |  |
|  | JP | H | ; FALSE ALARM |  | STII | 14 | ; SET FIRE TIME |
| ; MUST HAVE HAD SOME NOISE GO BACK AND WAIT FOR TRUE ZC |  |  |  |  | JP | MAXLEV | ; GO FIRE |
| DOIT: | JMP | INT | ; VALID TRANSITION, SERVICE |  |  |  |  |
|  |  |  | : TRIAC |  | .FORM |  |  |
| LO: | SKGBZ | 0 | ; DEBOUNCEINOTO 1 |  | .PAGE | 2 |  |
|  | JP | DDD | : MAY HAVE SOMETHING THERE |  |  |  |  |
|  | JP | LO | ; NO WAIT HERE FOR A BIT |  |  |  |  |
| DDD: | CLRA |  | ; GOING TO WAIT AND SEE |  |  |  |  |
|  | AISC | 1 |  |  |  |  |  |
|  | JP | .-1 |  |  |  |  |  |
|  | SKGBZ | 0 | ; WELL, DO WE HAVE A CLEAN |  |  |  |  |
|  |  |  | ; TRANSITION |  |  |  |  |
|  | JP | DELL | ; YES, GOTO MAIN ROUTINE |  |  |  |  |


| ; SUBROUTINE PAGE |  |  |  |  | NOP |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INC: | CLRA |  |  |  | NOP |  |  |
|  | AISC | 1 |  |  | LBI | 0,0 |  |
|  | JP | ADEX | ; GO ADD ONE TO DIGIT |  | OBD |  |  |
| DEC: | CLRA |  | ; OTOA |  | SKBGZ | 0 | ; TEST WHICH DEBOUNGE IS ; NEEDED |
|  | COMP |  | ; CREATE A 15 |  |  |  |  |
| ADEX: | ADD |  | ; ADD A TO RAM |  | JMP | Hi | ; DEBOUNCE ONE TO ZERO |
|  | X |  | ; PUT BACK ( $\mathrm{D}-1$ IN A NOW) |  | JMP | LO | ; DEBOUNCE ZERO TO ONE |
|  | RET |  |  | SPDL: | LBI | TEMP1 | ; TEMP1 IS A TEMP REG |
| DE5: | LBI | 0,10 | ; DELAY ROUTINE | PORT: | LD |  | ; VALUE IN TEMP1 DICTATES |
|  | CLRA |  | ; WILL BE REPLACED LATER |  | AISC | 1 | ; THE AMOUNT OF DELAY |
|  | AISC | 3 |  |  | JP | FOY |  |
|  | JP | . -1 |  | OUT: | LBI | LEVEL | ; ALSO USED TO COPY LEVEL |
|  | LD |  |  |  | LD | 1 | ; RESTORE LEVEL |
|  | XIS |  |  |  | X |  |  |
|  | JP | . -5 |  |  | RET |  |  |
|  | RET |  | ; DONE DELAY | FOY: | X |  |  |
| FIRE: | LBI | 0,15 | ; PULSE D OUTPUT |  | JP .END | PORT |  |
|  | OBD |  |  |  |  |  |  |
|  | NOP |  |  |  |  |  |  |

## Testing of COP400 Family Devices

## Table of Contents

### 1.0 INTRODUCTION

### 2.0 PHILOSOPHY

### 3.0 BUILT-IN TEST FEATURES

3.1 Sync between DUT and Tester
3.2 Internal Logic Test
3.3 RAM Test
3.4 ROM Dump

This note will provide some insight into the test mode, the mechanics of testing, and the philosophy of how to implement a test of the COP-400 microcontrollers. Other than the obvious, (verifying that the part meets the specifications), the reason for the test must be considered. Somewhat different criteria may hold, depending on the objective. The manufacturer wafer sort or final test can differ from an incoming inspection at the user's plant, or a field reject test. The first two tests have limited interest as this is not a justification of the testing done on the part during manufacture. Rather, this is a guide for those doing user functional testing.

### 1.0 INTRODUCTION

Since the introduction of the very first semiconductor devices, testing has been a major problem and expense in their production and use. As the complexity has risen, testing has become a more significant factor. With today's single chip microcontrollers like the COPSTM devices this is particularly true as one has a complete computer system in a chip. In order to reduce the testing burden, the facilities to ease the testing have been built into the COPS devices. With the test ability built into the device for production test, the user need only follow set procedures to verify the chip at incoming inspection or field test.

### 2.0 PHILOSOPHY

The basic test philosophy requires that four major areas be exercised. These areas are:

### 3.1 Sync Between Tester and DUT

In order to be able to test a COPS chip, the tester must be in sync with the device under test (DUT). By using an external oscillator the two may be run at the same frequency. This is true regardless of the option or type of oscillator chosen for the chip. Even the RC configuration may be overridden with an external signal that meets the level requirements. In addition to running at the same frequency, the chip and tester must be in sync on a bit basis. See Figure 1. The supportive features mentioned above include the condition of the SK signal being a bit (instruction) clock until stopped by software in the program. Hence, one can start the tests based on an edge change of SK. It is important that this be accurate because all data I/O changes will be relative to the SK timing (see the appropriate device data sheet).
It should also be noted that the oscillator frequency is programmed to a rate of $4-32$ higher than SK. If one is building a test fixture for more than one device, some method must be available to enter this number. If one is testing a COP420 or COP421 near its upper limit it would be wise to do the SK sync operation at a lower rate and then increase the input frequency. This is desirable because the phase relationship is close to TTL propagation delays at the upper limit. Implementation of the area could be a preset counter that is gated on after a zero to one transition is seen on SK. Continual comparison could be made but once in sync, there should not be any need for the comparison as they should remain in sync.
The basic use of this "sync counter" is to derive the proper timing for loading data and instructions into the chip and verify the outputs. The COP402 data sheet should be used as a guide for these times, modified properly for the $L$ and $C$ parts. For those designing testers, it is suggested that one not attempt to test worse case timing changes as these could be very difficult to implement. Like other parametric tests these should in general be left to the professional test equipment.

### 3.2 Internal Logic Test

With the device and the tester in sync, actual testing may begin. See the sequence control circuit of Figure 2. To place the chip into the test mode the SO output is pulled to a one level (between 2.0 and 3.0 volts). It should be pulled with a circuit that will limit the upper voltage to 3 V as this output can have a significant current sink capability. On power up (or after reset) the SO line is set to a zero by the internal logic. An internal sense line will detect the forced condition and provide test control. A delay of 10 ms should be taken after power-up to allow the power on reset circuit to time out before instructions can be executed. If the reset pin is activated in mid-program for some reason, several instructions cycle times should be ignored to insure complete operation.
The tester should at this point force instructions into the L port. These instructions will be executed as if they were from the ROM. The sequence of the instructions is not particularly critical. Table I gives an example sequence. The main steps are to be able to detect an output change (OGI) early to verify connection/operation. It is much better to find a problem before going through the steps of loading RAM and then finding that the chip doesn't work. All instructions should be exercised although certain ones should be postponed. Enabling the $Q$ register to the $L$ port is an example. This would interfere with the insertion of instructions on the $L$ port. Another problem is the SO test which could be set up with an XAS and then released from the test mode to check proper data output.
Certain commands will require more effort than others. To check the program counter during JMP's and sub-routine operation will require that known info at the new address be available. One should execute a JSRP at some known address and release the test mode to see that the operation in the subroutine (e.g., SC) is done and that a return is made to $\mathrm{N}+1$. At this point test mode can be re-established to continue the test. The main point to remember is to provide a positive indication of the success of that specific test.


TL/DD/6940-1
FIGURE 1. Tester Clock Generation and Synchronization Circuit


TL/DD/6940-2
FIGURE 2. Tester Mode Sequencer

### 3.3 RAM Test

The verification of RAM is a part of the internal logic test, but is treated separately here. One must check both the RAM and its address register to find all faults. An example of this testing would be to load RAM with a string of STII commands. By then going back and reading this data to the outside (through an OMG instruction in a loop) the tester could verify both RAM and address were functional. One could then load RAM with all 6's and 9's (or 5's and 10's) sequentially to insure that all bits were functional and adjacent bits not shorted. Other similar tests could be run at the discretion of the user to do further testing. All of these tests would utilize the output of data via the G ports to validate the data. See the comparator circuit Figure 3.

### 3.4 ROM Dump

Successful operation of the internal logic tests and RAM will lead to the final test phase, ROM comparison. In order to
check the ROM contents, the ROM dump mode must be entered. One should force a JMP to an address near the end of the ROM space (3FF for a 420 chip, 1FF for a 410). A desirable point might be 3FA. The program counter will step ahead on each instruction cycle unless a program control is executed. The next step is to load the $Q$ register with a non-conflicting value so that the enabling of the $L$ outputs will not destroy the second byte of the LEI instruction as control is passed into the ROM dump mode. After going to this address, one should execute an enable of the $L$ lines to the output port (LEI 4). Having done this the external buffers should be disabled and the SI pin taken low. This will allow data out and remove potential level conflicts. By letting the PC step ahead to address zero one can then begin the byte by byte comparison of data. In this mode the controller is not executing the code because the skip line is enabled throughout the sequence. By halting a counter on a failure, one could determine the questionable address.


TL/ DD/6940-3
FIGURE 3. Functional Logic and RAM Comparison Circuit

| INSTRUCTION | RESULT | TABLE I. Typ <br> COMMENTS | est Sequence INSTRUCTION | RESULT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | NO CHANGE | CHECK NOP \& ALLOW TRANSIENT | CLRA |  |  |
|  |  | CYCLE FOR MODE | ASC |  | CHECK ADD WITH CARRY |
| OGI 9 | $\mathrm{G}(0 \times 9)$ | NOT ON 410L/411L | SC |  | CHECK SET CARRY |
| OGl 6 | $\mathrm{G}(9>6)$ | REVERSEALL G STATES | SKC |  | CHECK SKIP ON CARRY |
| STII 8 |  | SET UP 0,0 FOR FUTURE | LDD 0,0 |  |  |
| LB1 3,13 |  | B TO NEW POSITION ( 3,13 ) | X |  | Storea |
| OBD | $D(0>13$ | CHECKD | OMG | $\mathrm{G}=9$ | NO CHANGE |
| CLRA |  | MAKE SURE $A=0$ | CLRA |  |  |
| XABR |  | $3>\mathrm{A} ; 0>\mathrm{Br}$ | ASC |  |  |
| CAB |  | MOVE 3 to Bd | X |  |  |
| OBD | $D(13>3)$ | CHECK XABR CAB \& D CHANGE | OMG | $\mathrm{G}(9>10)$ | CARRY ADDS ONE TO MEMORY |
| CLRA |  | - | CAMQ |  | STORE A \& M IN Q; 10,9 |
| AISC 2 |  | IFORCE A > 2 | XDS |  | $9>3,1 ; 10>\mathrm{A} ; \mathrm{Bd}>3,0$ |
| CAB |  | $2>\mathrm{Bd}$ | X |  | STORE 9 IN 3,0 |
| OBD | $D(3>2)$ | VERIFY 2 FROM A > Bd | OMG | $\mathrm{G}(10>9)$ |  |
| STII 7 |  | $7>0.2 \& \mathrm{Bd}>3$ | LD 2 |  | $9>\mathrm{A} ; \mathrm{Bd}>1,0$ |
| OBD | $D(2>3)$ | STIIINCREMENTS Bd |  |  |  |
| CAB |  | SEE THAT A STILL THE SAME | InSTRUCTION | RESULT | COMMENTS |
| OMG | $\mathrm{G}(6>7)$ | OMB \& RAM CHECK |  |  |  |
| CLRA |  |  | OMG | $\mathrm{G}(9>1)$ |  |
| CAB |  | B(0,0) | LD3 |  | $1>\mathrm{A} ; \mathrm{Bd}>2,0$ |
| OMG | $\mathrm{G}(7>8)$ | TIE IN RAM, A \& G OPERATION | OMG | $\mathrm{G}(1>2)$ |  |
| SMB 0 |  | SMB INST. CHECK | ADD |  | ADD WITHOUT CARRY |
| OMG | $\mathrm{G}(8>9)$ | : | X |  | STORE 3 IN 2,0 |
| SMB 1 |  | : | SC |  |  |
| OMG | $\mathrm{G}(9>11)$ | : | LDD 0,0 |  | $7>$ A |
| RMB 0 |  | : | CASC |  | CHECK CASC |
| RMB 3 |  |  | SKC |  |  |
| $\times$ |  | :0>0,0;2>A | X |  | STORE 12 |
| CAB |  | $\mathrm{A}=2>\mathrm{B}$ | OMG | $\mathrm{G}(2>12)$ |  |
| OMG | $\mathrm{G}(11>7)$ | OUTPUT M $(0,2)$ | CLRA |  | : |
| LD 1 |  | $\mathrm{M}(0,2)>\mathrm{A} ; \mathrm{B}>1,2$ | AISC 3 |  | : |
| XAD 0,0 |  | $A(7)<->M(0,0) 2$ | X |  | : |
| AISC 15 |  | AISC CHECK; $\mathrm{A}=1$ | SC |  | :CHECK |
| LDD 0,0 |  | CHECK SKIP OF 2 BYTE INST. | SKC |  | :SKC/SC |
| X |  | STORE 1 | X |  | : |
| OMB | $\mathrm{G}(7>1)$ | VERIFY | OMG | $\mathrm{G}(12>3)$ |  |
| LDO |  | COPY1,2 BACK TO A | RC |  | : |
| ADT |  | ADD TEN | SKC |  | :CHECK |
| XDS |  | LEAVE 11 IN 1,2;GO 1, 1 WITH 1 | X |  | :RC |
| XDS |  | LEAVE 1 IN 1,$1 ;$ GO $1,0 \mathrm{~W}$ ? | OMG | $\mathrm{G}(3>12)$ |  |
| OBD | $D(2>0)$ | CHECK Bd MOVEMENT | LBI 0,0 |  | :CHECK |
| STII 5 |  | $5>1,0 ; B d$ TO 1,1 | LBI 1,15 |  | ;SEQUENTIALLBI'S |
| CBA |  | CHECK B > A | LBI 2,7 |  | ALSO SKIPPED (LBI 2,7 NOT IN 410) |
| AISC 3 |  | AISC CHECK $4>$ A | OMG | $\mathrm{G}(2>7)$ |  |
| INSTRUCTION |  | COMMENTS | CQMA | $\mathrm{G}(7>9)$ | LOAD CONSTANTS FROM Q |
|  | Result | COMMENTS |  | G(7>0) |  |
| XDS |  | $1>\mathrm{A} ; 4>1,1$ | OMG | $\mathrm{G}(9>10)$ | : |
| OMG | $\mathrm{G}(1>5)$ | FROM 1,0 | LEl 1 |  |  |
| XDS |  | $5>\mathrm{A} ; 1>1,0 ; \mathrm{Bd}<15 \mathrm{SKIP}$ | XAS |  | STOREA - > S (9) |
| LDD 0,0 |  | SKIPPED! | CLRA |  |  |
| OBD | $D(0>15)$ |  | AISC 7 |  | : |
| AISC 4 |  | $9>\mathrm{A}$ | SKGBZ 0 |  |  |
| X |  | $9>15$ | X |  | :CHECK |
| OMG | G(5> 9) |  | OMG |  | : |
| CLRA |  |  | SKGBZ 1 |  |  |
| COMP |  | ONES TO A | X |  | ;G BIT |
| XOR |  | FLIP MEMORY | OMG | $G(10>7)$ | : |
| XIS |  | $6>1,15 ; 9>A ; B d>1,0$ | SKGBZ 2 |  | : |
| LDD 0,0 |  | SKIP | X |  |  |
| SKE |  |  | OMG | $\mathrm{G}(7>10)$ | :TESTS |
| LB 1.2 |  | SKIP 2 WORD LBI (NOT IN 410) | SKGBZ 3 |  |  |
| OBD | $D(15>0)$ | VERIFY WORD | X |  | : |
| SKE |  | 11 NOT $=9$ | OMG | $\mathrm{G}(10>7)$ | : |
| LBI 1,0 |  | BACK TO 1,0 |  |  |  |
| SMB 2 |  | : | INSTRUCTION | RESULT | COMMENTS |
| SKE |  | : |  |  |  |
| RMB 2 |  | : | SKGZ |  |  |
| SKE |  | :CHECK BIT | X |  | :CHECK |
| SMB 3 |  | :MANIPULATIONS | OMG | $\mathrm{G}(7>10)$ |  |
| SKE |  | : | OGIO | $\mathrm{G}(10>0)$ | :G TEST |
| LDD 0,0 |  |  | SKGZ |  | : |
| $\times 3$ |  | Bd $>2,0$ | X |  | : |
| XAD 1,1 |  | $9>1,1 ; 4>A$ | OMG | $\mathrm{G}(0>10)$ | : |
| XIS 1 |  | $4>2,0 ; \mathrm{Bd}>3,1$ | SKMBZ 0 |  |  |
| ${ }^{\text {ING }}$ |  | INPUT G PORT | X |  | CHECK MEMORY BIT TESTS |
| X |  | STORE | OMG SKMBZ 1 |  | NO CHANGE |


| INSTRUCTION | RESULT | TABLE I. Typical 7 COMMENTS | quence (Continued) INSTRUCTION | RESULT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X |  |  | STII 2 |  |  |
| OMG | $\mathrm{G}(10>7)$ | NO SKIP | STII 9 |  |  |
| SKMBZ 2 |  |  | STII 0 |  |  |
| X |  | WON'TSKIP | LBI 3,0 |  |  |
| OMG | $\mathrm{G}(7 \times 10)$ |  | STII 7 |  |  |
| INIL |  | SEE THAT L LATCHES RESET | STll 14 |  |  |
| ININ |  | ASSUME G - > 1 | STII 5 |  |  |
| SKE |  |  | STII 12 |  |  |
| X1 |  | $\mathrm{Br}>1$ | STII 3 |  |  |
| OMG |  | SHOULD BE EQUAL | STII 10 |  |  |
| INIL |  | : | STII 1 |  |  |
| X |  | : | STII 8 |  |  |
| SKMBZ 3 |  |  | STII 15 |  |  |
| OBD | $D(15>0)$ | :INIL TEST | STII 6 |  |  |
| OGI 1 |  | : | STII 13 |  |  |
| LBI 3,11 |  | : | STII 4 |  |  |
| OGIO |  | : | STII 11 |  |  |
| INIL |  | : | STII 2 |  |  |
| X |  | : | STII 9 |  |  |
| SKMBZ 0 |  | : | STII 0 |  |  |
| OBD | $D(0>11)$ | : |  |  |  |
| NOP |  |  | INSTRUCTION | RESULT | COMMENTS |
| X |  | :XAS TEST | LBI 0,0 |  | CHECK FOR RAM DATA |
| OMG | $\mathrm{G}(10>9)$ | : | OMG |  | OUTPUT DATA |
|  |  |  | LD |  |  |
| INSTRUCTION | RESULT | COMMENTS | XIS |  | :MOVE TO NEXT DIGIT |
|  |  |  | OMG |  | OUTPUT DATA |
| LBI 0,0 STII |  | LOAD RAM WITH | LD |  |  |
| STII STII 14 |  | CONSTANTS USING STII | XIS OMG |  | :MOVE TO NEXT DIGIT |
| STII 5 |  |  | LD |  | OUTPUT DATA |
| STII 12 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 3 |  |  | OMG |  | OUTPUT DATA |
| STII 10 |  |  | LD |  |  |
| STII 1 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 8 |  |  | OMG |  | OUTPUT DATA |
| STII 15 |  |  | LD |  |  |
| STII 6 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 13 |  |  | OMG |  | OUTPUT DATA |
| STII 4 |  |  | LD |  |  |
| STII 11 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 2 |  |  | OMG |  | OUTPUT DATA |
| STII 9 |  |  | LD |  |  |
| STII 0 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| LBI 1,0 |  |  | OMG |  | OUTPUT DATA |
| STII 7 |  |  | LD |  |  |
| STII 14 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 5 |  |  | OMG |  | OUTPUT DATA |
| STII 12 |  |  | LD |  |  |
| STII 3 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 10 |  |  | OMG |  | OUTPUTDATA |
| STIII 1 |  |  | LD |  |  |
| STII 8 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 15 |  |  | OMG |  | OUTPUT DATA |
| STII 6 |  |  | LD |  |  |
| STII 13 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 4 |  |  | OMG |  | OUTPUTDATA |
| STII 11 |  |  | LD |  |  |
| STII 2 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 9 |  |  | OMG |  | OUTPUT DATA |
| STII 0 |  |  | LD |  |  |
| LBI 2,0 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 7 |  |  | OMG |  | OUTPUT DATA |
| STII 14 |  |  | LD |  |  |
| STII 5 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 3 |  |  | LD |  | : OUTPUT DATA |
| STII 10 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 1 |  |  | OMG |  | OUTPUT DATA |
| STII 8 |  |  | LD |  |  |
| STII 15 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 6 |  |  |  |  |  |
| STII 13 |  |  | INSTRUCTION | RESULT | COMMENTS |
| INSTRUCTION | RESULT | COMments | $\begin{aligned} & \text { LBI 1,0 } \\ & \text { OMG } \end{aligned}$ |  | CHECK FOR RAM DATA OUTPUT DATA |
| STII 4 |  |  | LD |  |  |
| STII 11 |  |  | XIS |  | :MOVE TO NEXT DIGIT |


| INSTRUCTION | RESULT | TABLE I. Typical Test Sequence (Continued) COMMENTS INSTRUCTION |  | RESULT | COMMENTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  |  | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA |  |  |  |  |
| LD |  |  | instruction | RESULT | COMMENTS |  |
| XIS |  | :MOVE TO NEXT DIGIT |  |  |  |  |
| OMG |  | OUTPUT DATA | LBI 3,0 |  | CHECK FOR RAM DATA |  |
| LD |  | : | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  | : | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  |  | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  | : | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  |  | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  | O | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  | : | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| LD |  |  | OMG |  | OUTPUT DATA |  |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |  |
|  |  |  | XIS |  | :MOVE TO NEXT DIGIT |  |
| Instruction | RESULT | COMMENTS | OMG |  | OUTPUT DATA |  |
|  |  |  | LD |  |  |  |
| LBI 1,0 |  | CHECK FOR RAM DATA | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  |  | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  |  | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| L. ${ }^{\text {d }}$ |  |  | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  |  | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  | : | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |  |
| LD |  |  | LD |  |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |  |
| OMG |  | OUTPUT DATA |  |  |  |  |
| LD |  |  | INSTRUCTION | RESULT | COMMENTS |  |
| XIS |  | :MOVE TO NEXT DIGIT |  |  |  |  |
| OMG |  | OUTPUT DATA | JMP X | INITIALIZ | SELECT ADDRESS X |  |
| LD |  |  |  | FOR OGI | OMG (SELECT LBI |  |
| XIS |  | :MOVE TO NEXT DIGIT |  | FOR KNO | DATA) |  |
| OMG |  | OUTPUT DATA | RELEASE TEST MODE | OBD (SE | T B FOR KNOWN |  |
| LD |  |  |  | CONDITI | CHECKS JMP |  |
| XIS |  | :MOVE TO NEXT DIGIT |  |  |  |  |

TABLE I. Typical Test Sequence (Continued) INSTRUCTION RESULT COMMENTS

| SET TEST MODE JPX-2 |  |
| :---: | :---: |
|  |  |
| JSR Y | CHECK JP \& JSR |
| RELEASE TEST MODE | " $\gamma$ " SHOULD CHANGE THE OUTPUT CONDITIONS OF " X " |
| EXECUTE CODE (Y) | IF AT ALL POSSIBLE |
| SET TEST MODE |  |
| RET |  |
| RELEASE TEST MODE |  |
| EXECUTE "X" AGAIN | VERIFIES RET |
| SET TEST MODE |  |
| JPX-2 |  |
| JSRP Z | CHECK JSRP \& RETSK |
| RELEASE TEST MODE |  |
| EXECUTE CODE | "Z" SHOULD CHANGE "X" |
|  | OUTPUT CONDITIONS |
| SET TEST MODE |  |
| RETSK | DON'T CHANGE Z CONDITIONS RETSK |
| RELEASE TEST MODE |  |
| EXECUTE |  |
| SET TEST MODE |  |
| LOAD A \& M TO | FIND VALUE OF ADDRESS IN BLOCK (4 PAGES) |
| Value Of Address | AT OR JUST BEFORE AN OUTPUT |
| TO GO TO | CHANGE SET A \& M TO ADDRESS |
| OUTPUT CHANGE | OF "VALUE" |
| JID | CHECKS JID |
| RELEASE TEST MODE |  |
| EXECUTE OUTPUT |  |
| SET TEST MODE | LOAD A \& M WITH A UNIQUE ADDRESS |
| LOAD A \& M | SUCH THAT CONTENTS OF THAT |
|  | ADDRESS WILL BE SEEN ON G |
| LQID |  |
| X064 | ;OR USE THIS CAUSE THE DATA COMES |
|  | ;FROM YOUR TESTER ANYWAY |
| CQMA |  |
| OMG | LQUID \& CQMA CHECKED |
| X |  |
| OMG |  |
| INL |  |
| OMG | G - > 2 INL TEST (COPY OF 2nd BYTE) |
| X |  |
| OMG | $\mathrm{G}->\mathrm{E}$ : |

This test sequence is not to be taken as a recommended test routine and is only shown as an example of what might be done to test various COPS parts. It is also advisable to approach measurements in the test mode with some caution. As stated earlier, one can force a large current into the SO node to place the chip in the test mode. Not only can this current do damage if unlimited, but it can also cause local current overloading such that some I/O conditions may be adversely affected. Obviously this will be more pronounced at higher $\mathrm{V}_{\mathrm{CC}}$ voltages. A specific example is that the $L$ output current sink test should only be tested at a $\mathrm{V}_{\text {OUT }}$ of 0.4 V and 0.36 mA as the more stringent tests can exceed power limits when combined with the SO current.

## MICROWIRETM

National's super-sensible MICROWIRE serial data exchange standard allows interfacing to any number of specialized peripherals using an absolute minimum number of valuable I/O pins; this leaves more I/O lines available for system interfacing and/or may permit the COPS controller to be packaged in a smaller (and even lower cost) package. (MICROWIRE peripherals may also be used with non-COPS controllers). For further applications information, refer to COPS Briefs 8 and 9. MICROWIRE makes sense.
The example below illustrates the power and versatility of MICROWIRE via an extreme example-using one of each type of peripheral with a single controller.


TL/DD/6940-4

## COP431 SERIES, 8-BIT A/D CONVERTERS

The COP431 series is an 8 -bit successive approximation A/D converter with a serial I/O and configurable input multiplexer with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRE serial data exchange standard for easy interface to the COPS family of processors, and can interface with standard shift registers or other $\mu$ Ps.
The 2, 4 or 8 channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.
The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

## COP472-3 LIQUID CRYSTAL DISPLAY CONTROLLER

The COP472-3 Liquid Crystal Display (LCD) Controller drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. The COP472-3 contains an on-chip oscillator and generates all the multilevel waveforms for backplanes and segment outputs on a triplex display. One COP472-3 can drive 36 segments multiplexed as $3 \times 12$ ( $41 / 2$ digit display). Two COP472-3 devices can be used together to drive 72 segments ( $3 \times 24$ ) which could be an $81 / 2$ digit display.

## NM93C06A 256-BIT SERIAL ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY

The NM93C06A is a 256 -bit non-volatile memory. The device contains 256 bits of read/write memory divided into 16 registers of 16 bits each. Each register is serially read or written by the COP400 Family Controller. Written information is stored in a floating gate cell with at least 10 years of retention.

## Current Consumption in NMOS COPSTM <br> Microcontrollers

Current consumption in the N-channel COPS microcontrollers is a function of manufacturing process variation and three operating condition parameters: temperature, voltage, and frequency. The aforementioned process variation swamps all other variations. Of the operating condition parameters, temperature is by far the most significant. This application brief is intended to provide the user with a guide to approximate the worst-case current consumption of the NMOS COPS microcontroller at a given set of operating conditions and to approximate the current variation with respect to temperature, voltage, and frequency.
Note that this is a guide only. Some approximations in the equations have been made. Only the current values found in the various device data sheets are guaranteed. Values derived by the techniques described here are neither guaranteed nor tested.

## PROCESS VARIATION

If a user were to measure the current in two identical COPS microcontrollers under identical operating conditions (i.e., same temperature, voltage, and frequency), the results would probably be different. The reason for this difference is variation in the manufacturing process within its valid range. This variation can be quite substantial; a range of about 3 to 1 can be expected. This variation is essentially a device-todevice variation and basically not related to the operating conditions of the device. The three operating condition parameters (temperature, voltage, and frequency) affect current in the manner described below.
The values for current consumption in the various device data sheets are worst-case maximum values and assume that the processing parameters are at the end of the valid range which will produce maximum current consumption in the device.

## THE EFFECT OF FREQUENCY

The frequency effect on current consumption is primarily a device design consideration. The higher the intended operating frequency, the higher the maximum current. However, once the device is designed in this process for a given maximum frequency, there is little variation with operating frequency. To be sure, there is some variation. As might be expected, current consumption is greater at higher frequencies. The variation is, however, slight-typically less than $5 \%$.

National Semiconductor Application Brief 3 Len Distaso

## THE EFFECT OF VOLTAGE

The operating voltage of the microcontroller has a slightly greater effect on current consumption than the operating current. Current consumption increases with increasing operating voltage. On examining the MOS device equations, one finds that the device current is proportional to the square of a voltage term:

$$
\mathrm{I} \alpha\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}\right)^{2}
$$

where:
$I=$ device current
$V_{G S}=$ device gate to source voltage
$V_{T}=$ device threshold voltage.

In the N-channel COPS devices, current is consumed primarily by the load devices. Most of these devices, though not all, are depletion mode devices with the gate and source tied together. Thus, $\mathrm{V}_{\mathrm{GS}}$ is 0 . Therefore, the primary mechanism for current consumption as related to voltage is variation in $\mathrm{V}_{\mathrm{T}}$. The depletion mode load devices in the COPS NMOS microcontrollers have geometries (length is much greater than width) which tend to minimize variations in threshold voltage. There are additional second order effects related to operating voltage, such as effective channel lengths shortening due to increased voltage, which affect current consumption. These effects, however, do not have a major impact on current consumption. Note also that the threshold voltage is affected by process variation. This is one of the areas where the process variation contributes to the device-to-device variation in current consumption. The user can typically expect to see a $5 \%$ to $10 \%$ variation in current due to operating voltage with the maximum current consumption occurring at maximum operating voltage.

## THE EFFECT OF TEMPERATURE

Of the three operating parameters affecting current consumption in the NMOS COPS microcontrollers, temperature has by far the greatest impact. The relationship is given by the following simplified, empirical equation:

$$
\mathrm{I}(\mathrm{~T})=\mathrm{I}_{\mathrm{O}}\left(\mathrm{~T}^{2} / \mathrm{T}_{\mathrm{O}}\right)^{-3 / 2}
$$

where:
$T_{\mathrm{O}}=$ reference junction temperature in ${ }^{\circ} \mathrm{K}$
$\mathrm{T}=$ device junction temperature in ${ }^{\circ} \mathrm{K}$
$\mathrm{I}_{\mathrm{O}}=$ device current at temperature $\mathrm{T}_{\mathrm{O}}$
$\mathrm{I}(\mathrm{T})=$ device current at temperature T.

Although this equation is for a single transistor, it can be applied to the entire microcontroller since all the devices are made with the same process and will exhibit the same
characteristics. It should also be noted that the temperatures involved are device junction temperatures. The junction temperature is essentially a function of two items:

$$
T_{j}=F\left(T_{A}, \theta_{j A}\right)
$$

where:
$\mathrm{T}_{\mathrm{j}}=$ junction temperature
$T_{A}=$ ambient temperature
$\theta_{\mathrm{j}}=$ package thermal characteristic.
The preceding relationship indicates that the package for the device will affect current because the package affects junction temperature. This should not come as a surprise. One need only consider the differences between ceramic and plastic packages to find support for this claim.
For purposes of discussion, it will be assumed that junction temperature is given by the following:

$$
T_{j}=T_{A}+25^{\circ} K
$$

where $T_{j}$ and $T_{A}$ are as defined previously. Note that this is an approximation. It is not necessarily true for all packages, or any package. The relationship between junction temperature and ambient temperature is also not necessarily linear. However, the approximation is reasonable and provides a workable framework.
Substituting the junction temperature relationship into the current equation, the following equation results:
$I\left(T_{A}\right) \cong I_{O}\left(\frac{T_{A}+25}{T_{A O}+25}\right)^{-3 / 2}$
where:
$\mathrm{T}_{\mathrm{AO}}=$ reference ambient temperature, ${ }^{\circ} \mathrm{K}$
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature, ${ }^{\circ} \mathrm{K}$
$I_{O}=$ current at ambient temperature $T_{A O}$
$I\left(T_{A}\right)=$ current at ambient temperature $T_{A}$.

## AN EXAMPLE

The COP320L has a specified maximum current of 10 mA . In this process, maximum current occurs at minimum temperature, which is $-40^{\circ} \mathrm{C}$ in this case. It is desired to find the maximum current at $25^{\circ} \mathrm{C}$. Therefore,

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{AO}}=-40^{\circ} \mathrm{C}=233^{\circ} \mathrm{K} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}=298^{\circ} \mathrm{K} \\
& \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}
\end{aligned}
$$

$1\left(T_{A}\right)$ to be determined

$$
\begin{aligned}
I\left(T_{A}\right) & \cong I_{O}\left(\frac{T_{A}+25}{T_{A O}+25}\right)^{-3 / 2} \\
& \cong 10 \mathrm{~mA}(323 / 258) \\
& \cong 7.14 \mathrm{~mA} .
\end{aligned}
$$

Thus the maximum current for the COP320L at $25^{\circ} \mathrm{C}$ is approximately 7 mA .

## CONCLUSION

A means is provided to the user to approximate the current variation of the NMOS COPS microcontroller over its valid operating range. A given device will consume its maximum current at maximum operating voltage, maximum operating frequency, and minimum operating ambient temperature. Conversely, minimum current will be consumed at minimum operating voltage, minimum operating frequency, and maximum operating ambient temperature.
The user should remember that this document is intended as a guide only. The values produced here are reasonable but they are approximations and are not guaranteed values. The user should also remember that the equations and methods discussed here do not involve process variation. The numbers calculated approximate the worst-case maximum current values at a given set of operating conditions. The user should be prepared to see a wide range of values over the course of volume production.

# AB-4 <br> <br> Further Information on <br> <br> Further Information on Testing of COPS ${ }^{\text {TM }}$ Testing of COPS ${ }^{\text {TM }}$ Microcontrollers 

 Microcontrollers}

program counter contains. A new ROM word appears at the $L$ lines every falling edge of the chip SK signal. The output timing (t1 in Figure 1) is the L output timing as found in the various device data sheets. The device will remain in ROM dump mode as long as SI is at logic " 0 " in test mode. The program counter will wrap around from the maximum address to 000 and ROM dump will continue.
To get a ROM dump, the user cannot simply enter test mode and force SI to logic " 0 ". Some conditioning of the device is necessary. This requires that the user first go into instruction input mode and set up the device. The suggested sequence is as follows:

1. Enter test mode-pull RESET low, force SO to about 2.5 V .
2. Force SI to logic " 1 " and force 0 s on $L$ lines-RESET still low.
3. Force RESET high and input the following sequence to the device:

| CLRA |  |  |
| :--- | :--- | :--- |
| JMP | $3 F C$ | (modify for ROM size) |
| LQID |  |  |
| O44H |  |  |
| LEI | 4 |  |
| NOP |  |  |

4. During the NOP, change SI from high to low as shown in Figure 2. The ROM dump should start at address 000 H at the time shown in Figure 2.
Figure 3 presents a general timing diagram for the entire sequence above. The jump instruction (JMP 3FC) in the sequence is used merely to position the program counter so that the ROM dump will begin at a specified location. That jump will be modified to reflect different ROM sizes or different desired starting locations for the ROM dump.

## CHANGING BETWEEN INSTRUCTION INPUT AND ROM DUMP

The change from instruction input to ROM dump is accomplished according to the timing in Figure 2. It is necessary to do this to perform a valid ROM dump. However, it is not recommended to go the other direction, from ROM dump to instruction input, "on the fly". The instruction input mode should only be entered while the device is reset, $\overline{\text { RESET }}$ line low, to guarantee proper timing.

## CONCLUSION

With COP Note 7 and this application brief, the user should be able to create a workable functional test for his COPS microcontroller. The relative timing is presented here and general techniques and sequences are provided in COP Note 7.


FIGURE 1. Basic Test Mode Timing

$\mathrm{t} 4 \approx \mathrm{t} 3 \sim 1 \mu \mathrm{~s}$ min for $4 \mu \mathrm{~s}$ devices $\mathrm{t} 4 \approx \mathrm{t} 3 \sim 4 \mu \mathrm{~s}$ min for $16 \mu \mathrm{~s}$ devices

FIGURE 2. Timing for Changing from Instruction Input to ROM Dump-Test Mode


FIGURE 3. Relative Timing for Suggested Sequence to Generate ROM Dump

This brief describes in detail the timing requirements pertinent to COPS interrupts. Figure 1 shows a typical enable-interrupt sequence in relation to the SK (Instruction Cycle) Clock. The SK clock is actually derived afrom the $\phi 1$ clock which is $180^{\circ}$ out of phase with the $\phi 2$ clock. It is the $\phi 1$ and $\phi 2$ clocks to which all operation is referenced but for our purposes the SK will suffice. Program instructions are read on a rising $\phi 1$ edge and executed during the $\phi 1, \phi 2$ cycle time. Here we see the EN register interrupt enable bit EN2 being set with an LEI instruction. Interrupts are actually enabled on the $\phi 2$ leading edge of the second byte of the instruction point (3). Timing for an INTERRUPT DISABLE is essentially the same.
The interrupt line is sampled on the leading edge of $\phi 1$ as shown and interrupts are recognized if the minimum setup and hold times shown are satisfied. Note that the guaranteed times are longer than the typicals. The interrupt signal conditioning circuitry contains a falling edge detection circuit (a one shot) which requires that in addition to meeting the setup and hold times, the enable interrupt bit EN1 must have been turned on sometime before the end of the WINDOW of OPPORTUNITY shown. If not, the interrupt will be missed and another high to low IN1 transition will be required. EN1 is automatically disabled upon interrupt recognition at point (5). Note that although the interrupt is recog-

nized at point (4) it will not be acted upon until all successive transfer of control instructions are executed as defined in the data sheets.
Because of gate delays it is doubtful that if an interrupt had been generated in time to meet the leading $\phi 1$ edge at point (2) that the EN1 enable bit would have been on in time to meet the WINDOW of OPPORTUNITY.
By doing a worst case analysis one can see that in order to guarantee reception of an asynchronous interrupt IN1 must remain low for at least 2 instruction cycles. The analysis is as follows. Assuming that interrupts had been enabled prior to point (1), if the interrupt arrives a little after point (1) it will not satisfy the minimum setup requirements bringing us up to a point (5) our total elapsed time becomes (5) $-(\mathbb{1}=2$ ${ }^{t} \mathrm{CYC}$.
In a dual COPS the interrupt sequence is the same except that now an instruction cycle time is made up of both a Processor $X$ and a Processor $Y$ instruction execution cycle. With one $\phi 1$ and $\phi 2$ clock per processor execution cycle itne instruction cycle time is made up of $2 \phi 1$ 's and $\phi 2$ 's. Therefore 1 instruction cycle time in a dual COPS is equivalent to 2 instruction cycle times in a single COPS as far as $\phi 1$ 's, $\phi 2$ 's and interrupts are concerned.


TL/DD/5180-1
FIGURE 1. COP Interrupt Diagram

| Parameter | Min | Typ | Max |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{s}}$ | $1 / 2 \mathrm{t}_{\mathrm{CYc}}$ | 200 ns |  |
| $\mathrm{t}_{\mathrm{n}}$ | $1 / 2 \mathrm{t}_{\mathrm{CYc}}$ | 200 ns |  |
| $\mathrm{t}_{\text {wo }}$ | $-\infty$ | $1 / 2 \mathrm{t}_{\mathrm{CY}}-600 \mathrm{~ns}$ | 0 |

## Protecting Data in Serial EEPROMs

National offers a broad line of serial interface EEPROMs which share a common set of features:

- Low cost
- Single supply in all modes $(+5 \mathrm{~V} \pm 10 \%)$
- TTL compatible interface
- MICROWIRETM compatible interface
- Read-Only mode or read-write mode

This Application Brief will address protecting data in any of National's Serial Interface EEPROMs by using read-only mode.
Whereas EEPROM is non-volatile and does not require $V_{C C}$ to retain data, the problem exists that stored data can be destroyed during power transitions. This is due to either uncontrolled interface signals during power transitions or noise on the power supply lines. There are various hardware design considerations which can help eliminate the problem although the simplest most effective method may be the following programming method.
All National Serial EEPROMs, when initially powered up are in the Program Disable Mode*. In this mode, the EEPROM will abort any requested Erase or Write cycles. Prior to Eras-

National Semiconductor Application Brief 15 Paul Lubeck



TL/D/7085-1
FIGURE 1. EWEN, EWDS Instruction Timing


TL/D/7085-2
*EWDS must be executed before $V_{C C}$ drops below 4.5 V to prevent accidental data loss during subsequent power down and/or power up transients.
FIGURE 2. Typical Instruction Flow for Maximum Data Protection
the device to the read-only mode and protect the stored data from accidental disturb during subsequent power transients or noise.
3) Special care must be taken in designs in which programming instructions are initiated to store data in the EEPROM after the main power supply has gone down. This is usually accomplished by maintaining $V_{C C}$ for the EEPROM and its controller on a capacitor for a sufficient amount of time (approximately 50 ms , depending on the clock rate) to complete these operations. This capacitor
must be large enough to maintain $V_{C C}$ between 4.5 and 5.5 volts for the total duration of the store operation, INCLUDING the execution of the EWDS instruction immediately following the last programming instruction. FAILURE TO EXECUTE THE LAST EWDS INSTRUCTION BEFORE V ${ }_{C C}$ DROPS BELOW 4.5 VOLTS MAY CAUSE INADVERTENT DATA DISTURB DURING SUBSEQUENT POWER DOWN AND/OR POWER UP TRANSIENTS.

## A Users Guide to COPSTM Oscillator Operation

The following discussion is an overview of the COPS oscillator circuits meant to give the reader a working knowledge of the circuits. Although the descriptions are very general and light on detail; a background in complex frequency analysis is necessary. For additional information the references cited should be consulted as well as the many works on oscillator theory.
There are 2 basic circuits from which all of the COPS oscillator options are provided. (See option lists in individual data sheets.) The first and simplest in description is the astable one shot of Figure 1 which gives us our RC oscillator option. A1 and A2 are inverters with A1 possessing a Schmitt trigger input. T 1 is a large N channel enhancement MUS FET. Operation with the external R-C shown is as follows. Assuming $C$ is initially discharged the CKI pin is low forcing T 1 off. As C charges through R the trigger point of $A 1$ is eventually reached at which time T 1 is turned on discharging C and beginning a new cycle. Although almost any combination of R-C could be chosen, we would ideally like to have as short a discharge time as possible thereby eliminating the high variability in T1 drain current from device to device as a timing factor. For this reason R is chosen very large and $C$ very small. This choice also leads to minimum R-C power dissipation. For the CKI Schmitt trigger clock input option the T1 MOS FET is merely mask disabled from the oscillator circuit.


TL/DD/5139-1
FIGURE 1. R-C Oscillator

The second oscillator circuit is the classic phase shift oscillator depicted in Figure 2. Found not only on COPS but on most other microprocessor circuits it is the simplest oscillator in terms of component complexity but the most difficult to analyze.

The conditions under which the circuit will oscillate are described by the Barkhausen Criterion which states that oscillation will occur at the frequency for which the total loop phase shift from $x_{i}$ to $x_{f}$ is $0^{\circ}$ or a multiple of $360^{\circ}$ (i. e., $x_{f}$ is identical to $x_{i}$ ). In addition the total loop gain must be $>1$ to insure self propagation. The inverting amplifier shown between $x_{i}$ and $x_{0}$ provides $180^{\circ}$ of phase shift thus leaving the feedback network to supply the other $\pm 180^{\circ}$. The feedback network can be comprised of active or passive components but highly effective oscillators are possible using only passive reactive components and the general configuration of Figure 3.
If you work out the feedback loop equations for Figure 3 it can be shown that in order to achieve $\pm 180^{\circ}$ phase shift:

$$
\begin{equation*}
X_{1}+X_{2}+X_{3}=0 \tag{1}
\end{equation*}
$$

$X 1$ and $X 2$ must both be inductors or capacitors (2) therefore $X 3$ is inductive if $X 1$ is capacitive and vice versa if X 1 and X 2 are capacitors it is a Colpitts Oscillator
X 1 and X 2 are inductors it is a Hartley Oscillator


TL/DD/5139-3
FIGURE 3. Typical Feedback Configuration

The Colpitts configuration is commonly shown in microprocessor oscillator circuits (Figure 5) with the inductive X3 replaced by a crystal for reasons we shall soon see. The equivalent electrical model of a crystal is shown in Figure $4 b$ and a plot of its Reactance versus Frequency shown in Figure $4 c$. R-L-C represent the electro-mechanical properties of the crystal and $\mathrm{C}_{0}$ the electrode capacitance. There are 2 important points on the reactance curve labeled $f_{a}$ and $f_{b}$.
At $f_{a}=\frac{1}{2 \pi} \sqrt{\frac{1}{L C}}$
the crystal is at series resonance with $L$ and $C$ canceling each other out leaving only a nonreactive $R$ for 0 phase shift. This mode of operation is important in oscillator circuits where a non-inverting amplifier is used and $0^{\circ}$ phase shift must be preserved.
$A t f_{b}=\frac{1}{2 \pi} \sqrt{\frac{1}{L C}+\frac{1}{L C_{C}}}$
which is just a little higher than $f_{a}$ the crystal is at parallel resonance and appears very inductive or capacitive. Note that the cyrstal will only appear inductive between $f_{a}$ and $f_{b}$ and that it becomes highly inductive very quickly. In addition $f_{b}$ is only a fraction of a percent higher than $f_{a}$. Therefore the only time that the crystal will satisfy the X3 $=-(\mathrm{X} 1+$ $\mathrm{X} 2)$ condition in the Colpitts configuration of Figure 5 is when the circuit is oscillating between $f_{a}$ and $f_{b}$. The exact frequency will be the one which gives an inductive reactance large enough to cancel out:
$X 1+X_{2}=\frac{1}{\omega C 1}+\frac{1}{\omega C 2}=\frac{1}{\omega}\left[\frac{1}{C_{1}}+\frac{1}{C 2}\right]=\frac{1}{2 \pi f}\left[\frac{1}{C_{L}}\right]$
Therefore by varying C1 or C2 we can trim slightly the oscillator frequency.


FIGURE 5. Colpitts Oscillator

The $Q$ of a circuit is often bounced around in comparing different circuits and can be viewed graphically here as the slope of the reactance curve between $f_{a}$ and $f_{b}$. Obviously the steeper the curve the smaller the variation in $f$ necessary to restore the Barkhausen Phase Shift Criterion. In addition a lower $Q$ (more $R$ ) means that the reactance curve won't peak as high at $\mathrm{f}_{\mathrm{b}}$, necessitating a smaller X1 + X2. When selecting crystals the user should be aware that the frequency stamped on the cans are for either parallel or series resonance, which, although very close, may matter significantly in the particular application.
An actual MOS circuit implementation of Figure 5 is shown in Figure 6. It consists of a MOS inverter with depletion load and the crystal $\pi$ network just presented. External to the COPS chips are the $R_{f}$ and $R_{g}$ resistors. $R_{f}$ provides bias to the MOS inverter gate $V_{g}=V_{0}$. Since the gate draws no current $R_{f}$ can be very large ( $M \Omega$ ) and should be, since we do not wish it to interact with the crystal network. $\mathrm{R}_{\mathrm{g}}$ increases the output resistance of the inverter and keeps the crystal from being over driven.


TL/DD/5139-8
FIGURE 6. MOS Oscillator

Of course the feedback network doesn't have to have the configuration of Figure 3 and can be anything so long as the Barkhausen Phase Shift Criterion is satisfied. One popular configuration is shown in Figure 7 where the phase shift will be $180^{\circ}$
at $f=\frac{1}{(2 \pi R G \sqrt{6})}$


TL/DD/5139-9
FIGURE 7. R-C Phase Shift Oscillator

## REFERENCES

1. Crystal/INS8048 Oscillator, AN-296, March 1982, National Semiconductor
2. Oscillator Characteristics of COPS Microcontrollers, CN-5, Feb. 1981, National Semiconductor
3. Integrated Electronics, Chapter 14, Millman and Halkias 1972
4. Handbook of Electronics Calculations, Chapter 9, Kaufman and Seidman 1979
5. 1982 COPS Microcontroller Databook, National Semiconductor


## Implementing an 8-Bit Buffer in COPS ${ }^{\text {™ }}$

Sometimes a COP microcontroller must input and/or output 8 -bit data; for instance, when handling ASCII data. In some applications, the processor must also provide temporary storage for 8 -bit data before it is output. The COP instruction set and RAM structure lend themselves very nicely to providing a 32 digit, 8 -bit buffer for a solution to these applications.
Such a large buffer is possible using a COP440 or a COP444L. The other members of the COP400 family with half as much RAM as these two would provide a 16 digit 8 bit buffer using the techniques described in this example.
Four adjacent RAM registers ( 16 digits each) are required. Referring to Figure 1, registers $4,5,6$, and 7 are used for the buffer. Each RAM location contains 4 bits, so 2 locations will be used to store a byte of data. But these RAM locations are not adjacent to each other. You will note that the MSD of digit number OA hex is in RAM location (4, A) while the LSD of the same digit is in RAM location (6, A).
The 2 RAM locations CHARM and CHARL are used for temporary storage of an 8-bit value.
In addition, 4 RAM locations are used for buffer pointers: those labelled IPM and IPL are the MSD and LSD of the

National Semiconductor Application Note 329 David Pointer

input pointer, and those labelled OPM and OPL are the MSD and LSD of the output pointer. Each pointer's function is to store an 8 -bit counter whose value ranges from 00 hex thru 1F hex. The input pointer's value is used for storing the temporary storage buffer contents into the digit with the same number. For example, if the input pointer equals 14 hex, then the contents of CHARM would be stored in RAM location $(5,4)$ and the contents of CHARL would be stored in RAM location $(7,4)$. The output pointer's value is used for retrieving a digit from the buffer and putting it in CHARM and CHARL. For instance, if the output pointer equals 05 hex, then the contents of RAM location $(4,5)$ would be transferred to CHARM and the contents of RAM location $(6,5)$ would be transferred to CHARL.
A simple example of one possible application of the buffer is flowcharted in Figure 2. In this example, data is input to CHARM and CHARL, then stored in the buffer. An output device (a printer) is checked to see if it is ready to receive data. If it is, data is brought out of the buffer and put in CHARM and CHARL for output to the printer.
Pages 3 and 4 contain a listing of the subroutines needed to perform the data transfers in the 32-digit, 8 -bit buffer.


FIGURE 1. 8-Bit Buffer RAM Map


FIGURE 2. Buffer Example Flowchart

```
COP CROSS ASSEMBLER PAGE: 1
```

BUFFER


```
COP CROSS ASSEMBLER PAGE: 2
BUFFER
```



## Designing with the NM93C06 <br> A Versatile Simple to Use E2 PROM

This application note outlines various methods of interfacing an NM93C06 with the COPSTM family of microcontrollers and other microprocessors. Figures $1-6$ show pin connections involved in such interfaces. Figure 7 shows how parallel data can be converted into a serial format to be inputted to the NM93C06; as well as how serial data outputted from an NM93C06 can be converted to a parallel-format.
The second part of the application note summarizes the key points covering the critical electrical specifications to be kept in mind when using the NM93C06.
The third part of the application note shows a list of various applications that can use a NM93C06.

## GENERIC CONSIDERATIONS

A typical application should meet the following generic criteria:

1. Allow for no more than $10,000 \mathrm{E} / \mathrm{W}$ cycles for optimum and reliable performance.
2. Allow for any number of read cycles.
3. Allow for an erase or write cycle that operates in the $10-30 \mathrm{~ms}$ range, and not in the tens or hundreds of ns range as used in writing RAMs. (Read vs write speeds are distinctly different by orders of magnitude in E2PROM, not so in RAMs.)

National Semiconductor
Application Note 338
Masood Alavi

4. No battery back-up required for data-retention, which is fully non-volatile for at least 10 years at room-ambient.

## SYSTEM CONSIDERATIONS

When the control processor is turned on and off, power supply transitions between ground and operating voltage may cause undesired pulses to occur on data, address and control lines. By using WEEN and WEDS instructions in conjunction with a LO-HI transition on CS, accidental erasing or writing into the memory is prevented.
The duty cycle in conjunction with the maximum frequency translates into having a minimum Hi-time on the SK clock. If the minimum SK clock high time is greater than $1 \mu \mathrm{~s}$, the duty cycle is not a critical factor as long as the frequency does not exceed the 250 kHz max. On the low side no limit exists on the minimum frequency. This makes it superior to the COP499 CMOS-RAM. The rise and fall times on the SK clock can also be slow enough not to require termination up to reasonable cable-lengths.
Since the device operates off of a simple 5 V supply, the signal levels on the inputs are non-critical and may be operated anywhere within the specified input range.


TL/D/5286-1

FIGURE 1. NM93C06-COP420 Interface


TL/D/5286-2
FIGURE 2. NM93CO6—Standard $\mu$ P Interface Via COP Processor


TL/D/5286-3

$$
\left.\begin{array}{rl}
\text { PAO } & \rightarrow \\
\text { PA1 } & \rightarrow \\
\text { SAI/DO }
\end{array}\right\} \text { Common to all 9306's }
$$

* SK is generated on port pins by bit-set and bit-clear operations in software. A symmetrical duty cycie is not critical.
* CS is set in software. To generate $10 \mathbf{- 3 0} \mathbf{~ m s}$ write/erase the timer/counter is used. During write/erase. SK may be turned off.

FIGURE 3. NSC800TM to NM93C06 Interface (also Valid for 8085/8085A and 8156)
\(\left.\begin{array}{ll}Z80-P10 \& 9306 <br>
A0 <br>
A1 <br>
A2-A7 \& SK <br>

DI/DO\end{array}\right\} \quad\) CS1-CS6 $\quad$|  |
| :--- |

* Only used if priority interrupt daisy chain is desired
* Identical connection for Port B

FIGURE 4. Z80—NM93C06 Interface Using Z80-PIO Chip


TL/D/5286-5

* SK and DI are generated by software. It should be noted that at $2.72 \mu \mathrm{~s} /$ instruction. The minimum SK period achievable will be $10.88 \mu \mathrm{~s}$ or 92 kHz , well within the NM93C06 frequency range.
* DO may be brought out on a separate port pin if desired.

FIGURE 5. 48 Series $\mu \mathrm{P}$-NM93C06 Interface


TL/D/5286-6

Expander outputs

|  | $\left.\begin{array}{l}\text { DI } \\ \\ \text { SK }\end{array}\right\} \quad$ (COMMON) |
| :--- | :--- |
| Port 4 | CS1 |
| CS2 $5-6$ | CS3-CS10 |
| Port 7 | DO (COMMON) |

FIGURE 6. 8048 I/O Expansion


TL/D/5286-7
FIGURE 7. Converting Parallel Data into Serial Input for NM93C06


TL/D/5286-8
FIGURE 8. NM93C06 Timing

## THE NM93C06A

Extremely simple to interface with any $\mu \mathrm{P}$ or hardware logic. The device has six pins for the following functions:

| Pin 1 | CS* | HI enabled |
| :--- | :--- | :--- |
| Pin 2 | SK | Serial Clock input |
| Pin 3 | DI | For instruction or data <br> input |
| Pin 4 | DO** | For data read, TRI-STATE® <br> otherwise |
| Pin 5 | GND |  |
| Pin 8 | VCC | For 5V power |
| Pins 6-7 | No Connect | No termination required |

*Following an E/W instruction feed, CS is also toggled low for 10 ms (typical) for an E/W operation. This internally turns the VPP generator on (HI-LO on CS) and off (LO-HI on CS).
**DI and DO can be on a common line since DO is TRISTATED when unselected DO is only on in the read mode.

## USING THE NM93C06

## The following points are worth noting:

1. SK clock frequency should be in the $0-250 \mathrm{kHz}$ range. With most $\mu$ Ps this is easily achieved when implemented in software by bit-set and bit-clear instructions, which take 4 instructions to execute a clock or a frequency in the 100 kHz range for standard $\mu \mathrm{P}$ speeds. Symmetrical duty cycle is irrelevant if SK HI time is 2 $2 \mu \mathrm{~s}$.
2. CS low period following an E/W instruction must not exceed the 30 ms max. It should best be set at typical or minimum spec of 10 ms . This is easily done by timer or a software connect. The reason is that it minimizes the 'on time' for the high VPP internal voltage, and so maximizes endurance. SK-clock during this period may be turned off if desired.
3. All E/W instructions must be preceded by EWEN and should be followed by an EWDS. This is to secure the stored data and avoid inadvertent erase or write.
4. A continuously 'on' SK clock does not hurt the stored data. Proper sequencing of instructions and data on DI is essential to proper operation.
5. Stored data is fully non-volatile for a minimum of ten years independent of $V_{C C}$, which may be on or off. Read cycles have no adverse effects on data retention.
6. Up to $10,000 \mathrm{E} / \mathrm{W}$ cycles/register are possible. Under typical conditions, this number may actually approach 1 million. For applications requiring a large number of cycles, redundant use of internal registers beyond 10,000 cycles is recommended.
7. Data shows a fairly constant E/W Programming behavior over temperature. In this sense E2PROMs supersede EPROMs which are restricted to room temperature programming.
8. As shown in the timing diagrams, the start bit on DI must be set by a ZERO - ONE transition following a CS enable (ZERO - ONE), when executing any instruction. ONE CS enable transition can only execute ONE instruction.
9. In the read mode, following an instruction and data train, the DI can be a don't care, while the data is being outputted i.e., for next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
10. The data-out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential. If CS is held on after all 16 of the data bits have been outputted, the DO will output the state of DI till another CS LO-HI transition starts a new instruction cycle.
11. When a common line is used for $D I$ and $D O$, a probable overlap occurs between the last bit on DI and start bit on DO.
12. After a read cycle, the CS must be brought low for 1 SK clock cycle before another instruction cycle can start.
All commands, data in, and data out are shifted in/out on rising edge of SK clock.
Write/erase is then done by pulsing CS low for 10 ms .
All instructions are initiated by a LO-HI transition on CS followed by a LO-HI transition on DI.
READ - After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE - Write command shifted in followed by data in (16 bits) then CS pulsed low for 10 ms minimum.

| Instruction | SB | Opcode | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 01 | $10 x x$ | A3A2A1A0 |  | Read Register A3A2A1AO |
| WRITE | 01 | $01 x x$ | A3A2A1A0 | D15-D0 | Write Register A3A2A1AO |
| ERASE | 01 | $11 \times x$ | A3A2A1A0 |  | Erase Register A3A2A1A0 |
| EWEN | 01 | 0011 | XXXX |  | Erase/Write Enable |
| EWDS | 01 | 0000 | XXXX |  | Erase/Write Disable |
| ERAL | 01 | 0010 | XXXX |  | Erase All Registers |
| WRAL | 01 | 0001 | XXXX | D15-D0 | Write All Registers |

NM93C06 has 7 instructions as shown. Note that MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4-bit address for 1 of 16, 16-bit registers. $X$ is a don't care state.

The following is a list of various systems that could use a
NM93C06
A. Airline terminal

Alarm system
Analog switch network
Auto calibration system
Automobile odometer
Auto engine control
Avionics fire control
B. Bathroom scale

Blood analyzer
Bus interface
C. Cable T.V. tuner

CAD graphics
Calibration device
Calculator-user programmable
Camera system
Code identifier
Communications controller
Computer terminal
Control panel
Crystal oscillator
D. Data acquisition system

Data terminal
E. Electronic circuit breaker Electronic DIP switch
Electronic potentiometer
Emissions analyzer
Encryption system
Energy management system
F. Flow computer

Frequency synthesizer
Fuel computer
G. Gas analyzer Gasoline pump
H. Home energy management Hotel lock
I. Industrial control Instrumentation
J. Joulemeter
K. Keyboard -softkey
L. Laser machine tool
M. Machine control

Machine process control
Medical imaging
Memory bank selection
Message center control
Mobile telephone

Modem
Motion picture projector
N. Navigation receiver

Network system
Number comparison
O. Oilfield equipment
P. PABX

Patient monitoring
Plasma display driver
Postal scale
Process control
Programmable communications
Protocol converter
Q. Quiescent current meter
R. Radio tuner

Radar dectector
Refinery controller
Repeater
Repertory dialer
S. Secure communications system

Self diagnostic test equipment
Sona-Bouy
Spectral scanner
Spectrum analyzer
T. Telecommunications switching system

Teleconferencing system
Telephone dialing system
T.V. tuner

Terminal
Test equipment
Test system
TouchTone dialers
Traffic signal controller
U. Ultrasound diagnostics Utility telemetering
V. Video games

Video tape system
Voice/data phone switch
W. Winchester disk controller
X. X-ray machine Xenon lamp system
Y. YAG-laser controller
Z. Zone/perimeter alarm system

## A Study of the Crystal Oscillator for CMOS-COPS ${ }^{\text {™ }}$

## INTRODUCTION

The most important characteristic of CMOS-COPS is its low power consumption. This low power feature does not exist in TTL and NMOS systems which require the selection of low power IC's and external components to reduce power consumption.
The optimization of external components helps decrease the power consumption of CMOS-COPS based systems even more.
A major contributor to power consumption is the crystal oscillator circuitry.
Table I presents experimentally observed data which compares the current drain of a crystal oscillator vs. an external squarewave clock source.
The main purpose of this application note is to provide experimentally observed phenomena and discuss the selection of suitable oscillator circuits that cover the frequency range of the CMOS-COPS.
Table I clearly shows that an unoptimized crystal oscillator draws more current than an external squarewave clock. An RC oscillator draws even more current because of the slow rising signal at the CKI input.
Although there are few components involved in the design of the oscillator, several effects must be considered. If the requirement is only for a circuit at a standard frequency which starts up reliably regardless of precise frequency stability, power dissipation and etc., then the user could directly consult the data book and select a suitable circuit with proper components. If power consumption is a major requirement, then reading this application note might be helpful.

## WHICH IS THE BEST OSCILLATOR CIRCUIT?

The Pierce Oscillator has many desirable characteristics. It provides a large output signal and drives the crystal at a low power level. The low power level leads to low power dissipation, especially at higher frequencies. The circuit has good short-term stability, good waveforms at the crystal, a frequency which is independent of power supply and temperature changes, low cost and usable at any frequency. As compared with other oscillator circuits, this circuit is not disturbed very much by connecting a scope probe at any point in the circuit, because it is a stable circuit and has low impedance. This makes it easier to monitor the circuit without any major disturbance. The Pierce oscillator has one disadvantage. The amplifier used in the circuit must have high gain to compensate for high gain losses in the circuitry surrounding the crystal.

National Semiconductor
Application Note 400
Abdul Aleaf

A. Crystal oscillator vs. external squarewave COP410C change in current consumption as a function of frequency and voltage, chip held in reset, CKI is $\div 4$.
$I=$ total power supply current drain (at $V_{\mathrm{CC}}$ ).
Crystal

| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{f}_{\text {ckI }}$ | Inst. cyc. <br> time | $\mathbf{I} \mu \mathbf{A}$ |
| :---: | :---: | :---: | :---: |
| 2.4 V | 32 kHz | $125 \mu \mathrm{~s}$ | 8.5 |
| 5.0 V | 32 kHz | $125 \mu \mathrm{~s}$ | 83 |
| 2.4 V | 1 MHz | $4 \mu \mathrm{~s}$ | 199 |
| 5.0 V | 1 MHz | $4 \mu \mathrm{~s}$ | 360 |

External Squarewave

| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{f}_{\mathbf{c k I}}$ | Inst. cyc. <br> time | $\mathbf{I}$ |
| :---: | :---: | :---: | :---: |
| 2.4 V | 32 kHz | $125 \mu \mathrm{~s}$ | $4.4 \mu \mathrm{~A}$ |
| 5.0 V | 32 kHz | $125 \mu \mathrm{~s}$ | $10 \mu \mathrm{~A}$ |
| 2.4 V | 1 MHz | $4 \mu \mathrm{~s}$ | $127 \mu \mathrm{~A}$ |
| 5.0 V | 1 MHz | $4 \mu \mathrm{~s}$ | $283 \mu \mathrm{~A}$ |

WHAT IS A PIERCE OSCILLATOR?
The Pierce is a series resonant circuit, and its basic configuration is shown below.


TL/DD/8439-1
FIGURE 1
For oscillation to occur, the Barkhausen criteria must be met: (1) The loop gain must be greater than one. (2) The phase shift around the loop must be $360^{\circ}$.

Ideally, the inverting amplifier provides $180^{\circ}$, the $R_{1} C_{1}$ integration network provides a $90^{\circ}$ phase lag, and the crystal's impedance which is a pure resistance at series resonance together with $\mathrm{C}_{2}$ acts as a second integration network which provides another $90^{\circ}$ phase lag. The time constants of the two RC phase shifting networks should be made as big as possible. This makes their phase shifts independent of any changes in resistance or capacitance values. However, big RC values introduce large gain losses and the selected amplifier should provide sufficient gain to satisfy gain requirement. CMOS inverters or discrete transistors can be used as amplifiers. An experimental evaluation of crystal oscillators using either type of amplifier is given within this report.

## CRYSTAL OSCILLATORS USING CMOS-IC

The use of CMOS-IC's in crystal oscillators is quite popular. However, they are not perfect and could cause problems. The input characteristics of such IC's are good, but they are limited in their output drive capability.
The other disadvantage is the longer time delay in a CMOSinverter as compared to a discrete transistor. The longer this time delay the more power will be dissipated. This time delay is also different among different manufacturers.

As a characteristic of most CMOS-IC's the frequency sensitivity to power supply voltage changes is high. As a group, IC's do not perform very well when compared with discrete transistor circuits.
But let us not be discouraged. Low component count which leads to low cost is one good feature of IC oscillators.
As a rule, IC's work best at the low end of their frequency range and poorest at the high end.
Several types of crystal oscillators using CMOS-IC's have been found to work satisfactorily in some applications.

## CMOS-TWO INVERTER OSCILLATOR

The two inverter circuit shown in Figure 2 is a popular one. The circuit is series resonant and uses two cascaded inverters for an amplifier.


TL/DD/8439-2
FIGURE 2
Each inverter has a DC biasing resistor which biases the inverter halfway between the logic " 1 " and " 0 " states. This will help the inverters to amplify when the power is applied and the crystal will start oscillation.
The 74C family works better as compared with other CMOSIC's. Will oscillate at a higher frequency and is less sensitive to temperature changes. The CMOS-COPS data sheet states that a crystal oscillator will typically draw $100 \mu \mathrm{~A}$ more than an external clock source. However, the crystal oscillator described above will draw approximately as much
current as an external squarewave clock. The experimental data presented below shows the comparison:
Chip held in Reset, $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$
$\mathrm{f}=455 \mathrm{kHz}, \mathrm{COP} 444 \mathrm{C}, \mathrm{CKI}$ is $\div 8$
Instruction cycle time $=17.5 \mu \mathrm{~s}$
$\mathrm{I}=$ total power supply $\left(\mathrm{V}_{\mathrm{CC}}\right)$ current drain

| Oscillator Type | I (current drain) |
| :---: | :---: |
| Crystal Osc. <br> (data sheet) | $950 \mu \mathrm{~A}$ |
| Crystal Osc. <br> (two inverter) | $810 \mu \mathrm{~A}$ |
| Ext. Clock | $790 \mu \mathrm{~A}$ |

## PIERCE IC OSCILLATOR

Figure 3 shows a Pierce oscillator using CMOS inverter as an amplifier.


TL/DD/8439-3
FIGURE 3
The gain of CMOS inverter is low, so the resistor $R_{1}$ should be made small. This reduces gain losses. The output resistance of the inverter (Ro) can be the integrating resistor for the RoC $C_{j}$ phase lag network.
Omitting $R_{1}$ or with a small value of $R_{1}$, the crystal will be driven at a much higher voltage level. This will increase power dissipation.
For lower frequencies (i.e., 32 kHz ), $\mathrm{R}_{1}$ must be large enough so that the inverter won't overdrive the crystal. Also, if $R_{1}$ is too large we won't get an adequate signal back at the inverter's input to maintain oscillation. With large values of $R_{1}$ the inverter will remain in its linear region longer and will cause more power dissipation. Typically for $32 \mathrm{kHz}, \mathrm{R}_{1}$ should be constrained by the relation.

$$
\frac{1}{2 \pi \mathrm{R}_{1} \mathrm{C}_{1}} \ll 32 \mathrm{kHz}
$$

At higher frequencies, selection of $R_{1}$ is again critical. In order to drive a heavy load at high frequency, the amplifier output impedance must be low. In order to isolate the oscillator output from $\mathrm{C}_{1}$ so it can drive the following logic stages, then $\mathrm{R}_{1}$ should be large. But again, $\mathrm{R}_{1}$ must not be too large, otherwise it will reduce the loop gain.

The value of $R_{1}$ is chosen to be roughly equal to the capacitive reactance of $C_{1}$ at the frequency of operation, or the value of load impedance $Z_{L}$.

$$
\text { Where } \begin{aligned}
Z_{L} & =\frac{X_{C 1}^{2}}{R_{L}} \\
R_{L} & =R_{S}=\text { series resistance of crystal }
\end{aligned}
$$

The small values of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ will help minimize the gain reduction they introduce.

$$
\text { typically: } \begin{aligned}
\mathrm{C}_{1} & =\mathrm{C}_{2}=220 \mathrm{pF} \text { at } 1 \mathrm{MHz} \\
\mathrm{C}_{1} & =\mathrm{C}_{2}=330 \mathrm{pF} \text { at } 2 \mathrm{MHz}
\end{aligned}
$$

## DISCRETE TRANSISTOR OSCILLATOR

As mentioned earlier, a discrete transistor circuit performs better than an IC circuit. The reason for this is that in a discrete transistor circuit it is easier to control the crystal's source and load resistances, the gain and signal amplitude.
A discrete transistor circuit has shorter time delay, because it uses one or two transistors. This time delay should always be minimized, since it causes more power dissipation and shifts frequency with temperature changes. Figure 4 shows a basic Pierce oscillator using a transistor as an amplifier.


FIGURE 4
The basic phase shift network consists of $\mathrm{C}_{\mathrm{A}_{1}}, \mathrm{C}_{\mathrm{B}_{2}}$ and the crystal which looks inductive and is series resonant with $\mathrm{C}_{\mathrm{A}_{1}}$ and $\mathrm{C}_{\mathrm{B}_{1}}$. The phase shift through the transistor is $180^{\circ}$ and the total phase shift around the loop is $360^{\circ}$. The condition of a unity loop gain must also be satisfied.

$$
\begin{aligned}
& \frac{V_{A}}{V_{B}}=-\left(\frac{C_{B}}{C_{A}}\right) \\
& \frac{V_{A}}{V_{B}}=-\left(\frac{x_{C A}}{X_{C B}}\right)
\end{aligned}
$$

For oscillation to occur, the transistor gain must satisfy the relation

$$
G\left(\frac{V_{A}}{V_{B}}\right) \geq, 1
$$

where $\mathrm{G}=-\mathrm{g}_{\mathrm{f}} \mathrm{Z}_{\mathrm{L}}$
$\mathrm{g}_{\mathrm{fe}}$ is the transconductance of the transistor
$Z_{L}$ is the load seen by the collector

$$
Z_{L}=\frac{X_{B}{ }^{2}}{R e}, \quad X_{B}=-\frac{1}{W C_{B}}
$$

Re is the crystal's effective series resistance.
The crystal's drive level

$$
P_{d}=\frac{V_{B} R_{R e}}{X_{B} 2}
$$

This drive level should not exceed the manufacturer's spec. Certain biasing conditions might cause collector saturation. Collector saturation increases oscillator's dependence on the supply voltage and should be avoided.
The circuit of Figure 5 has been tested and has a very good performance.


FIGURE 5
This circuit will oscillate over a wide range of frequencies $2-20 \mathrm{MHz}$.

$$
\begin{aligned}
& \text { Voltage }\left(V_{1}\right)=\frac{(5)(1.5)}{1.5+4.7}=1.21 \mathrm{~V} \\
& \text { Base Current }=\frac{1.21-V_{B E}}{39 \mathrm{k}}=15.6 \mu \mathrm{~A} \\
& \text { At Saturation }\left(\mathrm{V}_{\mathrm{CE}}=0\right)
\end{aligned}
$$

$$
\mathrm{IC}_{\mathrm{C}(\mathrm{SAT})}=\frac{5}{1.2}=4.2 \mathrm{~mA}
$$



TL/DD/8439-6
FIGURE 6

Having $15.6 \mu \mathrm{~A}$ of base current, for saturation to occur

$$
\mathrm{h}_{\mathrm{FE}}=\frac{4.2 \mathrm{~mA}}{15.6 \mu \mathrm{~A}}=269
$$

The DC beta for 3904 at 1 mA is 70 to 210 , so no problem with saturation, even at lower supply voltages.
The current consumption (power supply $\mathrm{V}_{\mathrm{CC}}$ current drain) of COP444C using the above oscillation circuit is around $267 \mu \mathrm{~A}$.
The circuit of Figure 6 is another configuration of discrete transistor oscillator.
The performance of above circuit is also good. The only drawback is that it does not provide larger output signal.

## CONCLUSION

As discussed within this report, a discrete transistor circuit gives better performance than an IC circuit. However, oscillators using discrete transistors are more expensive than those using IC's when assembly labor costs are included. So, the selection of either circuit is a trade-off between better performance and cost.
The data and circuits presented here are intended to be used only as a guide for the designer. The networks described are generally simple and inexpensive and have all been observed to be functional. They only provide greater flexibility in the oscillator selection for CMOS-COPS systems.

# Selecting Input/Output Options On COPS ${ }^{\text {TM }}$ Microcontrollers 

## INTRODUCTION

There are a variety of user selectable input and output options available on COPS when the ROM is masked. These options are available to help the user tailor the I/O characteristics of the Microcontroller to the application. This application note is intended to provide the user a guide to the options: What are they? When and how to use which ones? The paper is generally written without reference to a specific device except when examples are given. It must be remembered that any given generic COPS Microcontroller has a subset of all the possible options available and that a given pin might not have all possible options. A reference to the device data sheet will determine which options are available for a specific device and a specific pin of that device.

## INPUT/OUTPUT OPTIONS

Table I summarizes the I/O capability of NMOS-COPS, in general. However, some of the options have different configuration in CMOS-COPS. Data sheets provide information on the I/O options associated with the CMOS-COPS.

## I. OUTPUTS

The following discussion provides detailed information on the capabilities of the mask-programmable output options available on COPS.

## A. STANDARD OUTPUT

This option is a simple, straightforward, logic compatible output used for simple logic interface. It is available on SO, SK and all D and G outputs, It is recommended to be used as a default option for all but SO, SK outputs.


FIGURE 1. Standard Output
Figure 1 shows the standard output configuration. The enhancement mode device to ground is good at sinking current (sinks 1-2 mA) and is compatible with the
sinking requirement of 1 TTL load ( 1.6 mA at 0.4 V ). It will meet the "low" voltage requirement of CMOS logic. All output options use this device (device \#1) for current sinking. On the other hand, the relatively high impedance depletion-mode device (device \# 2) to $\mathrm{V}_{\mathrm{CC}}$ provides low current sourcing capability ( $100 \mu \mathrm{~A}$ at 2.4 V ). This pullup is sufficient to provide the source current for a TTL high level and will go to $\mathrm{V}_{\mathrm{CC}}$ to meet the "high" voltage requirements of CMOS logic. An external resistor to $V_{C C}$ may be required to interface to other external devices requiring higher sourcing capability.
An interface example to a common emitter NPN transistor is given below:


FIGURE 2
$R_{B}$ is needed to limit transistor's base current if $I_{\text {source }}>I_{\mathrm{B}(\text { max })}$.
$R_{p}$ helps generate base drive if the $I_{\text {source }}$ is not sufficient. The disadvantage of $R_{p}$ is the introduction of more power dissipation. The temperature effects on the reverse saturation current $I_{C B O}$ causes $I_{C}$ to shift. ${ }^{\prime}$ CBo approximately doubles for every $10^{\circ} \mathrm{C}$ temperature rise. The effect of changes in ICBO reduces off state margin and increases power dissipation in the off state.
However, in a typical device, the current supplied by $R_{p}$ will swamp out any effects on $I_{C B O}$. Another parameter found to be decreasing linearly with temperature is $V_{B E}$ :
$\Delta V_{B E}=V_{B E_{2}}-V_{B_{1}}=-k\left(T_{2}-T_{1}\right)$
where $\mathrm{k} \approx 2 \mathrm{mV} /{ }^{\circ} \mathrm{C}, \mathrm{T}$ in ${ }^{\circ} \mathrm{C}$.
Now let's consider a practical example:
LOW SOURCE CURRENT OUTPUT:
Standard output, COP420, device \#2.
The selected transistor is 2 N 3904 .
DESIGN CONSIDERATIONS:
a. $Q$ is in saturation during $O N$-state.
b. Q's collector current $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$

c. Assuming a "forced" of 10 for $Q$. This is a standard value for $\beta$ to insure saturation.
For an $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \beta=10$, we have $\mathrm{I}_{\mathrm{B}} \geq 10 \mathrm{~mA}$. The low current standard output certainly cannot provide $I_{B} \geq 10 \mathrm{~mA}$. Therefore, a pullup resistor $\left(R_{p}\right)$ is required.
d. Now we need to select the minimum allowed value for $R_{p}$. The sinking ability of COPS output will determine $R_{p}$. We must sink the pullup current to a $\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{BE}}$ in order to hold Q off. Also, note that

$$
\frac{\Delta V_{\mathrm{BE}}}{\Delta \mathrm{~T}}=-2 \mathrm{mV} /{ }^{\circ} \mathrm{C} .
$$

e. Assuming the worst case is at $\mathrm{V}_{C C}(\max )$ and Hightemperature (let $\Delta \mathrm{T}=20^{\circ} \mathrm{C} \Rightarrow \Delta \mathrm{V}_{\mathrm{BE}}=-40 \mathrm{mV}$ ). From $\mathrm{V}_{\mathrm{BE}(\mathrm{ON})} \mathrm{Vs}$. IC $^{\mathrm{I}}$ curve, Figure 3:


TL/DD/8440-3
FIGURE 3. 2N3904 I/V
at $100 \mathrm{~mA}, 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BE}} \cong 0.85 \mathrm{~V}$.
So, our $V_{\mathrm{BE}\left(45^{\circ} \mathrm{C}\right)}=0.85-0.04 \cong 0.81 \mathrm{~V}$.
There is not margin here for process $V_{B E}$ variations so we can allow 200 mV of slope,

$$
\mathrm{V}_{\mathrm{BE}}=0.61 \mathrm{~V} \text { (worst case) }
$$

f. Having $V_{B E}=0.61 \mathrm{~V}$, we go to COPS sink graph and draw a vertical line at $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{BE}}=0.61 \mathrm{~V}$. Figure 4 below:

## Output Sink Current



TL/DD/8440-4
FIGURE 4

This will tell us, at $V_{\text {out }}=V_{B E}$, how much current can be sinked to keep Q "OFF". The intersection of $\mathrm{V}_{\mathrm{CC}}=6.3(\mathrm{MIN})$ and $\mathrm{V}_{\mathrm{BE}}=0.61 \mathrm{~V}$ gives us $I_{\text {sink }}=4 \mathrm{~mA}$.
g. Now calculate $\mathrm{R}_{\mathrm{p}}$.
$R_{p} \geq \frac{6.3-0.61}{4} k \geq 1.42 \mathrm{k}$
the actual standard $R_{p}( \pm 10 \%)=\frac{1.42}{0.9}$

$$
=1.6 \mathrm{k} \pm 10 \%
$$

h. Using the value of $R_{p}$, let's calculate the current through $R_{p}$ at $V_{C C}=4.5 \mathrm{~V}(\mathrm{MIN})$.
$I_{R_{P}}=\frac{4.5-0.61}{1.42} \mathrm{~mA}=2.74 \mathrm{~mA}$
Which is less than sink ability of device ( 3 mA from Figure 4) at $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0.61 \mathrm{~V}$.
i. Now calculate the available source current. Here we use $\mathrm{V}_{\mathrm{BE}(\max )}$ which is the worst case, and low temperature.
Let $T$ (ambient) $=10^{\circ} \mathrm{C}$.
From $\mathrm{V}_{\mathrm{BE}}$ vs. $\mathrm{I}_{\mathrm{C}}$ curve, Figure 3:
$V_{B E} \cong 0.83 \mathrm{~V}$ at $25^{\circ} \mathrm{C}$
$V_{B E} \cong 0.83+2 \mathrm{mv} /{ }^{\circ} \mathrm{C} \times 15=0.86 \mathrm{~V}$ at $10^{\circ} \mathrm{C}$.
Using this value of $\mathrm{V}_{\mathrm{BE}}$, we go to COP420 Standard Output source current curve (Figure 5), and draw a vertical line at $\mathrm{V}_{\mathrm{BE}}=0.86 \mathrm{~V}$. The intersection of this line and $\mathrm{V}_{\mathrm{CC}}=4.5(\mathrm{MIN})$ gives an $\mathrm{I}_{\text {source }}=325 \mu \mathrm{~A}$.

Standard Output
Source Current


TL/DD/8440-5
FIGURE 5
This is low but typical of N -channel low current standard output.
Contribution of $R_{p}$
$I_{R_{P}}=\frac{4.5-0.86}{\underbrace{(1.6)(1.1)}}=2.07 \mathrm{~mA}$
$R_{p(\text { max })}$
$I_{B}(\min ) \cong 2.07+0.325=2.3 \mathrm{~mA}$

This is our worst case base drive, but we needed 10 mA .
What can we do to get the base drive we need? 1. We can use above design and allow $Q$ to come out of saturation. The disadvantage is that Q's power dissipation increases.
2. Or use a Darlington configuration (Process 05). In such a configuration only first stage of Darlington can be saturated (not output stage). This will introduce a slightly higher power dissipation. Note that for a process 05 transistor, the forced $\beta$ is 1000.
3. Use a high source type output such as TRISTATE output. If we draw a vertical line at $V_{B E}=0.86$, we get a source current of $\cong 6 \mathrm{~mA}$ at $V_{C C}=4.5($ MIN ) Figure 6, which gives us a worst case

$$
\mathrm{I}_{\mathrm{B}(\min )}=8.07 \mathrm{~mA} .
$$

TRI-STATE Output Source Current


TL/DD/8440-6
FIGURE 6
CAUTION On TRI-STATE graph the intersection of $V_{\text {out }}=B_{B E}=0.86 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}(\mathrm{MAX})$ curve (Figure 6) would result in an $\mathrm{I}_{\mathrm{B}(\mathrm{Max})}=50-60 \mathrm{~mA}$, which is way too much to handle. In this case there is a need for a series current limiting $\mathrm{R}_{\mathrm{B}}$ to kill some of the worst case $\mathrm{I}_{\mathrm{B}(\text { max })}$.
4. There is a high current Standard-L option on some COPS (i.e., COP4XL, L-port) which provides sufficient source current.
5. N-channel output can generally sink better than source. PNP transistor can be used instead of NPN. The same analysis applies and in general will show better overdirve capabilities.
As shown in Figure 7, the $\mathrm{D}_{0}$ output which has a standard output option, is driving the base of the PNP transistor. Assuming $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ (for COP402), $\mathrm{V}_{\mathrm{BE}}=1.0 \mathrm{~V}$, and a worst case base drive requirement of 3.0 mA . We see that we must supply $200 \mu \mathrm{~A}$ to the base-emitter resistor to turn the transistor on:

$$
1.0 \mathrm{~V} / 5.1 \mathrm{k}=200 \mu \mathrm{~A}
$$



TL/DD/8440-7
FIGURE 7. PNP Drive
From the output sink current curve on the COP402 data sheet, we find that, at 1.0 V the D -line can sink 3.2 mA . To calculate the value of the current limiting resistor,

$$
R=\left(V_{C C}-V_{B E}-V_{D O}\right) / I
$$

When $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}$, the DO output can sink more than enough current at 0.3 V , and if the $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$, we can calculate the maximum $\mathrm{D}_{0}$ output current:

$$
\begin{aligned}
\mathrm{I} & =\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BE}}-\mathrm{V}_{\mathrm{D}}\right) / \mathrm{R} \\
& =(6.3-0.7-0.3) / 780=6.3 \mathrm{~mA} .
\end{aligned}
$$

## Using the Standard Output Option for Bidirectional I/O (G-port)

The standard output is good at sinking current, but rather weak at sourcing it. Therefore, by using the Standard Drive configuration and outputting 1 's to the port, an external source may easily overdrive the port drivers with the added bonus of a built-in pullup. While the depletion-mode device provides sufficient current for a TTL high level, yet can be pulled low by an external source, thus allowing the same pin to be used as an input and output. Data written to the ports is statically latched and remains unchanged until rewritten. As inputs the lines are non-latching (Figure 8).


TL/DD/8440-8
FIGURE 8. G Port Characteristics


When writing a " 0 " to the port, the enhancement-mode device to ground overcomes the high pullup and provides TTL current sinking capability. While writing a " 1 " the depletionmode device behaves as internal pullup maintaining the " 1 " level indefinitely. In this situation, an input device capable of overriding the small amount of current supplied by the pullup device can be read. This feature provides maximum user flexibility in selecting input/output lines with minimum external components.
In CMOS-COPS the low current push-pull output has even much weaker source current capability and this make it easier to be overriden.

## Referring to Figure 9.

Note that $\mathrm{I}_{\mathrm{OL}}>\mathrm{I}_{\mathrm{OH}}$, otherwise transistors or buffers must be used.
For COP424C/444C, standard push-pull

$$
\begin{array}{r}
@ V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}(\min )}=30 \mu \mathrm{~A} \\
\mathrm{I}_{\mathrm{OH}(\max )}=330 \mu \mathrm{~A} \\
@ V_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}(\min )}=6 \mu \mathrm{~A} \\
\mathrm{I}_{\mathrm{OH}(\max )}=80 \mu \mathrm{~A}
\end{array}
$$

While in NMOS (COP420L), Standard output:

$$
\begin{array}{r}
@ V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \\
\mathrm{l}_{\mathrm{OH}(\text { min })}=30 \mu \mathrm{~A} \\
\mathrm{l}_{\mathrm{OH}(\text { max })}=250 \mu \mathrm{~A} \\
\mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \\
\mathrm{I}_{\mathrm{OH}(\text { min })}=75 \mu \mathrm{~A} \\
\mathrm{l}_{\mathrm{OH}(\text { max })}=480 \mu \mathrm{~A}
\end{array}
$$

As we see, both in CMOS and NMOS it is easier to override $\mathrm{I}_{\mathrm{OH}}$. Note that the standard output option is available with standard, high, or very high sink current capability ("L" parts only). The pulldown device is bigger for the high/very high current standard output. The sourcing current is the same. These three choices provide some control over current capability.

## B. OPEN-DRAIN OUTPUT

This option uses the same enhancement-mode device to ground as the standard output with the same current sinking capability. It does not contain a load device to $\mathrm{V}_{\mathrm{CC}}$, allowing external pullup as required by the user's application. The sinking ability of device \#1 determines the minimum allowed external pullup. The analysis discussed earlier for Standard Output options equally applies here. Available on SO, SK, and all D, G, and L outputs.


TL/DD/8440-10
FIGURE 10. Open-Drain Output
The open-drain option makes the ports $G$ and $L$ very easy to drive when they are used as inputs. This option is commonly used for high noise margin inputs, unusual logic level inputs as from a diode isolated keyboard, analog channel expansion, and direct capacitive touchpanel interface. Available with standard, high or very high sink capability ("L'" parts only).
C. PUSH-PULL OUTPUT

The push-pull output differs from the standard output configuration in having an enhancement-mode device in parallel with the depletion-load device to $\mathrm{V}_{\mathrm{CC}}$, providing greater current sourcing capability (better drive) and faster rise and fall times when driving capacitive loads.


TL/DD/8440-11

## FIGURE 11. Push-Pull Output

If a push-pull output is interfaced to an external transistor, a current-limiting resistor must be placed in series with the base of the transistor to avoid excessive source current flow out of the push-pull output. This option is generally for MICROWIRE Serial Data exchange.

It is available on SO, SK only and is recommended to be used as a default option for these outputs. A few points must be kept in mind when using SO, SK for MICROWIRE interface.
The data sheet specifies the propagation delay for a certain test condition (i.e., $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=0.4 \mathrm{~V}$, Loading $=50 \mathrm{pF}$, etc.).
In practice, actual delay varies according to actual input capacitive loading (typical 7-10 pF per IC input), total wire capacitance and PCB stray capacitance connected to the SI input. Thus, if actual total capacitive loading is too large to satisfy the delay time relationships ( $\mathrm{t}_{\mathrm{d}}=\mathrm{t}_{\mathrm{SK}}-\mathrm{t}_{\mathrm{r}} ; \mathrm{t}_{\mathrm{d}}=$ actual delay time, $\mathrm{t}_{\mathrm{SK}}=$ the instruction cycle time, $\mathrm{t}_{\mathrm{r}}=$ the finite SK rise time), either slow down SK cycle time or add a pullup resistor to speed up SK " 0 " to " 1 " transition or use an external buffer to drive the large load. Besides the timing requirement, system supply and fan-out/fan-in requirements have to be considered, too.
If devices of different types are connected to the same serial interface, the output driver of the controller must satisfy all the input requirements of each device. Briefly, for devices that have incompatible input levels or source/sink requirements to exchange data, external pullups or buffers are necessary to provide level shifting or driving. Unreliable operation might occur during data transfer, otherwise. For a 100 pF load, a standard COPS Microcontroller may use a 4.7 k external resistor, with the output "low" level increased by less than 0.2 V . For the same load the low power COPS may use a 22k resistor; with the SO, SK output "low" level increased by less than 0.1 V .
D. STANDARD L OUTPUT

Same as Standard Output, but may be disabled. Available on L-outputs only.


TL/DD/8440-12
FIGURE 12. Standard L Output
When this option is implemented on the L-port and the L-drivers are disabled to use the L lines as inputs, the disabled depletion-mode device cannot be relied on to source sufficient current to pull an input to a logic high. There are two ways to use $L$ lines as inputs (having standard L option):
The first method requires that the drivers be disabled. In this case the lines are floating in an undefined state. The external circuitry must provide good logic levels both high and low to the input pins. The inputs are then read by the INL instruction. The second method is similar to the technique used for the G-port. The drivers are enabled and a" 1 " must be written to the $Q$ register.
The external circuitry will then be required only to pull the lines low to a logic " 0 ". The line will pull up to a " 1 " itself. The INL instruction is used as before to read the lines.

## E. LED DIRECT DRIVE OUTPUT

In this configuration, the depletion-load device to $V_{C C}$ is paralleled by an enhancement-mode device to $V_{C C}$ to allow for the greater current sourcing capacity required by the segments of an LED display. Source current is clamped to prevent excessive source current flow.

(AIS DEPLETION DEVICE)
TL/DD/8440-13
FIGURE 13. LED (L output) NMOS-COPS
This configuration can be disabled under program control by resetting bit 2 ( $\mathrm{EN}{ }^{2}$ ) of the enable register to provide simplified display segment blanking.
However, while both enhancement-mode devices are turned off in the disabled mode, the depletion-load device to $\mathrm{V}_{\mathrm{CC}}$ will still source up to 0.125 mA . As in the case of Standard L output, again this current is not sufficient to pull an input to a logic " 1 ".
The drivers must be disabled and the lines must be pulled high and low externally, whenever they are used as inputs.
Example \#1:
When COPS outputs are used to drive loads directly, the power consumed in the outputs must be considered in the maximum power dissipation of the package.
Figure 14 shows an LED segment obtaining its source current from $L_{0}$ output and $D_{0}$ sinking the current. In this configuration all the power required to drive the LED with the exception of the portion consumed by the LED itself, is consumed within the chip. Assuming COP404L is the driving device:


TL/DD/8440-14
FIGURE 14. LED Drive

If we assume the $V_{\text {source }}$ is not inserted, the device has a $V_{C C}$ of 9.5 V , and that the voltage drop across the LED is 2.0 V .
We can calculate the power dissipation in these outputs. The minimum current that $D_{0}$ can sink at 1.0 V is 35 mA (COP404L data sheet). $L_{0}$ can source up to 35 mA at 3.0 V . Therefore, the power dissipation for the $\mathrm{L}_{0}$ output could be: $(9.5-3.0)(0.035)=227 \mathrm{~mW}$. The power in the $D_{0}$ output is (1)(0.035) $=35 \mathrm{~mW}$.
Now let us calculate the current limiting resistor. Referring to COP404L $L_{0}-L_{7}$ output source current curves, at $V_{C C}=9.5 \mathrm{~V}$ the minimum current curve peaks at $I=6.0 \mathrm{~mA}$ and $\mathrm{V}_{\text {source }}=4.8 \mathrm{~V}$. The current curve is actually very flat between 4.0 and 5.0 volts. For maximum current, we need to set the voltage on the $L$ pin equal to 4.8 V at 6.0 mA . The D line will sink this current at 0.4 V . Therefore, the resistor and LED must make up the difference:

$$
\begin{aligned}
V_{I} & =V_{D}+I R+V_{L E D} \\
4.8 & =0.4+0.006 R+2.0 \\
R & =400 \Omega
\end{aligned}
$$

At the other end of the curve, when the $L$ line sources the maximum current, assume the LED and the $D$ line will have the same voltage drop.

$$
\begin{aligned}
& V_{1}=0.4+I R+2.0 \\
& V_{1}=2.4+I R
\end{aligned}
$$

From the current curve, we see that at 6.4 V the L line will source 10 mA . Therefore: $\mathrm{V}_{\mathrm{l}}=2.4+(0.01)(400)$ $=6.4 \mathrm{~V}$.
Example \#2:
Let's consider a different configuration.


FIGURE 15. LED DRIVE

Now we calculate the series current limiting resistor R. The circuit has two non-linear devices to be considered; the output device and the LED.
The LED in this example is NSC5050. Looking at I/V curve, the device has a threshold 1.6 V . Also, note that for $\mathrm{V}_{\text {LED }}>1.6 \mathrm{~V}$ the $\mathrm{I} / \mathrm{V}$ curve is very linear (Figure 17). Because of this, the LED characteristic can be modeled as a sharp threshold device with a non-zero source resistance (normally I/V curve is LOG looking). From ON part of curve,

$$
\mathrm{R}_{\mathrm{S}}=\frac{1.9-1.7}{0.05}=4 \Omega
$$

We can neglect $R_{S}$ as well (only $R_{S} \ll R$ ). Our model is simply a voltage source for the LED when

$$
\begin{aligned}
& \mathrm{I}=0 \text { for } \mathrm{V}_{\mathrm{LED}}<\mathrm{V}_{\mathrm{TH}} \\
& \mathrm{I}=\infty \text { for } \mathrm{V}_{\mathrm{LED}}>\mathrm{V}_{\mathrm{TH}}
\end{aligned}
$$

Design Procedure:

1. $\mathrm{I}_{\mathrm{LED}(\text { min })}=\frac{\mathrm{V}_{\mathrm{S}(\text { min })}-\left(\mathrm{V}_{\mathrm{LED}(\text { max })}+\mathrm{V}_{\mathrm{OUT}(\text { max })}\right)}{R(\text { max })}$

We need endpoints of the load line.
a. $@ V_{\text {out }}=0 \Rightarrow I_{\mathrm{LED}(\min )}=\frac{V_{\mathrm{S}(\text { min })}-V_{\mathrm{LED}(\text { max })}}{\mathrm{R}(\max )}$
b. $@ V_{\text {out }}+V_{\text {LED(max) }}=V_{S} \Rightarrow I=0$
$\left(\mathrm{V}_{\mathrm{LED}(\max )}=2 \mathrm{~V}\right)$
2. Plot $\mathbf{a}$ and $\mathbf{b}$

Assuming an $I_{\min }=7 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}_{(\min )}}=4.5 \mathrm{~V}$
from $1 R_{(\text {max })}=357 \Omega$
Draw the load line with slope $-1 / 357$ crossing
$V_{\text {out }}=V_{S}-V_{\text {LED }(\max )}=4.5-2=2.5 \mathrm{~V}$.
(Figure 16).


TL/DD/8440-16
FIGURE 16. COP420


TL/DD/8440-17
FIGURE 17. LED I/V Characteristic
The intersection of this load line and $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}(\mathrm{~min})$ curve, we find an actual value of $I_{(\text {min })}=4.25 \mathrm{~mA}$. To determine $I_{\text {max }}$ (at $R=357 \Omega$ ) we draw a parallel load line intersecting $\mathrm{V}_{\text {out }}=6.3-2.0=4.3 \mathrm{~V}$ and find that @ $V_{C C}=6.3 \mathrm{~V}, I_{(\max )}=13 \mathrm{~mA}$.
3. From above calculations we observe that our $I_{\text {(min) }}$ (actual) is way off. Let's try to rotate our first load line around $V_{\text {out }}=2.5 \mathrm{~V}$ to increase $I_{\text {min }}$ and then check $I_{\max }$ and R. (Figure 18).
Let's go for an $I_{\min }$ (actual) $=6 \mathrm{~mA}$. This will give us $R=89 \Omega$ and the max. plot goes off the graph to $=36 \mathrm{~mA}$.


TL/DD/8440-18
FIGURE 18. COP420
Comments:

1. The design must be a compromise between the two extremes (battery life should also be considered).
2. The lower the LED threshold the better. (The load line moves further up the device curve.)

## F. TRI-STATE PUSH-PULL OUTPUT

This option is specifically available to meet the specifications of National's MICROBUS, outputting data over the data bus to a host CPU. It has two enhancementmode devices to ground and $V_{C C}$.


TL/DD/8440-19
FIGURE 19. TRI-STATE Push Pull (L output)
The TRI-STATE logic can disable both enhancementmode devices to free the MICROBUS data lines for input operation.
CAUTION Never try to pull against the TRI-STATE Output (too much source current) with the drivers enabled and $Q$ register previously loaded with " 1 ". The choices we have are mentioned earlier. Either TRISTATE L-port or use Standard L output option.
II. INPUTS

COPS inputs may be programmed either with a depletion load device to $\mathrm{V}_{\mathrm{CC}}$ or floating ( $\mathrm{Hi}-\mathrm{Z}$ input). All inputs are TTL/CMOS compatible. Hi-Z inputs should not be left floating; they should be connected to the output of a "high" and "low" driving device if active or to $V_{C C}$ and ground if unused. Especially when using CMOS COPS (very high impedance inputs), the open inputs can float to any voltage. This will cause incorrect logic function and more power dissipation. Also, the CMOS inputs are more susceptible to static charge which causes gate oxide rupture and destroys the device. Unlike inputs, the outputs should be left open to allow the output switch without drawing any $D C$ current. Another precaution is powering up the device. Never apply power to inputs or TRI-STATE outputs before both $V_{C C}$ and ground are connected. This will forward bias input protection diodes, causing excessive diode currents. It will also power the device.
Special care must be practiced when interfacing a CMOS-COPS input to an analog IC, powered by different supply voltages. Avoid overvoltage conditions resulting



FIGURE 21
from such situations. As an example, consider the interface of a CMOS-COPS with the LF111 voltage comparator:
When the low level " -5 V " appears on the comparator's output, the COPS input is pulled low below "logic low" of " OV ". This will cause damage if the comparator sinks enough current. The use of a current-limiting resistor in series with the input is helpful. A better solution is to use a voltage divider as shown in Figure 20. Any time a low level appears on the comparator's output, a total voltage drop of 10 V will appear across both resistors each dropping 5 V , causing the input to sit at 0 V . Whenever the output goes high, the resistors will not drop any voltage (no current through the resistors) and a logic high of 5 V will appear on the input. To reduce power dissipation introduced by resistors, the resistor value must be high ( $>100 \mathrm{k}$ ), because the CMOS inputs have very high input impedance.

## RESET INPUT

All COPS Microcontroller have internal reset circuitry. Internally there is an AND gate with one input coming from the RESET input, and the second input connected to a charge pump circuitry. In the Charge pump circuit, a tiny capacitor is being charged upon execution of each internal instruction cycle. When the voltage across this inter-
nal capacitor reaches a high logic level, the second input of the AND gate is released.
The Reset logic will initialize (clear) the device upon pow-er-up if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. With a slowly rising power supply, the part may start running before $\mathrm{V}_{\mathrm{CC}}$ is within the guaranteed range. In this case, the user must provide an external RC network and diode shown in Figure 21 above. The external RC network is there to hold the RESET pin below $\mathrm{V}_{\text {IL }}$ until $\mathrm{V}_{\mathrm{CC}}$ reaches at least $\mathrm{V}_{\mathrm{CC}(\text { min })}$. The desired response is shown in Figure 22.


TL/DD/8440-22
FIGURE 22

$$
\begin{aligned}
t= & 500-600 \text { instruction cycles }(8 \mathrm{msec}) \\
& \text { for COPxxxL } \\
t= & 900-1000 \text { instruction cycles }(4 \mathrm{msec}) \\
& \text { for COPxxxC }
\end{aligned}
$$

The diode is included in the reset circuitry to cause a "forced Reset" when the power supply goes away and recovers quickly. In such a situation the diode helps discharge the capacitor quickly. Otherwise, if the power failure occurs for a short time, the capacitor will not be fully discharged and the chip will continue operation with incorrect data.
Note that on the CMOS COPS, the internal charge pump circuitry can be disabled when using a very slow clock ( $<32 \mathrm{kHz}$ ) [option $23=1$ ]. This is necessary, because one can run from DC to $4 \mu$ s instruction cycle time (fully static). In such a situation external RC network discussed earlier must be used.

## INPUT PROTECTION DEVICES

All inputs and $1 / O$ pins have input protection circuitry. This circuitry is there regardless of any option selected. It is the first circuitry encountered at the pin.


FIGURE 23
For NMOS and XMOS devices, the circuits are of the form:


TL/DD/8440-24
FIGURE 24
This is a standard circuit defined for the process. $R_{1}$ is on the order of $200 \Omega . \mathrm{R}_{2}$ is around $300 \Omega$ (note that the R values are not precise).
This circuit is functionally equivalent to:


TL/DD/8440-25
FIGURE 25
The zener breakdown is around $10-15 \mathrm{~V}$; the gate breakdown is 50 V .

## CONCLUSION

All COPS Microcontrollers have a number of I/O options necessary to implement dedicated control functions in a wide variety of applications. The flexibility to select different options allows the user to tailor within limits, the I/O characteristics of the Microcontroller to the system. Thus, the user can optimize COPS for the system, thereby achieving maximum capability and minimum cost. This application note deals with the basic functionality of COPS I/O characteristics and does not address electrical differences among the various COPS devices.

## New CMOS Vacuum <br> Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix VF Display

## INTRODUCTION

Vacuum Fluorescent (VF) displays are becoming more and more common in a variety of applications. Manufacturers of everything from Automobiles to Video Recorders have taken advantage of these easy to read displays. VF displays are available in a wide variety of configurations; clock displays, calculator displays, multi-segment, and dot matrix displays are readily available at a low cost. This application note develops and covers in some detail a small CMOS system consisting of a single chip microcontroller and two display drivers which control a 20 character, $5 \times 7$ dot matrix VF display.
Figure 1 shows the schematic of the system. The microcontroller, a COPSTM 424C, receives a character in ASCII form from the host system, stores the ASCII value of the character in its onboard RAM, converts the ASCII value to a 5 byte data word suitable for the display drivers and displays it on the VF display. The COPS also refreshes the display continuously while performing character update, much like a dumb terminal. Not including the address decoding logic, this application requires only the onboard RAM and ROM of the COPS424C, and National's MM58341 and MM58348 VF display drivers. If a steady message or a scrolling sentence is desired, only small changes in the COPS software are re-
quired. In this case the messages could be stored in the ROM of the COPS and the need for a host system would be eliminated.

## VF DISPLAY AND VF DISPLAY DRIVER REQUIREMENTS

The display used in this application was an Itron \# DC205G2. This 20 segment, $5 \times 7$ dot matrix, multiplexed display required a filament voltage of 5.7 Vac and a filament current of 37 mAac . The anode and grid voltages were supplied by the display drivers. The voltage and current requirements vary considerably for different displays depending on the size and number of characters, and the configuration (dot matrix, 7 segment, 14 segment, etc.). To determine the voltage requirements for a particular display, a simple calculation can be made. If maximum possible brightness of the display is desired, the following equation must be true:
$E_{t} \geq E_{b}+E_{k}+\left(l_{b}\right)\left(R_{o n}\right)$ where:
$E_{t}$ is the total Voltage of the display drvier or $\left|V_{\text {dis }}\right|+V_{d d}$
$\mathrm{E}_{\mathrm{k}}$ is the display Cathode Bias Voltage
$E_{b}=E_{c}$ is the typical Anode or Grid Voltage ( $V_{p-p}$ )
$\mathrm{I}_{\mathrm{b}}$ is the typical anode current (mAp-p)
$R_{\text {on }}$ is the display driver output impedance ( $\Omega$ )


TL/F/8683-1
FIGURE 1. System Diagram Showing the Basic 3-Chip Display Controller and the Interface to a Microprocessor System

If the maximum brightness is not desired, the following equation can be used: $\left(E_{t}\right)(1.2) \geq E_{b}+E_{k}+\left(l_{b}\right)\left(R_{o n}\right)$. in this application, the calculated $E_{t}$ was 42.25 V , however, the display was legible under normal lighting conditions, with an $E_{t}$ as low as 25 V . If your display requires more than the 35 V output of the MM58341 and MM58348, pin for pin compatible 60V VF Display Drivers (MM58241, MM58248) are available.
Figure 2 shows the relationship between the required VF display voltages. The cut-off voltage $\left(\mathrm{E}_{\mathrm{k}}\right)$ is set by the Zener diode on the center tap of the filament transformer. This value is given in the VF display data sheet.

## Avoiding Flicker and Pulsing

There are two different conditions which may cause the display to appear to flicker. The first is the refresh rate. This is particularly a problem on displays where the micro-controller must up-date more than 25 characters. Since the human
eye begins to notice flicker at about 40 Hz , a display with a refresh rate less than that will appear to be flashing on and off.
The second type of flicker occurs when the refresh rate is between 40 Hz and 90 Hz . In this case, the display will appear to be rolling rather than flashing. This condition occurs when the refresh rate and the filament frequency are close together. If a character is only on during the time when the filament voltage is negative, it will appear to be slightly brighter than the character next to it which may only be on during the positive cycle of the filament voltage. If this is the case, as it was in this application, the simplest solution is to increase the frequency of the filament. A DC oscillator circuit, such as the one shown in Figure 3, can be used to replace the $A C$ voltage source. The filament frequency can be easily adjusted to eliminate this condition.


FIGURE 2. Voltage Levels for VF Display


TL/F/8683-3
FIGURE 3. Filament Oscillator Circuit

## VF Display Drivers

Two high voltage display drivers were needed to control the VF display. A MM58341, was used to control the grids and a MM58348 was used to control the individual pixels or anodes. Both of these drivers receive serial information and output 32 and 35 segments of data respectively.
The MM58341 has three control pins which make it ideal for controlling the grids of a VF display. The blanking control pin will turn off all segments of the display when a logic ' 1 ' is applied to this pin. This is particularly important for reducing ghosting, and controlling brightness. Ghosting is a condition where the last characters shadow appears behind the character being displayed. The enable pin acts as an envelope for the input signal. Only while it is at a logic ' 1 ' level will the circuit accept clock inputs. When the pin goes low, all the data is latched and displayed. A data out pin is also provided for cascading. If the display has more than 32 grids, a second grid driver can be cascaded by connecting the data out pin to the input data for the second grid driver.
The MM58348 is a 35 bit shift register and latch which is used to control each pixel or dot. When a leading 1 , fol-
lowed by 35 bits of data, is received, the data is latched and displayed. The chip is automatically reset upon power up.

## MULTIPLEXED DISPLAY REFRESH TIMING

Considering first the digit driver (MM58341), it becomes clear that the digits must be enabled or refreshed sequentially and that this process must be continuous regardless if the display data has changed. The data for the MM58341 is simply a 1 followed by 19 zeroes where the 1 is shifted through the internal registers of the MM58341. As each digit is enabled, the corresponding segment data is displayed. To insure that no ghosting effects are seen during the transition between digits, the blanking control is activiated just before the data is latched into the dot or anode driver and deactivated just after the data has been latched. During this time when the blanking control is activated, the grid driver is clocked shifting the 1 to the next location. Figure 4 shows the micro-controller waveforms and the resultant display waveforms for the 20 character display.


L/F/8683-4
FIGURE 4. Timing Diagram

In between digit strobes, the segment data is updated. The first 34 bits of segment data are set up in the dot driver and the blanking signal is activated to disable all 20 digits. The 35th bit of data is clocked in, updating the segments. Since the MM58348 resets its internal shift register each time the data is latched, it can accept all but the final data bit while still displaying the previous digit. The digit driver is then clocked, shifting the digit strobe to the next position. The enable is then brought low, enabling the next digit. Finally blanking control is deactivated and the data displayed.
During the time which the blanking control is high, the order in which the segments or the digits are updated is not critical. Since this occurs while the display is blank. The digit driver may be clocked first, or the segments could be changed first. In general, the philosophy for the driving this VF multiplexed display is outlined in Figure 5.

## HOST INTERFACE AND PROGRAMMING

With a minimal amount of address decoding and an eight bit latch, COPS can be interfaced with a common microprocessor bus. When a character has been input into the host to be displayed, the ASCII value of that character is latched into the eight bit latch (MM74HC373) and is read on the L port (L0-6) of the COPS. The MSB of the ASCII value must be a logic 1. This MSB is the signal to the COPS that a new character is being presented. Once the character has been stored, an interrupt is sent from the COPS to the host through the D-O port. The COPS checks for a new character being input every $200 \mu \mathrm{~s}$. If a character is being sent, 1 ms is required to store that character in the RAM of the COPS. With the COPS controlling the display, the host micro-processor is not being tied down with character look-up and display refresh. A simple flowchart of the host requirements is shown in Figure 6.

## COPS SOFTWARE

There are four main sections of the COPS software. The first section, the initialization of the RAM, sets up the RAM as shown in Figure 7. A ' 0 ' is stored in all of the LSB positions and a ' 2 ' is stored in all of the MSB positions. Since the COPS is in a constant display loop, this is necessary to insure a blank display. 20 H is the ASCII value of a space. With the RAM set up in this way, a maximum of 28 characters can be stored in RAM. Since the display in this application is only 20 characters long, RAM locations M1,4 to M1,11 and M3,4 to M3,11 are not used. RAM locations 1,12 to 1,15 and 3,12 to 3,15 are used as temporary storage throughout the program and cannot be used for character storage.
The second part of the program, stores the new characters sent by the host CPU in RAM. Once a character has been sent, this section of the program checks the ASCII value of that character to see if it is a control character or a display character. If it is a display character, the character is stored in RAM and an interrupt is sent to the host. There are three control characters which the COPS program will recognize. Cursor forward (ASCII value 08H) moves the cursor forward without destroying the data, cursor backwards (ASCII value 0 CH ) moves the cursor backwards without destroying the data, and return (ASCII value ODH) will clear the display and put the cursor at the beginning of the display. To recognize and store a character, 1 ms is required.

The third part of the program, the display loop, is the heart of the program. Unless a new character has been detected, the program is always in this loop. This section does the


FIGURE 5. Flowchart for Display Drivers


FIGURE 6. Host System Flowchart

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB <br> Chr 1 | LSB <br> Chr 2 | $\begin{aligned} & \text { LSB } \\ & \text { Chr } 3 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { Chr } 4 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 6 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \mathrm{Chr} 8 \end{array}$ | $\begin{gathered} \text { LSB } \\ \mathrm{Chr} 9 \end{gathered}$ | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 10 \end{array}\right\|$ | $\begin{gathered} \text { LSB } \\ \text { Chr } 11 \end{gathered}$ | $\begin{array}{\|c\|c} \text { LSB } \\ \text { Chr } 12 \end{array}$ | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 13 \end{array}\right\|$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 15 \end{array}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 16 \\ \hline \end{array}$ |
| MSB <br> Pointer | $\left\lvert\, \begin{gathered} \text { LSB } \\ \text { Pointer } \end{gathered}\right.$ | Temp. ASCII STORAGE |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 17 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 18 \\ \hline \end{array}$ | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 19 \end{array}\right\|$ | LSB <br> Chr 20 |
| MSB <br> Chr 1 | MSB <br> Chr 2 | $\begin{aligned} & \mathrm{MSB} \\ & \mathrm{Chr} 3 \end{aligned}$ | MSB <br> Chr 4 | $\begin{aligned} & \text { MSB } \\ & \text { Chr } 5 \end{aligned}$ | $\begin{gathered} \text { MSB } \\ \text { Chr } 6 \end{gathered}$ | $\begin{aligned} & \mathrm{MSB} \\ & \mathrm{Chr} 7 \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{MSB} \\ \mathrm{Chr} 8 \end{array}$ | $\begin{array}{c\|} \hline \text { MSB } \\ \text { Chr } 9 \end{array}$ | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 10 \\ \hline \end{array}$ | MSB $\text { Chr } 11$ | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 12 \\ \hline \end{array}$ | $\begin{gathered} \text { MSB } \\ \text { Chr 13 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 14 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 15 \\ \hline \end{array}$ | MSB <br> Chr 16 |
| Temp. Storage of Pointer |  |  |  |  |  |  |  |  |  |  |  | $\left\|\begin{array}{c} \text { MSB } \\ \text { Chr } 17 \end{array}\right\|$ | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 18 \\ \hline \end{array}$ | $\left\lvert\, \begin{gathered} \text { MSB } \\ \text { Chr } 19 \end{gathered}\right.$ | $\begin{gathered} \mathrm{MSB} \\ \mathrm{Chr} 20 \end{gathered}$ |

FIGURE 7. COPS RAM Map

| Matrix | PAD | Column 1 | Column 2 | Column 3 | Column 4 | Column 5 | PAD |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary | 0001001111101010001001000010100000111110 |  |  |  |  |  |  |
| Hex. | 13 | EA | 24 | 28 | $3 E$ |  |  |

FIGURE 8
character font look-up, shifts the character data out the COPS serial port to the MM58348, and controls the MM58341 through the four bit parallel port (G0-4). Because the most significant nibble of the program counter is used as part of some COPS instructions, it is important that parts of the program are located at specific locations in ROM.
The final part of the program is the data. Each character is represented by a 5 byte data word. Each byte of the data word is stored at a different location in ROM. Fonts for characters with the ASCII values from $20 \mathrm{H}-5 \mathrm{AH}$ have already been stored in ROM. These characters can be changed or more characters can be added. The only limitation to the number of characters is the amount of available ROM.

## CREATING THE 5 BYTE DATA WORD

Any number or combination of pixels or dots can be turned on at a time. To create a new character, it is easiest to first create a binary string which represents the character. A ' 1 ' in the binary string will turn on the pixel, a ' 0 ' will turn it off. To create this string, start in the upper left corner of the matrix and go down the columns.
The letter 'A' (Figure 9) would have a binary string shown in Figure 8. The data must be padded to make it an even 5 bytes in length. The pad at the beginning of the data (0001) is used as the leading 1 for the MM58348. The one bit pad at the end of the binary string must be a 0 . If a 1 were sent as the pad, it would be used as the start bit for the next character.
The 5 byte data word that would be stored in ROM and represent the letter ' $A$ ' would then be 13EA24283E.

## STORING THE DATA IN ROM

The 5 bytes of data are stored in 5 different locations in ROM. The first byte of data will be stored, LSB first, at location 200 H plus the ASCII value of the character. For example, the $A S C I$ value of the letter ' $A$ ' is $41 H$. The first byte of data for the letter ' $A$ ' would be stored, least significant bit first, at 241 H . The second byte of data is stored at the location of the first data byte plus 60 H or in this case at 2 A 1 H . The location of the third byte is 40 H plus the location of the
second byte. In this case, the third byte of data would be stored at 2 E 1 H . The fourth byte of data is stored at 300 H plus the ASCII value of the character or at 341 H for the letter ' $A$ '. The final byte of data is stored 40 H from the fourth byte or at 381 H . Remember the LSB of each byte is stored first. Table I shows the locations in ROM and the values stored in them for the letter ' $A$ '.
This application shows a VF display controller designed with a minimum number of IC's. If additional information about VF displays or VF display drivers is required, refer to Application Note AN-371 (The MM58348/ 342/341/248/242/241 direct drive Vacuum Fluorescent (VF) Displays.

## TABLE I. Character Data of ' $A$ ' and Its Locations in ROM

| Address <br> In ROM | Data <br> Stored |
| :---: | :---: |
| 0241 H | 31 |
| 02 A 1 H | AE |
| 02 E 1 H | 42 |
| 0341 H | 82 |
| 0381 H | E3 |



TL/F/8683-7
FIGURE 9. $5 \times 7$ Character as Stored in ROM
. CHIP 424C
;DEFINES COPS CHIP
;THIS SECTION INITIALIZES THE RAM IN THE COPS BY LOADING A ;2 IN THE MSB AND A 0 IN THE LSB LOCATIONS OF EACH CHARACTER. ;IT ALSO STOPS THE CLOCK AND SETS THE POINTER AT THE FIRST ;CHARACTER OF THE DISPLAY.

| RESET : | CLRA |  |
| :---: | :---: | :---: |
|  | LBI 3,15 | ;LOADS A 2 IN ALL |
|  | JSR CLEAR2 | ;MSB LOCATIONS |
|  | LBI 2,15 | ;LOADS A 2 IN ALL |
|  | JSR CLEAR2 | ;MSB LOCATIONS |
|  | LBI 1,15 | ;LOADS A 0 IN ALL |
|  | JSR CLEAR | ;LSB LOCATIONS |
|  | LBI 0,15 | ;LOADS A 0 IN ALL |
|  | JSR CLEAR | ;LSB LOCATIONS |
|  | CLRA | ;LOADS POINTER IN RAM |
|  | XAD 1,15 | ;MSB IN 1,OF |
|  | CLRA |  |
|  | AISC 15 | ;LSB IN 1,0E |
|  | XAD 1,14 |  |
|  | RC | ;RESETS CARRY TO |
|  | XAS | ; STOP CLOCK |
|  | JMP START |  |
| CLEAR: | CLRA | ;CLEARS REGISTORS |
|  | XDS 0 |  |
|  | JMP CLEAR |  |
|  | RET |  |
| CLEAR2: | CLRA | ;PUTS A 2 IN REGISTORS |
|  | AISC 02 |  |
|  | XDS 0 |  |
|  | JMP CLEAR2 |  |
|  | RET |  |

## Section 2 of COPS Software

```
;THIS SECTION OF CODE IS ONLY EXECUTED WHEN A NEW
;CHARACTER HAS BEEN ENTERED. IF THE CHARACTER IS
;A CONTROL CHARACTER, THE CURSOR IS MOVED ACCORDINGLY,
;OTHERWISE THE CHARACTER IS STORED IN THE RAM OF THE COPS.
        ;NEW CHARACTER HAS BEEN ENTERED
NEW: LBI 1,OC ;DUMMY POINTER
    INL ;READS ASCII FROM
    XIS 0 ;DATA BUS
    X O
    LDD 1,OD
    RC ;CHAR. MSB=0 THEN YES
    AISC 15 ;MSB<>0 THEN NO
    JMP SPECIAL
    AISC O1
    LDD 1,OE ;STORE ASCII IN RAM
    CAB
        LDD 1,0F
        XABR
        LDD 1,0C ;MSB IN 1,OC
        X 2
        LDD 1,OD ;LSB IN 1, OD
        X O
```



LBI 0,01 ;SENDS INTERRUPT TO
; HOST. CHAR. IS
LBI 0,0 ; STORED IN RAM
OBD
JMP START

COMP AISC AISC OF CLRA AISC 01 XOR JMP SKIP COMP LBI 1,OE X 0 LDD 1,0F AISC 01 JMP G00D LBI 1,0E AISC 01 X 0 JMP START MAD 1,0F LDD 1,OC ;CONTROL CHAR. HAS BEEN AISC 03 JMP NOTRET JMP RESET ;RETURN CLEARS DISPLAY,STARTS ;PROGRAM OVER ;NOT RETURN, CHECK FOR CURSOR ;FORWARD ;BY DEFAULT, CURSOR BACKWARDS
;DISPLAY LOOP

## Section 3 of COPS Software

;THIS IS THE DISPLAY LOOP OF THE PROGRAM. UNLESS A NEW CHARACTER ;HAS BEEN ENTERED AND IS BEING STORED, THE PROGRAM IS ALWAYS IN ;THIS DISPLAY LOOP. IT LOOKS UP THE CHARACTER FONT, SHIFTS THE ;CHARACTER DATA OUT THE SERIAL PORT AND CONTROLS THE GRID DRIVER.

START

| LBI 2,15 | ;DISPLAY LOOP POINTER |
| :--- | :--- |
| JSR HERE | ;GOTO DISPLAY LOOP |
| LBI 3,O3 | ;SECOND DISPLAY LOOP POINTER |
| JSR HERE | ;GOTO DISPLAY LOOP |
| OGI O9 | ;LOADS A I IN GRID DRIVER |
| OGI OD |  |
| OGI O9 |  |

JMP START
;CHECKS FOR NEW CHAR

HERE: RC ININ AISC 15 JMP OLDCHR JMP NEW
;DISPLAY LOOP FOR OLD CHAR AND ; LOOK UP

| OLDCHR: | LD 2 | ;LOOKS UP FIRST BYTE OF CHR. FONT |
| :--- | :--- | :--- |
|  | JSR DATA4 | ; 200H+ASCII VALUE |
|  | AISC 06 | ;ADDS O6H TO MSB OF ASCII |
|  | JSR DATA2 | ;LOOKS UP SECOND BYTE OF CHR FONT |
|  | AISC OA | ;ADDS OAH TO MSB OF ASCII |
|  | JSR DATAZ | ;LOOKS UP THIRD BYTE OF CHR. FONT |
|  | JSR DATA3 | ;LOOKS UP THIRD BYTE OF CHR. FONT |
|  | ; AT 300H+ASCII VALUE |  |
|  | AISC 06 | ;ADDS O6H TO MSB OF ASCII VALUE |
|  | OGI 02 | ;TURNS ON BLANKING CONTROL |
|  | JSR DATA3 | ;LOOKS UP LAST BYTE OF CHR. FONT |

    OGI OA ;ENABLE,BLANKING CONTROL
        OGI OE ;ENABLE,BLANKING CONTROL,CLOCK
        OGI OA ;ENABLE,BLANKING CONTROL
        OGI OO ;A O SHIFTED IN
        LD 0
        XDS 2
        JMP HERE
        RET
    RIGHT: LBI 3,15
CQMA
JSR SHIFT ;OUTPUTS A
X 0 ;NEW DATA
JSR SHIFT ;OUTPUTS A
LEI O1 ;COUNTER MODE
LDD 3,14 ;1,0 IN A
XABR ;A IN BR
LDD 3,13 ;1,1 IN A
CAB ;A IN BD
LD 2
RET

```
POINTER: LEI OI ;COUNTER MODE
    XAS ;A IN SIO
    XABR ;BR IN A
        AISC 02 ;ADD 2
        XAD 3,14 ;A IN 1,0
        CBA ;BD IN A
        XAD 3,13 ;A IN 1,1
        LBI 3,15
        XAS ;SIO IN A
        LEI 08 ;SERIAL MODE
        JMP RIGHT
    ;SHIFTS OUT SERIAL PORT
SHIFT: LEI 08 ;THIS ROUTINE SHIFTS THE DATA
    SC ;FROM THE SI/O REGISTER OUT
    XAS ;THE SERIAL PORT WITH EACH
    NOP ;CLOCK CYCLE
    NOP
    RC
    XAS
    RET
    .=0200
DATA3: IQID
    JMP RIGHT
DATA4: LQID
    JMP POINTER
    .=0300
DATA3: LQID
    JMP RIGHT
```


## Section 4 of COPS Software

;THE CHARACTER FONTS FOR THE CHARACTERS WITH ASCII VALUES BETWEEN 20H AND 5AH HAVE BEEN STORED IN THIS SECTION OF THE PROGRAM.
;DATA FOR FIRST 2 BYTES OF EACH
; CHAR.
-=0220
.WORD 001, 001, 001, 021, 021, OCl, 061, 001
.WORD 031, 001, 041, 011, 001, 011, 001, 001
.WORD 071, 001, 041, 081, 011, OE1, 031, 081
.WORD 061, 061, 001, 001, 001, 021, 001, 041
.WORD 071, 031, 081, 071, 081, 0F1, OF1, 071
.WORD OFl, 081, 081, OFl, OFl, OFl, OFl, 071
.WORD OF1, 071, OF1, 061, 081, OF1, OF1, OF1
.WORD OCl, OCl, 081
;DATA FOR SECOND 2 BYTES OF EACH
; CHAR.
. $=0280$
.WORD 000, 000, OCl, OF9, OA4, 095, 02D, 000 .WORD 088, 000, 054, 020, 000, 020, 000, 014 .WORD 01D, 082, 003, 005, 058, 045, 0AC, 001 .WORD 02D, 023, 000, 000, 020, 058, 001, 001 .WORD OOD, OAE, OF3, OOD, OF3, O2F, O2F, OOD .WORD 02E, 003, OOD, O2E, OOE, O8E, O8E, OOD .WORD 02F, OOD, 02F, 025, 001, 00C, 008, 00C .WORD 056, 040, 017
;THIRD 2 BYTES OF DATA FOR EACH CHAR.
. $=02 \mathrm{CO}$
.WORD 000, OE3, 000, OAC, OFB, 040, OA5, 083
.WORD 00A, 002, OF3, OF1, 034, 040, 008, 040
.WORD 046, OF7, O2E, 046, 021, 086, 046, 02E
.WORD 046, 046, OAO, OB4, OAO, OAO, 015, 022
.WORD OE6, O42, O4E, OO6, OOE, 046, 042, 046
.WORD 040, OF7, 006, OAO, 004, 080, OEO, 006 .WORD 042, 026, 062, 046, 0F3, 004, 008, 034
.WORD 040, 070, 046
;FOURTH TWO BYTES OF DATA FOR EACH CHAR.
. $=0320$
.WORD 000, 008, 007, OF7, OAA, 031, 028, 000 .WORD 008, 02A, 049, 080, 000, 080, 000, 001 .WORD 01D, 018, 09C, 09D, 0F7, 01D, 09C, 084 .WORD 09C, OAC, 000, 000, 022, 041, 041, 08C .WORD ODC, 082, 09C, 01C, 01C, 09C, 084, 09C .WORD 080, OlC, OEF, 022, 018, 002, 020, 01C .WORD 084, 02C, OA4, 09C, 00C, 018, 028, 010 .WORD 041, 009, O1D
;IAST BYTES OF DATA FOR EACH CHAR.
.$=0380$
.WORD 000, 000, 000, 082, 084, 064, OAO, 000 .WORD 000, 083, 044, 001, 000, 001, 000, 004 .WORD 0C7, 020, 026, OCC, 080, OC9, 0C8, 00E .WORD 0C6, 087, 000, 000, 028, 082, 001, 006 .WORD 027, OE3, OC6, 044, 0C7, 028, 008, OC5 .WORD OEF, 028, 008, 028, 020, OEF, OEF, OC7 .WORD 006, OA7, 026, OC4, 008, OCF, 08F, OCF .WORD 06C, OOC, 02C
.END

## MICROWIRE ${ }^{\text {TM }}$ Serial Interface

National Semiconductor Application Note 452 Abdul Aleaf


## introduction

MICROWIRE is a simple three-wire serial communications interface. Built into COPSTM, this standardized protocol handles serial communications between controller and peripheral devices. In this application note are some clarifications of MICROWIRE logical operation and of hardware and software considerations.

## LOGICAL OPERATION

The MICROWIRE interface is essentially the serial I/O port on COPS microcontrollers, the SIO register in the shift register mode. SI is the shift register input, the serial input line to the microcontroller. SO is the shift register output, the serial output line to the peripherals. SK is the serial clock; data is clocked into or out of peripheral devices with this clock.
It is important to examine the logical diagram of the SIO and SK circuitry to fully understand the operation of this I/O port (Figure 1).

TL/DD/8796-1
FIGURE 1. Logical Diagram of SK Circuit


FIGURE 2. SK Clock Starts


The SIO register can be compared to four master-slave flipflops shown in Figure 4. The masters are clocked by the rising edges of the internal clock. The slaves are clocked by the falling edges of the internal clock. Upon execution of an XAS, the outputs of the masters are exchanged with the contents of the accumulator (read and overdrive) in such a way that the new data are present at the inputs of the four slaves when the falling edge of the internal clock occurs. The content of the accumulator is, therefore, latched respectively in the four slave flip-flops and bit 3 appears directly on SO.
This means that:
a) SO will be shifted out upon the falling edges of SK and will be stable during rising edges of SK.
b) SI will be shifted in upon the rising edge of SK, and will be stable when executing, i.e., an XAS instruction.
The shifting function is automatically performed on each of the four instruction cycles that follow an XAS instruction (Figure 5).
When the SIO register is in the shift register mode (ENO = 0 ), it left shifts its contents once each instruction cycle. The data present on the SI input is shifted into the least significant bit (bit 0 ) of the serial shift register. SO will output the most significant bit of the SIO register (bit 3) if EN3 $=1$. Otherwise, SO is held low. The SK is a logic controlled clock which issues a pulse each instruction cycle. To ensure that the serial data stream is continuous, an XAS instruction must be executed every fourth time. Serial I/O timing is related to instruction cycle timing in the following way:


FIGURE 4


FIGURE 5. XAS Sequence


The first clock rising edge of the instruction cycle triggers the low-to-high transition of SYNC output via SK. At this time, the processor reads the state of SI into SIO bit 0 , shifting the current bits $0-2$ left. Halfway through the cycle (shown in Figure 6 as the eight clock rising edge), SK is reset low and the new SIO bit 3 is outputted via SO.

## INTERFACING CONSIDERATIONS

To ensure data exchange, two aspects of interfacing have to be considered: 1) serial data exchange timing; 2) fan-out/' fan-in requirements. Theoretically, infinite devices can access the same interface and be uniquely enabled sequentially in time. In practice, however, the actual number of devices that can access the same serial interface depends on the following: system data transfer rate, system supply requirement capacitive loading on SK and SO outputs, the fan-in requirements of the logic families or discrete devices to be interfaced.

## HARDWARE INTERFACE

Provided an output can switch between a HIGH level and a LOW level, it must do so in a predetermined amount of time for the data transfer to occur. Since the transfer is strictly synchronous, the timing is related to the system clock (SK) (Figure 7). For example, if a COPS controller outputs a value at the falling edge of the clock and is latched in by the peripheral device at the rising edge, then the following relationship has to be satisfied:

$$
t_{\text {DELAY }}+\mathrm{t}_{\text {SETUP }} \leq \mathrm{t}_{\mathrm{CK}}
$$

where $\mathrm{t}_{\mathrm{CK}}$ is the time from data output starts to switch to data being latched into the peripheral chip, tSETUP is the setup time for the peripheral device where the data has to be at a valid level, and tbelay is the time for the output to read the valid level. $\mathrm{t}_{\mathrm{CK}}$ is related to the system clock provided by the SK pin of the COPS controller and can be increased by increasing the COPS instruction cycle time.
The maximum tsETUP is specified in the peripheral chip data sheets. The maximum tDELAY allowed may then be derived from the above relationship.
Most of the delay time before the output becomes valid comes from charging the capacitive load connected to the output. Each integrated circuit pin has a maximum load of 7 pF . Other sources come from connecting wires and connection from PC boards. The total capacitive load may then be estimated. The propagation delay values given in data sheets assume particular capacitive loads (e.g. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{OH}}=0.4 \mathrm{~V}$, loading $=50 \mathrm{pF}$, etc.).
If the calculated load is less than the given load, those values should be used. Otherwise, a conservative estimate is to assume that the delay time is proportional to the capacitive load.
If the capacitive load is too large to satisfy the delay time criterion, then three choices are available. An external buffer may be used to drive the large load. The COPS instruction cycle may be slowed down. An external pullup resistor may be added to speed up the LOW level to HIGH level transition. The resistor will also increase the output LOW level and increase the HIGH level to LOW level transition time, but the increased time is negligible as long as the output LOW level changes by less than $0.3 V$. For a 100 pF load, the standard COPS controller may use a 4.7 k external resistor, with the output LOW level increased by less than
0.2 V . For the same load, the low power COPS controller may use a 22 k resistor, with the SO and SK LOW levels increased by less than 0.1 V .
Besides the timing requirements, system supply and fan-out/fan-in requirements also have to be considered when interfacing with MICROWIRE. For the following discussion, we assume single supply push-pull outputs for system clock (SK) and serial output (SO), high-impedance input for serial input (SI).
To drive multi-devices on the same MICROWIRE, the output drivers of the controller need to source and sink the total maximum leakage current of all the inputs connected to it and keep the signal level within the valid logic " 1 " or logic " 0 ". However, in general, different logic families have different valid " 1 " and " 0 " input voltage levels. Thus, if devices of different types are connected to the same serial interface, the output driver of the controller must satisfy all the input requirements of each device. Similarly, devices with TRI-STATE® ${ }^{\circledR}$ outputs, when connected to the SI input, must satisfy the minimum valid input level of the controller and the maximum TRI-STATE leakage current of all outputs.
So, for devices that have incompatible input levels or source/sink requirements, external pull-up resistors or buffers are necessary to provide level-shifting or driving.

## SOFTWARE INTERFACE

The existing MICROWIRE protocol is very flexible, basically divided into two groups:

1) 1 AAA.....ADDD.....D
where leading 1 is the start bit and leading zeroes are ignored.
AAA.....A is device variable instruction/address word.
DDD.....D is variable data stream between controller and device.
2) No start bit, just bit stream, i.e., bbb.....b
where $\mathbf{b}$ is a variable bit stream. Thus, device has to decode various fields within the bit stream by counting exact bit position.

## SERIAL I/O ROUTINES

Routines for handling serial I/O are provided below. The routines are written for 16 -bit transmissions, but are trivially expandable up to 64 -bit transmissions by merely changing the initial LBI instruction. The routines arbitrarily select register 0 as the I/O register. It is assumed that the external device requires a logic low chip select. It is further assumed that chip select is high and SK and SO are low on entry to the routines. The routines exit with chip select high, SK and SO low. GO is arbitrarily chosen as the chip select for the external device.

## SERIAL DATA OUTPUT

This routine outputs the data under the conditions specified above. The transmitted data is preserved in the microcontroller.


| Features |  | Part Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DS8908 | MM545X | COP472-3 | $\begin{gathered} \text { COP430 } \\ \text { (ADC83X) } \end{gathered}$ | NM93C06A |
| GENERAL |  |  |  |  |  |  |
| Chip Function |  | AM/PM PLL | LED Display Driver | LCD Display Driver | A/D | E2PROM |
| Process |  | ECL | NMOS | CMOS | CMOS | NMOS |
| $\mathrm{V}_{\mathrm{CC}}$ Range |  | $4.75 \mathrm{~V}-5.25 \mathrm{~V}$ | $4.5 \mathrm{~V}-11 \mathrm{~V}$ | $3.0 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-0.3 \mathrm{~V}$ | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
| Pinout |  | 20 | 40 | 20 | 8/14/20 | 14 |
| HARDWARE INTERFACE |  |  |  |  |  |  |
| Min $\mathrm{V}_{\text {IH }} /$ Max $\mathrm{V}_{\text {IL }}$ |  | 2.1V/0.7V | $2.2 \mathrm{~V} / 0.8 \mathrm{~V}$ | $0.7 \mathrm{~V}_{\mathrm{CC}} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ |
| SK Clock Range |  | $0-625 \mathrm{kHz}$ | $0-500 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $10-200 \mathrm{kHz}$ | $0-250 \mathrm{kHz}$ |
| Write Data DI | Setup <br> Min | $0.3 \mu \mathrm{~s}$ | $0.3 \mu \mathrm{~s}$ | $1 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
|  | Hold Min | $0.8 \mu \mathrm{~s}$ | (3) | 100 ns | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
| Read Data Prop Delay |  | (Note 4) | (Note 3) | (Note 3) | (Note 3) |  |
| Chip <br> Enable | Setup | $0.3 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note 1) } \end{gathered}$ | $0.2 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~S}$ |
|  | HOLD | $0.8 \mu \mathrm{~s}$ | (Note 3) | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note 2) } \end{gathered}$ | $0.2 \mu \mathrm{~s}$ | 0 |
| Max <br> Frequency Range | AM | 8 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
|  | FM | 120 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
| SOFT |  |  |  |  |  |  |
| Serial I/O Protocol |  | 11D1...D20 | 1D1...D35 | b1...b40 | 1xxx | 1AA...DD |
| Instruction/Address Word |  | None | None | None | (Note 4) | (Note 4) |
| Note 1: Reference to SK rising edge. <br> Note 2: Reference to SK falling edge. <br> Note 3: Not defined. <br> Note 4: See data sheet for different modes of operation. |  |  |  |  |  |  |

\(\left.\begin{array}{lll} \& LEI 8 \& ; enable shift <br>

register mode\end{array}\right]\)| JP | SEND2 |
| :--- | :--- |

The code for reading serial data is almost the same as the serial output code. This should be expected because of the nature of the SIO register and the XAS instruction.

## MICROWIRE STANDARD FAMILY

A whole family of off-the-shelf devices exists that is directly compatible with MICROWIRE serial data exchange standard. This allows direct interface with the COPS family of microcontrollers.
Table I provides a summary of the existing devices and their functions and specifications.

## TYPICAL APPLICATION

Figure 8 shows pin connection involved in interfacing an E2PROM with the COP420 microcontroller.


TL/DD/8796-8
FIGURE 8. NM93C06A COP420 Interface
The following points have to be considered:

1. For NM93C06A the SK clock frequency should be in the $0 \mathrm{kHz}-250 \mathrm{kHz}$ range. This is easily achieved with COP420 running at $4 \mu \mathrm{~s}-10 \mu \mathrm{~s}$ instruction cycle time (SK period is the COP420 instruction cycle time). Since the minimum SK clock high time is greater than $1 \mu \mathrm{~s}$, the duty cycle is not a critical factor as long as the frequency does not exceed the 250 kHz max.
2. CS low period following an E/W instruction must not exceed 30 ms maximum. It should be set at typical or minimum spec of 10 ms . This is easily done in software using the SKT timer on COP420.


TL/DD/8796-9
FIGURE 9. NM93C06A Timing
3. As shown in WRITE timing diagram, the start bit on DI must be set by a " 0 " to " 1 " transition following a CS enable (" 0 " to " 1 ") when executing any instruction. One CS enable transition can only execute one instruction.
4. In the read mode, following an instruction and data train, the DI can be a "don't care," while the data is being outputted, i.e., for the next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
5. The data-out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential. If CS is held on after all 16 of the data bits have been outputted, the DO will output the state of DI until another CS LO to HI transition starts a new instruction cycle.
6. After a read cycle, the CS must be brought low for one SK clock cycle before another instruction cycle starts.
INSTRUCTION SET

| Commands | Opcode | Comments |
| :---: | :---: | :---: |
| READ | 10000A3A2A1A0 | Read Register 0-15 |
| WRITE | 11000A3A2A1A0 | Write Register 0-15 |
| ERASE | 10100A3A2A1AO | Erase Register 0-15 |
| EWEN | 111000001 | Write/Erase Enable |
| ENDS | 111000010 | Write/Erase Disable |
| ***WRAL | 111000100 | Write All Registers |
| ERAL | 111000101 | Erase All Registers |

All commands, data in, and data out are shifted in/out on rising edge of SK clock.
Write/erase is then done by pulsing CS low for 10 ms .
All instructions are initiated by a LO-HI transition on CS followed by a LO-HI transition on DI.
READ- After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE- Write command shifted in followed by data in (16 bits) then CS pulsed low for 10 ms minimum.
ERASE
ERASE ALL—Command shifted in followed by CS low.
WRITE ALL-Pulsing CS low for 10 ms .
WRITE
ENABLE/DISABLE-Command shifted in.
***(This instruction is not speced on Data sheet.)



几

## 


${ }^{*} \mathrm{E}$ E/W measured to rising edge of SK or CS, whichever occurs last.



## I/O ROUTINE TO EVALUATE COP494 (Continued)

| 51 | 024 | 7A |  | STII | OA |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 52 | 025 | 6900 |  | JSR | WD494 | ;SEND THEM TO 494 |
| 53 |  |  | READ: |  |  |  |
| 54 | 027 | OD |  | LBI | COMMAND | ;PRELOAD READ REG A3-A0 |
| 55 | 028 | 78 |  | STII | 8 | ;PRELOAD 494 READ INST |
| 56 | 029 | 70 |  | STII | 0 | ;SELECT REG A3-A0 |
| 57 | 02A | 6908 |  | JSR | RD494 | ;READ 494 DATA BACK VIA SI |
| 58 | 02C | 44 |  | NOP |  |  |
| 59 | 02D | 44 |  | NOP |  |  |
| 60 |  |  |  |  |  |  |
| 61 |  | 0080 |  | . PAGE | 2 | ;SUBROUTINE PAGE |
| 62 | 080 | 32 | SETUP: | RC |  | ;RESET SK BEFORE SELECT 494 |
| 63 | 081 | 4F |  | XAS |  |  |
| 64 | 082 | 3351 |  | OGI | 1 | ;G0=1 TO SELECT 494 |
| 65 | 084 | 00 |  | CLRA |  | ;ENSURE SO=L BEFORE GEN START B |
| 66 | 085 | 22 |  | SC |  | ; |
| 67 | 086 | 4F |  | XAS |  | ;TURN ON SK CLOCK |
| 68 | 087 | 00 |  | CLRA |  | ;GENERATE 494 START BIT |
| 69 | 088 | 51 |  | AISC | 1 | ; |
| 70 | 089 | 22 |  | SC |  | ; |
| 71 | 08A | 4 F |  | XAS |  | ;SEND IT AS MSB VIA S0 |
| 72 | 08B | OD |  | LBI | COMMAND | ;FETCH 1ST INST/ADDR WORD |
| 73 | 08C | 05 |  | LD |  |  |
| 74 | 08D | 44 |  | NOP |  | ; |
| 75 | 08E | 4 F |  | XAS |  | ;SEND IT (MSB OF INST FIRST) |
| 76 | 08F | OE |  | LBI | COMMAND+1 | ;FETCH 2ND INST/ADDR NIBBLE |
| 77 | 090 | 05 |  | LD |  |  |
| 78 | 091 | 44 |  | NOP |  |  |
| 79 | 092 | 4 F |  | XAS |  | ;SEND IT |
| 80 | 093 | 1B |  | LBI | RWDATA | ;POINT TO READ/WRITE DATA BUFFER |
| 81 | 094 | 48 |  | RET |  | ;RET OF SETUP |
| 82 |  |  |  |  |  |  |
| 83 | 095 | 00 | TWEDLY: | CLRA |  | ;VPP WIDTH, TWE>20MS @ 4Us/INST |
| 84 | 096 | 5B | TWECONT: | AISC | 11 | ;5 SKT LOOPS? |
| 85 | 097 | 99 |  | JP | - +2 | ;N,CONTI |
| 86 | 098 | 48 | TWEDONE: | RET |  | ;Y,DONE |
| 87 | 099 | 41 |  | SKT |  | ; |
| 88 | 09A | 99 |  | JP | . -1 | ; |
| 89 | 09B | 96 |  | JP | TWECONT | ; CONTI TWE TIME |
| 90 |  |  |  |  |  |  |
| 91 | 09C | 48 | RET ; | RET |  | ;2 CYCLES DELAY |
| 92 |  |  |  |  |  |  |
| 93 |  | 0100 |  | . PAGE | 4 | ; |
| 94 |  |  |  |  |  |  |
| 95 |  |  | ;*** | START | 494 I/0 DRIVER | SUBROUTINE *** |
| 96 |  |  |  |  |  |  |
| 97 | 100 | 80 | WD494: | JSRP | SETUP | ;ENTRY TO WRITE 494 REG A3-AO |
| 98 | 101 | 05 | RWLOOP: | LD |  | ;R/W 49416 DATA BITS |
| 99 | 102 | 4F |  | XAS |  | ; |
| 100 | 103 | 04 |  | XIS |  | ; |

```
I/O ROUTINE TO EVALUATE COP494 (Continued)
101 104 Cl JP RWLOOP
102 105 3350 OGI 0 ;DESELECT 494 AFTER R/W DATA
103 107 Dl JP FINI ;
104 108 80 RD494: JSRP SETUP ;ENTRY TO RD 494 REG A3-AO
105 109 00 CLRA ;FINISH SEND OUT A3-AO VIA SO
106 10A 44 NOP ;
107 1OB 44 NOP ;WAIT IBIT TIME FOR VALID D15
108 10C 44 NOP
109 10D Cl JP RWLOOP ;
1l0 10E 80 WI494: JSRP SETUP ;ENTRY TO WRITE INST TO 494
ll1 10F 00 CLRA ;ENSURE SO = L
112 1104F XAS ;
113 111 00 FINI: CLRA
114 112 3350 OGI O
115 114 32 RC
116 115 4F XAS
117 116 95 JSRP TWEDLY
118 117 48 RE
119
120
.END
```


## software debug of serial register functions

In order to understand the method of software debug when dealing with the SIO register, one must first become familiar with the method in which the COPS MOLETM (Development System) BREAKPOINT and TRACE operations are carried out. Once these operations are explained, the difficulties which could arise when interrogating the status of the SIO register should become apparent.

## SERIAL OUT DURING BREAKPOINT

When the MOLE BREAKPOINTs, the COPS user program execution is stopped and execution of a monitor-type program, within the COP device, is started. At no time does the COP part "idle." The monitor program loads the development system with the information contained in the COP registers.
Note also that single-step is simply a BREAKPOINT on every instruction.
If the COP chip is BREAKPOINTed while a serial function is in progress, the contents of the SIO register will be destroyed.
By the time the monitor program dumps the SIO register to the MOLE, the contents of the SIO register will have been written over by clocking in SI. To inspect the SIO register using BREAKPOINT, an XAS must be executed prior to BREAKPOINT; therefore, the SIO register will be saved in the accumulator.

An even more severe consequence is that the monitor program executes an XAS instruction to get the contents of the SIO register to the MOLE. Therefore, the SK latch is dependent on the state of the CARRY prior to the BREAKPOINT. In order to guarantee the integrity of the SIO register, one must carefully choose the position of the BREAKPOINT address.
As can be seen, it is impossible to single-step or BREAKPOINT through a serial operation in the SIO register.

## SERIAL OUT DURING TRACE

In the TRACE mode, the user's program execution is never stopped. This mode is a real-time description of the program counter and the external event lines; therefore, the four external event lines can be used as logic analyzers to monitor the state of any input or output on the COPS device. The external event lines must be tied to the I/O which is to be monitored.
The state of these I/O (external event lines) is displayed along with the TRACE information. The safest way to monitor the real-time state of SO is to use the TRACE function in conjunction with the external event lines.

## CONCLUSIONS

National's super-sensible MICROWIRE serial data exchange standard allows interfacing to any number of specialized peripherals using an absolute minimum number of valuable I/O pins; this leaves more I/O lines available for system interfacing and may permit the COPS controller to be packaged in a smaller package.

# Automotive Multiplex Wiring 

## INTRODUCTION

The evolutionary development of vehicle electronic systems has rapidly increased the number of individual wires in the vehicle. The conventional wiring harness will not provide solutions to the problems such as reducing size and weight in addition to meeting cost and reliability objectives. Several approaches have been taken to provide long term solutions. None has succeeded. Miniaturization of cables and wires is one example of a temporary solution.
Multiplexing on the other hand has been regarded as a technique which allows considerable savings to be made in the size and cost of the harness. It can also enhance reliability by reducing the number of electrical connections.
In a multiplex system the control functions will be distributed around the vehicle and complex interconnections between diagnostic terminals, sensors, instruments and switches will not add to the harness complexity. With all its advantages it has not been implemented on a production car yet. The reason has been economical feasibility and lack of suitable semiconductor components for power switching. But, with the rapid technology advances in power FETs and introduction of low cost microcomputers, multiplex wiring can be regarded as a logical successor to conventional wiring systems. Extended development efforts are necessary to introduce a reliable system at reasonable cost.
The Microcontroller Applications Group at National Semiconductor has taken a step towards this goal. A low end multiplex wiring system focusing on asynchronous serial communication in a multi node network has been developed. This paper describes the development of this system on an abstract model which forms the basis for analysis of communication protocol and various node functions.

## SYSTEM CONFIGURATION

Figure 1 presents a general view of the system. The system is a centralized single master multiple slave-node scheme. All units are connected together by a balanced twisted pair. The expandable interconnection of different subsystems is achieved with 9600 Baud communication over a standard UART bus. The bus handles the interface between a master controller and the intelligent nodes.
The approach to have a centralized control system offers several advantages as compared against a non-centralized system. It prevents the problem of bus monopolization by a faulty node and is potentially cheaper due to the need for only one complex node (master). The master-slave architecture also prevents bus contention problems.
The master is a COP420L. The COP420L is a 4-bit microcontroller with a software UART that handles asynchronous communication with other processors at speeds up to 9600 Baud.
The use of 4 -bit 49 microcontrollers (COP413L) at the nodes not only provides intelligence which reduces the required bus bandwidth, it also reduces the incremental cost associated with automotive multiplexing. All standard nodes
are identical. One standard program is used. This uniformity contributes to the system flexibility and expandability. External standard nodes may be added to the system to control additional functions. Node types and addresses are selected via external wire jumpers or switches. The slave nodes consist of four remote units to handle functions such as headlamps, tail lamps, etc. These nodes are the front right, front left, rear right and rear left nodes. Incorporated into the system are also a keyboard node, a EIC node and a display node.
The keyboard node may call for a control action at any time. This node is being continuously monitored by the master controller which receives status and processes the command or information.
Overall system intelligence and flexibility is increased by dedicating a node to NS455 the Terminal Management Processor. This node takes the responsibility to display information on a $4^{\prime \prime}$ flat CRT display.
An Electronic Instrument Cluster (EIC) system is a completely independent system. It typically performs all functions associated with the automobile dashboard such as vehicle speed, odometers to accumulate mileage, gauges to display engine temperature, fuel level and so on. It also indicates error conditions such as high engine temperatures, low fuel level etc. The multiplex wiring system uses a standard slave node as a bridge between the two independent systems. The slave node monitors error conditions from the EIC system and passes them to the master node upon request. It becomes relatively simple to allow the master to access all activity in the EIC system via additional commands to the slave node serving the EIC system:

## THE COMMUNICATION PROTOCOL

The master unit addresses the remote units sequentially and receives a status reply from each individual node. Data communication is via the standard UART format. It has a start bit, eight data bits, an even parity bit and one stop bit.
Information to be transmitted from the master to a slave node is organized as a frame. Each frame contains the address of destination and command or data. The information in a frame is transmitted as byte format. Address/data differentiation is done by means of a flag. The byte is an address byte if the MSB is set (" 1 "), otherwise it is a data byte.
Two different types of addressing schemes have been incorporated into the communication protocol; node addressing and class addressing. A class of nodes is formed by grouping together slave nodes with common functions. Commands may be executed either by specific individual nodes or by slave classes. All nodes of the same class execute the command simultaneously. The system implementation at National involved four classes with seven slave nodes per class. So, the total number of nodes possible in this system is 28.


The partitioning between the class address and node address reduces the density of bus traffic significantly by eliminating repetative command transmission to individual node class. Lower bus traffic implies that lower transmission bit rate can be used, allowing additional noise immunity. Another advantage of the class addressing is the provision of synchronization for control signals such as HAZARD, LEFT/ RIGHT turns.
Error correction is incorporated into the communication protocol. The UART error flags such as PARITY and FRAMING ERRORS protect the system at the physical layer. At the system level, the nodes simply avoid sending an acknowledgement to the master when an error is detected. The master times out and sends the command again.

## THE MASTER NODE

The master controller is the heart of the system. Its responsibility is to generate the controlling commands and synchronize the system. It transmits to the remote units and listens to them to get the vehicle status and acts accordingly. Circuit complexity is reduced by implementing extensive software programming in the master controller. This means that the burden is essentially on the master and must be engineered to very high standards of reliability. The device used in the implementation as the master is the COP1430. It is a cost effective 4 -bit single chip microcontroller. It features on chip UART which handles asynchronous communications at speeds up to 9600 Baud.

## THE SLAVE NODES

The standard slave nodes are based upon the COP413L. The COP413L is a low cost 4-bit microcontroller which may be customized in production. A system such as multiplex wiring requires power consumption to be absolutely minimal. Another basic requirement is that the system should be cost effective. These two facts directed us to use the COP413L at the standard slave node. The COP413L is a low cost (49t!) low power microcontroller from NSC drawing less
than 7 mA at 4.5 V to 5.5 V . The device contains an 8 -bit bidirectional I/O port and a serial expansion port. The CMOS version of COP413L will also be available.

## THE DISPLAY NODE

This node can serve as a condition monitoring unit for the vehicle. A considerable quantity of diagnostic information collected from transducers, switches, sensors and various loads are fed to this unit to be displayed on a CRT display. The node is based on a Terminal Management Processor the NS455. The NS455 is a CRT controller on chip. The messages are updated over the serial I/O line by the master controller. The communication format is:
a) The node receives the address.
b) If address matches the local node address, send the copy command
c) Receive new address and execute.

## OUTPUT STAGES

The power FETs used for local switching throughout the system are IRF541(4). These N-channel FETs provide much better drive circuit specification as compared to bipolar output stages. They also feature all of the well established advantages of MOSFET such as voltage control, very fast switching, and very low on state resistance. Another advantage is the lower cost as compared to comparibly rated p-channel devices.

## TRANSMISSION MEDIUM

A balanced twisted pair is used for bus medium which provides high noise immunity. The transceiver selected for the bus is DS3695 (Figure 2). This device is a high speed differential TRI-STATE ${ }^{\circledR}$ Bus/line transceiver designed to meet EIA standard for multipoint bus transmission. Bus contention or fault situations that cause excessive power dissipation within the device are handled by a standard thermal shutdown circuit, which forces the driver outputs into the high impedance state.


FIGURE 2. Bus Interface

## CONCLUSIONS

Multiplex wiring system potentially seems to be a good replacement for conventional wiring system. Reduced complexity, increased flexibility and diagnostic capability could be achieved by incorporating microcontroller devices at nodes within the wiring system. The 4-bit microcontrollers selected are available in a price range, as low as 49 , that will allow multiplex wiring to compare favorably on a costperformance basis with the conventional harness.

## REFERENCES

1. Michael W. Lowndes and Paul E. V. Phillips, "The Motorcar Multiplex Systems", IEE Conference on Automotive Electronics, 229, England, Nov. 1983.
2. R. F. Robins/W. J. Brittain/M. R. Lunt, "A Car Multiplex Wiring System with Self Coding Control Modules", IEE Conference on Automotive Electronics, 229, Ford Motor Company, UK, Nov. 1983.
3. Booth, J. A., 1983 "Vehicle Interconnection Systems for the Future", IEE Conference on Automotive Electronics, London, Nov. 1983.
4. International Rectifier, HEXFET Databook, 1985.

## Dual Tone Multiple Frequency (DTMF)

The DTMF (Dual Tone Multiple Frequency) application is associated with digital telephony, and provides two selected output frequencies (one high band, one low band) for a duration of 100 ms . A benchmark subroutine has been written for the COP820C/840C microcontrollers, and is outlined in detail in this application note. This DTMF subroutine takes 110 bytes of COP820C/840C code, consisting of 78 bytes of program code and 32 bytes of ROM table. The timings in this DTMF subroutine are based on a 20 MHz COP820C/840C clock, giving an instruction cycle time of $1 \mu \mathrm{~s}$.
The matrix for selecting the high and low band frequencies associated with each key is shown in Figure 1. Each key is uniquely referenced by selecting one of the four low band frequencies associated with the matrix rows, coupled with selecting one of the four high band frequencies associated with the matrix columns. The low band frequencies are 697, 770,852 , and 941 Hz , while the high band frequencies are $1209,1336,1477$, and 1633 Hz . The DTMF subroutine assumes that the key decoding is supplied as a low order hex digit in the accumulator. The COP820C/840C DTMF subroutine will then generate the selected high band and low band frequencies on port G output pins G3 and G2 respectively for a duration of 100 ms .
The COP820C/840C each contain only one timer. The problem is that three different times must be generated to satisfy the DTMF application. These three times are the periods of the two selected frequencies and the 100 ms duration period. Obviously the single timer can be used to generate any one (or possibly two) of the required times, with the program having to generate the other two (or one) times.
The solution to the DTMF problem lies in dividing the 100 ms time duration by the half periods (rounded to the nearest micro second) for each of the eight frequencies, and then examining the respective high band and low band quotients and remainders. The results of these divisions are detailed in Table I. The low band frequency quotients range from 139 to 188, while the high band quotients range from 241 to 326. The observation that only the low band quotients will each fit in a single byte dictates that the high band frequency be produced by the 16 bit (2 byte) COP820C/840C timer running in PWM (Pulse Width Modulation) Mode.


TL/DD/9662-1

National Semiconductor Application Note 521 Verne H. Wilson


The solution then is to use the program to produce the selected low band frequency as well as keep track of the 100 ms duration. This is achieved by using three programmed register counters R0, R2, and R3, with a backup register R1 to reload the counter R0. These three counters represent the half period, the 100 ms quotient, and the 100 ms remainder associated with each of the four low band frequencies.
The theory of operation in producing the selected low band frequency starts with loading the three counters with values obtained from a ROM table. The half period for the selected frequency is counted out, after which the G2 output bit is toggled. During this half period countout, the quotient counter is decremented. This procedure is repeated until the quotient counter counts out, after which the program branches to the remainder loop. During the remainder loop, the remainder counter counts out to terminate the 100 ms . Following the remainder countout, the G2 and G3 bits are both reset, after which the DTMF subroutine is exited. Great care must be taken in time balancing the half period loop for the selected low band frequency. Furthermore, the toggling of the G2 output bit (achieved with either a set or reset bit instruction) must also be exactly time balanced to maintain the half period time integrity. Local stall loops (consisting of a DRSZ instruction followed by a JP jump back to the DRSZ for a two byte, six instruction cycle loop) are embedded in both the half period and remainder loops. Consequently, the ROM table parameters for the half period and remainder counters are approximately only one sixth of what otherwise might be expected. The program for the half period loop, along with the detailed time balancing of the loop for each of the low band frequencies, is shown in Figure 2.
The DTMF subroutine makes use of two 16 byte ROM tables. The first ROM table contains the translation table for the input hex digit into the core vector. The encoding of the hex digit along with the hex digit ROM translation table is shown in Table II. The row and column bits (RR, CC) representing the low band and high band frequencies respectively of the keyboard matrix shown in Figure 1, are encoded in

TABLE I. Frequency Half Periods,
Quotients, and Remainders

|  | Freq. Hz | Half <br> Period 0.5P | Half <br> Period in $\mu \mathrm{s}$ | $100 \mathrm{~ms} / 0.5 \mathrm{P}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Quotient | Remainder |
| Low <br> Band <br> Freq.'s | 697 | 717.36 | 717 | 139 | 337 |
|  | 770 | 649.35 | 649 | 154 | 54 |
|  | 852 | 586.85 | 587 | 170 | 210 |
|  | 941 | 531.35 | 531 | 188 | 172 |
| High Band Freq.'s | 1209 | 413.56 | $\begin{gathered} 414 \\ (256+158) \end{gathered}$ | 241 | 226 |
|  | 1336 | 374.25 | $\begin{gathered} 374 \\ (256+118) \\ \hline \end{gathered}$ | 267 | 142 |
|  | 1477 | 338.52 | $\begin{gathered} 339 \\ (256+83) \end{gathered}$ | 294 | 334 |
|  | 1633 | 306.18 | $\begin{gathered} 306 \\ (256+50) \end{gathered}$ | 326 | 244 |

the two upper and two lower bits of the hex digit respectively. Consequently, the format for the hex digit bits is RRCC, so that the input byte in the accumulator will consist of 0000 RRCC. The program changes this value into 1101RRCC before using it in setting up the address for the hex digit ROM translation table.
The core vectors from the hex digit ROM translation table consist of a format of XXOOTTOO, where the two T (Timer) bits select one of four high band frequencies, while the two $X$ bits select one of four low band frequencies. The core vector is transformed into four different inputs for the second ROM table. This transformation of the core vector is shown in Table III. The core vector transformation produces a timer vector $1100 \mathrm{TTO0}(\mathrm{~T})$, and three programmed coun-
ter vectors for R1, R2, and R3. The formats for the three counter vectors are $1100 \times X 11$ ( F ), 1100XX10 (Q), and 1100XX01 (R) for R1, R2, and R3 respectively. These four vectors produced from the core vector are then used as inputs to the second ROM table. One of these four vectors (the $T$ vector) is a function of the $T$ bits from the core vector, while the other three vectors ( $F, Q, R$ ) are a function of the $X$ bits. This correlates to only one parameter being needed for the timer (representing the selected high band frequency), while three parameters are needed for the three counters (half period, 100 ms quotient, 100 ms remainder) associated with the low band frequency and 100 ms duration. The frequency parameter ROM translation table, accessed by the $T, F, Q$, and $R$ vectors, is shown in Table IV.

| Program |  |  | Bytes/Cycle | Conditional Cycles |  | Cycles | Total Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LD | B, \#PORTGD | 2/3 |  |  |  |  |
|  | LD | X, \#R1 | 2/3 |  |  |  |  |
| LUP1: | LD | A, $[\mathrm{X}-\mathrm{]}$ | 1/3 |  |  | 3 |  |
|  | IFBIT | 2,[B] | 1/1 |  |  | 1 |  |
|  | JP | BYP1 | 1/3 | 3 | 1 |  |  |
|  | X | A, $[\mathrm{X}+$ ] | 1/3 |  | 3 |  |  |
|  | SBIT | 2,[B] | 1/1 |  | 1 |  |  |
|  | JP | BYP2 | 1/3 |  | 3 |  |  |
| BYP1: | NOP |  | 1/1 | 1 |  |  |  |
|  | RBIT | 2,[B] | 1/1 | 1 |  |  |  |
|  | X | A, $[\mathrm{X}+\mathrm{]}$ | 1/3 | 3 |  |  |  |
| BYP2: | DRSZ | R2 | 1/3 DECREMENT |  |  | 3 |  |
|  | JP | LUP2 | 1/3 QCOUNT |  |  | 3 |  |
|  | JP | FINI | 1/3 |  |  |  |  |
| LUP2: | DRSZ | R0 | 1/3 DECREMENT |  | 3 | 3 |  |
|  | JP | LUP2 | 1/3 F COUNT |  | 3 | 1 |  |
|  | NOP |  | 1/1 |  |  | 1 |  |
|  | LD | A, [X] | 1/3 |  |  | 3 |  |
|  | IFEQ | A,\#104 | 2/2 |  |  | 2 |  |
|  | JP | LUP1 | 1/3 |  | 1 | 3 | 31 |
|  | NOP |  | 1/1 |  | 1 |  |  |
|  | IFEQ | A, \# 93 | $2 / 2$ |  | 2 |  |  |
| BACK: | JP | LUP1 | 1/3 | 1 | 3 |  | 35 |
|  | JP | BACK | 1/3 | 3 |  |  |  |
|  |  |  |  | 3 |  |  | 39 |


| $\underset{\text { Table IV }}{\text { Trequency }} \times \underset{\text { Stall }}{\text { Soop }}$ |
| :--- | :--- | :--- |$+$| Total |
| :---: |
| Cycles |$=$| Half |
| :---: |
| Period |

FIGURE 2. Time Balancing for Half Period Loop

TABLE II. Hex Digit ROM Translation Table


TABLE III. Core Vector Translation


TABLE IV. Frequency Parameter ROM Translation Table
$T$ - TIMER F - FREQUENCY $Q$ - QUOTIENT $R$ - REMAINDER
ADDRESS DATA (DEC) VECTOR

| 0xC0 | 158 | T |
| :---: | :---: | :---: |
| $0 \times C 1$ | 53 | R |
| 0xC2 | 140 | Q |
| $0 \times C 3$ | 114 | F |
| 0xC4 | 118 | T |
| 0xC5 | 6 | R |
| 0xC6 | 155 | Q |
| 0xC7 | 104 | F |
| 0xC8 | 83 | T |
| 0xC9 | 32 | R |
| 0xCA | 171 | Q |
| 0xCB | 93 | F |
| 0xCC | 50 | T |
| OxCD | 25 | R |
| OxCE | 189 | Q |
| OxCF | 83 | F |

In summary, the input hex digit selects one of 16 core vectors from the first ROM table. This core vector is then transformed into four other vectors ( $T, F, Q, R$ ), which in turn are used to select four parameters from the second ROM table. These four parameters are used to load the timer, and the respective half period, quotient, and remainder counters. The first ROM table (representing the hex digit matrix table) is arbitrarily placed starting at ROM location 01D0, and has a reference setup with the ADD A, \#ODO instruction. The second ROM table (representing the frequency parameter table) must be placed starting at ROM location 01C0 (or $0 \times C O$ ) in order to minimize program size, and has reference setups with the OR A, \# $0 C 3$ instruction for the $F$ vector and with the OR A, \# OCO instruction for the $T$ vector.
The three parameters associated with the two $X$ bits of the core vector require a multi-level table lookup capability with the LAID instruction. This is achieved with the following section of code in the DTMF subroutine:

|  | LD | B,\#Rl |
| :--- | :--- | :--- |
|  | LD | $\mathrm{X}, \# \mathrm{R} 4$ |
|  | X | $\mathrm{A},[\mathrm{X}]$ |
| LUP: | LD | $\mathrm{A},[\mathrm{X}]$ |
|  | LAID |  |
|  | X | $\mathrm{A},[\mathrm{B}+]$ |
|  | DRSZ | R4 |
|  | IFBNE | $\# 4$ |
|  | JP | LUP |

This program code loads the $F$ frequency vector into R4, and then decrements the vector each time around the loop. This successive loop decrementation of the R4 vector changes the $F$ vector into the $Q$ vector, and then changes the $Q$ vector into the $R$ vector. This R4 vector is used to access the ROM table with the LAID instruction. The $X$ pointer references the R4 vector, while the $B$ pointer is incremented each time around the loop after it has been used to store away the three selected ROM table parameters (one per loop). These three parameters are stored in sequential RAM locations R1, R2, and R3. The IFBNE test instruction is used to skip out of the loop once the three selected ROM table parameters have been accessed and stored away.
The timer is initialized to a count of 15 so that the first timer underflow and toggling of the G3 output bit (with timer PWM mode and G3 toggle output selected) will occur at the same time as the first toggling of the G2 output bit. The half period counts for the high band frequencies range from 306 to 414, so these values minus 256 are stored in the timer section of the second ROM table. The selected value from this frequency ROM table is then stored in the lower half of the timer autoreload register, while a 1 is stored in the upper half. The timer is selected for PWM output mode and started with the instruction LD [B], \# OBO where the B pointer is selecting the CNTRL register at memory location OEE.
The DTMF subroutine for the COP820C/840C uses 110 bytes of code, consisting of 78 bytes of program code and 32 bytes of ROM table. A program routine to sequentially call the DTMF subroutine for each of the 16 hex digit inputs is supplied with the listing for the DTMF subroutine.

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 1 COP800 CROSS ASSEMBLER,REV:B,20 JAN 87 DTMF

| 1 | ; DTMF PROGRAM FOR COP820C/840C VERNE H. WILSON |
| :---: | :---: |
| 2 | ; $5 / 1 / 89$ |
| 3 | ; DTMF - DUAL TONE MULTIPLE FREQUENCY |
| 4 |  |
| 5 | ;PROGRAM NAME: DTMF.MAC |
| 6 |  |
| 7 | .TITLE DTMF CHIP 840 |
| 8 |  |
| 10 | ; $*$ **** THE DTMF SUBROUTINE TIMES OUT IN 100 MSEC ***** |
| 11 | ; $\quad * *$ FROM THE FIRST TOGGLE OF THE G2/G3 OUTPUTS $* *$ |
| 12 | *** BASED ON A 20 MHZ COP820C/840C CLOCK *** |
| 13 |  |
| 14 | ;G PORT IS USED FOR THE TWO OUTPUTS |
| 15 | ; - HIGH BAND (HB) FREQUENCY OUTPUT ON G3 |
| 16 | LOW BAND (LB) FREQUENCY OUTPUT ON G2 |
| 17 |  |
| 18 | ;TIMER COUNTS OUT |
| 19 | ; - HB FREQUENCIES |
| 20 |  |
| 21 | ; PROGRAM COUNTS OUT |
| 22 | - LB FREQUENCIES |
| 23 | - 100 MSEC DIVIDED BY LB HALF PERIOD QUDTIENT |
| 24 | 100 MSEC DIVIDED BY LB HALF PERIOD REMAINDER |
| 25 26 |  |
| 26 | ;FORMAT FOR THE 16 HEX DIGIT MATRIX VECTOR IS $1101 R R C C$, |
| 27 | WHERE - RR IS ROW SELECT (LB FREQUENCIES) |
| 28 | - CC IS COLUMN SELECT (HB FREQUENCIES) |
| 29 |  |
| 30 | ; FORMAT FOR THE 16 CORE VECTORS FROM THE MATRIX SELECT |
| 31 | TABLE IS XXOOTT00, WHERE - TT IS HB SELECT |
| 32 | XX IS Lb SELECT |
| 33 |  |
| 34 | ; FREQUENCY VECTORS (HB \& LB) FOR FREQ PARAMETER TABLE |
| 35 | ; MADE FROM CORE VECTORS |
| 36 |  |
| 37 | ; HB FREQUENCY VECTORS (4) END WITH 00 FOR TIMER COUNTS, |
| 38 | WHERE VECTOR FORMAT IS 1100TTOO |
| 40 | ; $L$ b FREQUENCY VECTORS (12) END WITH: |
| 41 | ; 11 FOR HALF PERIOD LOOP COUNTS |
| 42 | Where vector format is 1100XX11 |
| 43 | 10 FOR 100 MSEC DIVIDED BY HALF PERIOD QUOTIENTS, |
| 44 | WHERE VECTOR FORMAT IS $1100 \times 1$ |
| 45 | 01 FOR 100 MSEC DIVIDED BY HALF PERIOD REMAINDERS, |
| 46 | ; WHERE VECTOR FORMAT IS 1100XX01 |
| 47 | ; HEX DIGIT MATRIX TABLE AT HEX OlD* (DPTIONAL LOCATION, |
| 48 | ; HEX DIGIT MATRIX TABLE AT HEX OLD* ${ }^{\text {dep }}$ (OPTIONAL LOCATION, |
| 49 | DEPENDING ON ADD A, \%ODO INST. IMMEDIATE VALUE) |
| 51 | ; FREQ Parameter table at hex OlC* (REQUIRED location) |





| B | O0FE |  | BACK | 0144 | BYP1 | 0194 | BYP2 | 0197 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CNTRL | 00EE |  | DTMF | 0160 | FINI | 0146 | LOOP | 000C |
| LUP | 0174 |  | LUP1 | 018E | LUP2 | 019A | PORTD | OODC |
| PORTGC | 00D5 |  | PORTGD | 00D4 | PORTLC | 00D1 | PORTLD | 00DO |
| PSW | 00EF | * | R0 | OOFO | R1 | OOFI |  | 00F2 |
| R3 | 00F3 |  | R4 | 00F4 | SP | DOFD | Start | 0000 |

## MACRO TABLE

## No Warning lines

NO ERROR LINES
139 ROM BYTES USED
SOURCE CHECKSUM $=$ 99A7
OBJECT CHECKSUM $=03 E 1$
INPUT FILE C:DTMF.MAC
IISTING FILE C:DTMF.PRN
OBJECT FILE C:DTMF.LM

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

## MICROWIRE/PLUS ${ }^{\text {TM }}$ Serial Interface for COP800 Family

## INTRODUCTION

National Semiconductor's COP800 family of full-feature, cost-effective microcontrollers use a new 8-bit single chip core architecture fabricated with $\mathrm{M}^{2} \mathrm{CMOS}$ process technology. These high performance microcontrollers provide efficient system solutions with a versatile instruction set and high functionality.
The COP800 family of microcontrollers feature the MICROWIRE/PLUS mode of serial communication. MICROWIRE/ PLUS is an enhancement of the MICROWIRETM synchronous serial communications scheme, originally implemented on the COP400 family of microcontrollers. The MICROWIRE/PLUS interface on the COP800 family of microcontrollers enables easy I/O expansion and interfacing to several COPS peripheral devices (A/D converters, EEPROMs, Display drivers etc.), and interfacing with other microcontrollers which support MICROWIRE/PLUS or SPI* modes of serial interface.

## MICROWIRE/PLUS DEFINITION

MICROWIRE/PLUS is a versatile three wire, SI (serial input), SO (serial output), and SK (serial clock), bidirectional serial synchronous communication scheme where the COP800 is either the Master providing the Shift Clock (SK) or a slave accepting an external Shift Clock (SK). The COP800 MICROWIRE/PLUS system block diagram is shown in Figure 1. The MICROWIRE/PLUS serial interface utilizes an 8 -bit memory mapped MICROWIRE/PLUS serial shift register, SIOR, clocked by the SK signal. As the name suggests, the SIOR register serves as the shift register for serial transfers. SI, the serial input line to the COP800 microcontroller, is the shift register input. SO, the shift register output, is the serial output to external devices. SK is the serial synchronous clock. Data is clocked into and out of the


TL/DD/10252-1
*only in COP888xX series
FIGURE 1. MICROWIRE/PLUS Block Diagram

National Semiconductor
Application Note 579 Ramesh Sivakolundu Sunder Velamuri

peripheral devices with the SK clock. The SO, SK and SI are mapped as alternate functions on pins 4,5 , and 6 respectively of the 8 -bit bidirectional $G$ Port.

## MICROWIRE/PLUS OPERATION

In MICROWIRE/PLUS serial interface, the input data on the SI pin is shifted high order first into the Least Significant Bit (LSB) of the 8 -bit SIOR shift register. The output data is shifted out high order first from the Most Significant Bit (MSB) of the shift register onto the SO pin. The SIOR register is clocked on the falling edge of the SK clock signal. The input data on the SI pin is shifted into the LSB of the SIOR register on the rising edge of the SK clock. The MSB of the SIOR register is shifted out to the SO pin on the falling edge of the SK clock signal. The SK clock signal is generated internally by the COP800 for the master mode of MICROWIRE/PLUS operation. In the slave mode, the SK clock is generated by an external device (which acts as the master) and is input to the COP800.
The MSEL (MICROWIRE Select) flag in the CNTRL register is used to enable MICROWIRE/PLUS operation. Setting the MSEL flag enables the gating of the MICROWIRE/PLUS interface signals through the G port. Pins G4, G5, and G6 of the $G$ port are used for the signals SO, SK and SI, respectively. It should be noted that the G port configuration register must be set up appropriately for MICROWIRE/PLUS operation. Table I illustrates the G-port configurations. In the master mode of MICROWIRE/PLUS operation, G4 and G5 need to be selected as outputs for SO and SK signals. Alternatively, in the slave mode of operation, G5 needs to be configured as an input for the external SK. The SI signal is a dedicated input on G6 and therefore no further setup is required.

TABLE I. G Port Configurations

| G4 (SO) <br> Config. Bit | G5 (SK) <br> Config Bit. | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE <br> Slave |

The SL1 and SL0 (S1 and S0 in COP820C and COP840C) bits of the CNTRL register are used to select the clock division factor $(2,4$, or 8 ) for SK clock generation in MICROWIRE/PLUS master mode operation. A clock select table for these bits of the CNTRL register along with the CNTRL register is shown in Table II. The counter associated with
the master mode clock division factor is cleared when the MICROWIRE/PLUS BUSY flag is low. The clock division factor is relative to the instruction cycle frequency. For example, if the COP800 is operating with an internal clock of 1 MHz , the SK clock rate would be $500 \mathrm{kHz}, 250 \mathrm{kHz}$, or 125 kHz for SL1 and SL0 values of 00, 01 and 10 (or 11) respectively.

TABLE II
CNTRL Register (Address X'00EE)
The Timer1 (T1) and MICROWIRE control register contains the following bits:
SL1 \& SLO Select the MICROWIRE clock divide by $(00=2$, $01=4,1 X=8$ )
IEDG External Interrupt Edge Polarity Select ( $0=$ Rising Edge, 1 = Falling Edge)
MSEL Selects G5 and G4 as MICROWIRE Signals SK and SO Respectively
T1C0 Timer T1 Start/Stop Control in Timer Modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in Timer Mode 3
T1C1 Timer T1 Mode Control Bit
T1C2 Timer T1 Mode Control Bit
T1C3 Timer T1 Mode Control Bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7 Bit 0

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times t_{c}$ |
| 0 | 1 | $4 \times t_{c}$ |
| 1 | $x$ | $8 \times t_{c}$ |

Where $t_{c}$ is the instruction cycle clock

## MICROWIRE/PLUS MASTER MODE OPERATION

In the MICROWIRE/PLUS master mode, the BUSY flag of PSW (Processor Status Word) is used to control the shifting
of the MICROWIRE/PLUS 8-bit shift register. Setting the BUSY flag causes the SIOR register to shift out 8 bits of data from SO at the high order end of the shift register. During the same time, 8 new bits of data from SI are shifted into the low order end of the SIOR register. The BUSY flag is automatically reset after the 8 bits of data have been shifted (Figure 2). The COP888XX series of microcontrollers provide a vectored maskable interrupt when the BUSY goes low indicating the end of an 8 -bit shift. Input data is clocked into the SIOR register from the SI pin with the rising edge of the SK clock, while the MSB of the SIOR is shifted onto the SO pin with the falling edge of the SK clock. The user may reset the BUSY bit by software to allow less than 8 bits to shift. However, the user should ensure that the software BUSY resets only occurs when the SK clock is low, in order to avoid a narrow SK terminal clock.

## MICROWIRE/PLUS SLAVE MODE OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be configured as an input and the SO pin configured as an output by resetting and setting the appropriate bits in the Port G configuration register. The user must set the BUSY flag immediately upon entering the Slave mode. After eight clock pulses the Busy flag will be cleared and the sequence may be repeated. However, in the Slave mode the COP888 series does not shift data if the BUSY flag is reset, whereas the COP820C and COP840C continues to shift regardless of the BUSY flag, if the SK clock is active.

## MICROWIRE/PLUS ALTERNATE SK MODE

The COP888XX series of microcontrollers also allow an additional Alternate SK Phase Operation. In the normal mode data is shifted in on the rising edge of the SK clock and data is shifted out on the falling edge of the SK clock (Figure 2). The SIOR register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and data is shifted out on the rising edge of the SK clock (Figure 3).


[^7]$\dagger$ Arrows indicate points at which SI is sampled.
FIGURE 2. MICROWIRE/PLUS Timing

$\uparrow$ Arrows indicates points at which SI is sampled.
FIGURE 3. Alternate Phase SK Clock Timing

A control flag, SKSEL, allows either the normal SK clock or alternate SK clock to be selected. Resetting SKSEL selects the normal SK clock and setting SKSEL selects the alternate SK clock for the MICROWIRE/PLUS logic. The SKSEL flag is mapped into the G6 configuration bit. The SKSEL flag is reset after power up, selecting the normal SK clock signal. The alternate mode facilitates the usage of the MICROWIRE/PLUS protocol for serial data transfer between peripheral devices which are not compatible with the normal SK clock operation, i.e., shifting data out on the falling edge of the SK clock and shifting in data on the rising edge of the SK clock.

## MICROWIRE/PLUS SAMPLE PROTOCOL

This section gives a sample MICROWIRE/PLUS protocol using a COP888CL and COP840C. The slave mode operating procedure for this sample protocol is explained, and a timing illustration of the protocol is provided.

1. The MSEL bit in the CNTRL register is set to enable MICROWIRE; G0 ( $\overline{\mathrm{CS}}$ ) and G5 (SK) are configured as inputs and G 4 ( SO ) as an output. $\mathrm{G} 6(\mathrm{SI})$ is always an input.
2. Chip Select line ( $\overline{\mathrm{CS}}$ ) from master device is connected to G0 of the slave device. An active-low level on $\overline{\mathrm{CS}}$ line causes the slave to interrupt.
3. From the high-to-low transistion on the $\overline{\mathrm{CS}}$ line, there is no data transfer on the MICROWIRE until time " T " (See Figure 4).
4. The master initiates data transfer on the MICROWIRE by turning on the SK clock.
5. A series of data transfers take place between the master and slave devices.
6. The master pulls the $\overline{\mathrm{CS}}$ line high to end the MICROWIRE operation. The slave device returns to normal mode of operation.

## SLAVE MODE OPERATING PROCEDURE

1. The MSEL bit in the CNTRL register is set to enable MICROWIRE; G0 ( $\overline{\mathrm{CS}}$ ) and G5 (SK) are configured as inputs and $\mathrm{G} 4(\mathrm{SO})$ as an output. $\mathrm{G} 6(\mathrm{SI})$ is always an input.
2. Normal mode of operation until interrupted by $\overline{\mathrm{CS}}$ going low.
3. Set the BUSY flag and load SIOR register with the data to be sent out on SO. (The shift register shifts 8 bits of data from SO at the high order end of the shift register. During the same time, 8 new bits of data from Sl are loaded into the low order end of the shift register.)
4. Wait for the BUSY flag to reset. (The BUSY flag is automatically reset after 8 bits of data have been shifted).
5. If data is being read in, the user should save contents of the SIOR register.
6. The prearranged set of data transfers are performed.
7. Repeat steps 3 through 6. The user must ensure steps 3 through 6 are performed in time "t" (See Figure 4) as agreed upon in the protocol.

## DIFFERENCES BETWEEN COP888 AND COP820/COP840

The COP888 series MICROWIRE/PLUS feature differs from that of the COP820/COP840 in some respects. The COP888 series can be configured to interrupt the processor after the completion of a MICROWIRE/PLUS operation indicated by the BUSY flag going low. The COP888 series supports a vectored interrupt scheme. Two bytes of program memory space are reserved for each interrupt source. The user would do any required context switching and then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS instruction. The addresses of the different interrupt service routines are chosen by the user and stored in ROM in a table starting at OyEO where " y " depends on the 256 byte block ( $0 y 00$ to 0 yFF ) in which the VIS instruction is located. The vector address for the MICROWIRE/PLUS interrupt is OyF2-0yF3.
Secondly, the COP888 series supports the alternate SK phase mode of MICROWIRE/PLUS operation. This feature facilitates the usage of the MICROWIRE/PLUS protocol for serial data transfer between peripheral devices which are not compatible with the normal SK clock operation, i.e., shifting data out on the falling edge of SK clock and shifting in data on the rising edge of the SK clock.


FIGURE 4. MICROWIRE/PLUS Sample Protocol Timing Diagram

## INTERFACE CONSIDERATIONS

To preserve the integrity of data exchange using MICROWIRE/PLUS, two aspects have to be considered:

1. Serial data exchange timing.
2. Fan-out/fan-in requirements.

Theoretically, infinite devices can access the same interface and be uniquely enabled sequentially in time. In practice, however, the actual number of devices that can access the same serial interface depends on the following: System data transfer rate, system supply requirement, capacitive loading on SK and SO outputs, the fan-in requirements of the logic families or discrete devices to be interfaced.

## HARDWARE INTERFACE

For proper data transfer to occur the output should be able to switch between a HIGH level and a LOW level in a predetermined amount of time. The transfer is strictly synchronous and the timing is related to the MICROWIRE/PLUS system clock (SK). For example, if a COPS controller outputs a value at the falling edge of the clock and is latched in by the peripheral device at the rising edge, then the following relationship has to be satisifed:

$$
t_{\text {DELAY }}+t_{\text {SETUP }} \leq t_{\text {CK }}
$$

where $\mathrm{t}_{\mathrm{CK}}$ is the time from data output starts to switch to data being latched into the peripheral chip, tsetup is the setup time for the peripheral device where the data has to be at a valid level, and tDeLAY is the time for the output to read the valid level. $\mathrm{t}_{\mathrm{CK}}$ is related to the system clock provided by the SK pin of the COPS controller and can be increased by increasing the COPS instruction cycle time.
Besides the timing requirements, system supply and fan-out/fan-in requirements also have to be considered when interfacing with MICROWIRE/PLUS. To drive multi-devices on the same MICROWIRE/PLUS, the output drivers of the controlier need to source and sink the total maximum leakage current of all the inputs connected to it and keep the signal level within the valid logic " 1 " and " 0 " input voltage levels. Thus, if devices of different types are connected to the same serial interface, output driver of the controiler must satisfy all the input requirements of each device. Similarly, devices with TRI-STATE ${ }^{\circledR}$ outputs, when connected to the SI input, must satisfy the minimum valid input level of the controller and the maximum TRI-STATE ${ }^{\circledR}$ leakage current of all outputs.
So, for devices that have incompatible input levels or source/sink requirements, external pull-up resistors or buffers are necessary to provide level-shifting or driving.

| TABLE III |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Features |  | Part Number |  |  |  |  |  |  |  |
|  |  | DS890XX | MM545X | COP470 | COP472 | ADC83X <br> (COP430) | COP498/499 | COP452L | $\begin{aligned} & \text { NMC9306 } \\ & \text { (COP494) } \end{aligned}$ |
| GENERAL |  |  |  |  |  |  |  |  |  |
| Chip Function |  | AM/PM PLL | LED Display Driver | VF Display Driver | LCD Display Driver | A/D | RAM \& Timer | Frequency Generator | E2PROM |
| Process |  | ECL | NMOS | PMOS | cMOS | CMOS | CMOS | NMOS | NMOS |
| $\mathrm{V}_{\text {CC }}$ Range |  | $4.75 \mathrm{~V}-5.25 \mathrm{~V}$ | 4.5V-11V | -9.5 V to -4.5 V | $3.0 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-0.3 \mathrm{~V}$ | $2.4 \mathrm{~V}-5.5 \mathrm{~V}$ | 4.5V-6.3V | 4.5V-5.5V |
| Pinout |  | 20 | 40 | 20 | 20 | 8/14/20 | 14/8 | 14 | 14 |
| HARDWARE INTERFACE |  |  |  |  |  |  |  |  |  |
| Min $\mathrm{V}_{\text {IH }} /$ Max $\mathrm{V}_{\text {IL }}$ |  | $2.1 \mathrm{~V} / 0.7 \mathrm{~V}$ | $2.2 \mathrm{~V} / 0.8 \mathrm{~V}$ | $-1.5 \mathrm{~V} /-4.0 \mathrm{~V}$ | $0.7 \mathrm{~V}_{\mathrm{CC}} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC}} / 0.4 \mathrm{~V}_{\mathrm{CC}}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ |
| SK Clock Range |  | $0-625 \mathrm{kHz}$ | $0-500 \mathrm{kHz}$ | $0-250 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $10-200 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $25-250 \mathrm{kHz}$ | $0-250 \mathrm{kHz}$ |
| Write Data DI | $\begin{gathered} \text { Setup } \\ \text { Min } \end{gathered}$ | $0.3 \mu \mathrm{~s}$ | $0.3 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | 800 ns | $0.4 \mu \mathrm{~s}$ |
|  | Hold <br> Min | $0.8 \mu \mathrm{~s}$ | (Note 3) | 50 ns | 100 ns <br> (Note 1) | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
| Read Data Prop Delay |  | (Note 4) | ( Note 3) | (Note 3) | (Note 3) | (Note 3) | $\begin{gathered} 2 \mu \mathrm{~s} \\ \text { (Note 2) } \\ \hline \end{gathered}$ | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note 2) } \\ \hline \end{gathered}$ | $2.0 \mu \mathrm{~s}$ |
| Chip Enable | Setup | $0.275 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $\begin{gathered} 1.0 \mu \mathrm{~s} \\ \mathrm{Min} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note 1) } \\ \hline \end{gathered}$ | $0.2 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ <br> (Note 1) | (Note 3) | $0.2 \mu \mathrm{~S}$ |
|  | HOLD | $0.300 \mu \mathrm{~s}$ | (Note 3) | $\begin{gathered} 1.0 \mu \mathrm{~s} \\ \mathrm{Min} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note 2) } \\ \hline \end{gathered}$ | $0.2 \mu \mathrm{~s}$ | $\begin{gathered} 0 \\ \text { (Note 2) } \\ \hline \end{gathered}$ | (Note 3) | 0 |
| Max <br> Frequency Range | AM | 8 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
|  | FM | 120 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
| Max Osc. Freq. |  | (Note 3) | (Note 3) | 250 kHz | (Note 3) | (Note 3) | $\begin{gathered} 2.1 \mathrm{MHz}(-21) \\ 32 \mathrm{kHz}(-15) \\ \hline \end{gathered}$ | $\left.\begin{array}{\|c} 256-2100 \mathrm{kHz}(-4) \\ 64-525 \mathrm{kHz}(-2) \end{array} \right\rvert\,$ | (Note 3) |
| SOFT |  |  |  |  |  |  |  |  |  |
| Serial I/O Protocol |  | 11D1-D20 | 1D1-D35 | 8 Bits At a Time | b1-b40 | 1xxx | 1yyxxD6-D0 Start Bit | 1yxxxx | 1AA-DD |
| Instruction/ Address Word |  | None | None | None | None | (Note 4) | (Note 4) | (Note 4) | (Note 4) |
| Note 1: Reference to SK rising edge. <br> Note 2: Reference to SK falling edge. <br> Note 3: Not defined. <br> Note 4: See data sheet for different modes of operation. |  |  |  |  |  |  |  |  |  |

## TYPICAL APPLICATIONS

A whole family of off-the shelf devices exist that are directly compatible with MICROWIRE/PLUS protocol. This allows direct interface with the COP800 family of microcontrollers. Table III provides a summary of the existing devices, their function and specification.

## NMC9306-COP888CG INTERFACE

The pin connection involved in interfacing an NMC9306 (COP494), a 256 bit E2PROM, with the COP888CG microcontroller is shown in Figure 5. Some notes on the NMC9306 interface requirements are:

1. The SK clock frequency should be in the $0 \mathrm{kHz}-250 \mathrm{kHz}$ range.
2. $\overline{C S}$ low period following an Erase/Write instruction must not exceed 30 ms maximum. It should be set at typical or minimum specification of 10 ms .
3. The start bit on DI must be set by a " 0 " to " 1 " transition following a $\overline{C S}$ enable (" 0 " to " 1 ") when executing any instruction. One $\overline{\mathrm{CS}}$ enable transition can only execute one instruction.
4. In the read mode, following an instruction and data train, the DI can be a "don't care", while the data is being outputted, i.e., for the next 17 bits or clocks. The same is true for other instructions after the instrution and data has been fed in.
5. The data out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential.
If $\overline{C S}$ is held on after all 16 of the data bits have been outputed, the DO will output the state of DI until another $\overline{\mathrm{CS}} \mathrm{LO}$ to HI transition starts a new instruction cycle.
6. After a read cycle, the $\overline{\mathrm{CS}}$ must be brought low for one SK clock cycle before another instruction cycle starts.


TL/DD/10252-5
FIGURE 5. NMC9306-COP888CG Interface

Instruction Set

| Commands | Start <br> Bit | Opcode | Address | Comments |
| :--- | :---: | :---: | :---: | :---: |
| READ | 1 | 0000 | A3A2A1A0 | Read Register 0-15 |
| WRITE | 1 | 1000 | A3A2A1A0 | Write Register 0-15 |
| ERASE | 1 | 0100 | A3A2A1A0 | Erase Register 0-15 |
| EWEN | 1 | 1100 | 0001 | Write/Erase Enable |
| ENDS | 1 | 1100 | 0010 | Write/Erase Disable |
| $* * * W R A L$ | 1 | 1100 | 0100 | Write All Registers |
| ERAL | 1 | 1100 | Read All Registers |  |

Where A3A2A1AO corresponds to one of the sixteen 16-bit registers.

All commands, data in, and data out are shifted in/out on the rising edge of the SK clock.
Write/Erase is then done by pulsing $\overline{\mathrm{CS}}$ low for 10 ms .
All instructions are initiated by a LO-HI transition on $\overline{\mathrm{CS}}$ followed by a LO-HI transition on DI.
READ- After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE- Write command shifted in followed by data in ( 16 bits) the $\overline{C S}$ pulsed low for 10 ms minimum.

ERASE/ERASE ALL-Command shifted in followed by $\overline{C S}$ low.
WRITE ALL- Pulsing $\overline{C S}$ low for 10 ms .
ENABLE/DISABLE- Command shifted in.
A detailed explanation of the E2PROM timing diagrams, instruction set and the various considerations could be found in the NMC9306 data sheet. A source listing of the software to interface the NMC9306 with the COP888CG is provided.

SOURCE LISTING

INCLD COPB88.INC
;
;This program provides in the form of subroutines, the ability to erase,enable, disable, read and write to the COP494 EEPROM.
:
;
SNDBUF $=0 \quad$;CONTAINS THE COMMAND BYTE TO BE WRITTEN TO COP494
RDATL $=1$;LOWER BYTE OF THE COP494 REGISTER DATA READ
RDATH $=2$;UPPER BYTE OF THE COP494 REGISTER DATA READ
WDATL $=3$;LOWER BYTE OF THE DATA TO BE WRITTEN TO COP494 ;REGISTER
WDATH $=4 \quad$;UPPER BYTE OF THE DATA TO BE WRITTEN TO COP494 ;REGISTER
ADRESS $=5$;THE LOWER 4-BITS OF THIS LOCATION CONTAIN THE ;ADDRESS
;OF THE COP494 REGISTER TO BE READNWRITTEN
FLAGS = 6 ;USED FOR SETTING UP FLAGS
; FLAG VALUE ACTION
$\qquad$
: 00 ERASE,ENABLE,DISABLE,ERASE ALL
; 01 READ CONTENTS OF COP 494 REGISTER
; 03 WRITE TO COP494 REGISTER
; OTHERS ILLEGAL COMBINATION
DLYH $=0 \mathrm{FO}$
DLYL $=0 F 1$
;THE INTERFACE BETWEEN THE COP888CG AND THE COP494 (256-BIT EEPROM) CONSISTS OF FOUR LINES. THE ;GO (CHIP SELECT LINE), G4 (SERIAL OUT SO), G5 (SERIAL CLOCK SK) ;AND G6 (SERIAL IN SI).

```
; INITIALIZATION
```

:

| LD | PORTGC,*031 | ;Setup G0,G4,G5 as outputs |
| :--- | :--- | :--- |
| LD | PORTGD,*00 | ;initialize G data reg to ero |
| LD | CNTROL,\#08 | ;Enable MSEL, select MW rate of 2tc |
| LD | B,\#PSW |  |
| LD | X,\#SIOR |  |

;
;THIS ROUTINE ERASES THE MEMORY LOCATION POINTED TO BY THE ADDRESS CONTAINED IN THE LOCATION ;"ADRESS". THE LOWER NIBBLE OF "ADRESS" CONTAINS THE COP494 REGISTER ADDRESS AND THE UPPER NIBBLE :SHOULD BE SET TO ZERO.
;

| ERASE: | LD | A,ADRESS |
| :--- | :--- | :--- |
|  | OR | A,\#OCO |
|  | $X$ | A,SNDBUF |
|  | LD | FLAGS,*O |
|  | JSR | INIT |

;
;THIS ROUTINE ENABLES PROGRAMMING OF THE COP494. PROGRAMMING MUST BE PRECEDED ONCE BY A ;PROGRAMMING ENABLE (EWEN).
;
EWEN: LD SNDBUF,\#O3O

|  | LD | FLAGS,*0 |
| :---: | :---: | :---: |
|  | JSR | INIT |
|  | RET |  |
| ; |  |  |
| ;THIS RO | SABLE | Amming of Th |
| ; |  |  |
| EWDS: | D | SNDBUF, 0 |
|  | LD | FLAGS.wo |
|  | JSR | INIT |
|  | RET |  |
| : |  |  |
| ;THIS R | RASES | Sters of the |
| : |  |  |
| ERAL: | Lo | SNDBUF, 0020 |
|  | LD | FLAGS, ${ }^{\text {mo }}$ |
|  | JSR | INIT |
|  | RET |  |

;THIS ROUTINE READS THE CONTENTS OF THE COP494 REGISTER. THE COP494 ADDRESS IS SPECIFIED IN THE ;LOWER NIBBLE OF LOCATION "ADRESS". THE UPPER NIBBLE SHOULD BE SET TO ZERO. THE 16-BIT CONTENTS OF :THE COP494 REGISTER ARE STORED IN RDATL AND RDATH.
:

| READ: | LD | A.ADRESS |
| :---: | :---: | :---: |
|  | OR | A.\#080 |
|  | X | A,SNDBUF |
|  | LD | FLAGS,*1 |
|  | JSR | INIT |
|  | RET |  |

;
;THIS ROUTINE WRITES A 16 -BIT VALUE STORED IN WDATL AND WDATH TO THE COP494 REGISTER WHOSE ADDRESS IIS CONTAINED IN THE LOWER NIBBLE OF THE LOCATION 'ADRESS". THE UPPER NIBBLE OF ADDRESS LOCATION ;SHOULD BE SET TO ZERO.
;

WRITE: |  | LD | A,ADRESS |
| :--- | :--- | :--- |
|  | OR | A, WO40 |
|  | X | A,SNDBUF |
|  | LD | FLAGS, \%3 |
|  | JSR | INIT |

;
;THIS ROUTINE SENDS OUT THE START BIT AND THE COMMAND BYTE. IT ALSO DECIPHERS THE CONTENTS OF THE ;FLAG LOCATION AND TAKES A DECISION REGARDING WRITE, READ OR RETURN TO THE CALLING ROUTINE.
:

| INIT: | SBIT | 0,PORTGD | ;SET CHIP SELECT HIGH |
| :---: | :---: | :---: | :---: |
|  | LD | SIOR,*001 | :LOAD SIOR WITH START BIT |
|  | SBIT | BUSY. [B] | ;SEND OUT THE START BIT |
| PUNTI: | IFBIT | BUSY, [B] |  |
|  | JP | PUNT1 |  |
|  | LD | A, SNDBUF |  |
|  | X | A, $[\mathrm{X}]$ | :LOAD SIOR WITH COMMAND BYTE |
|  | SBIT | BUSY, [B] | ;SEND OUT COMMAND BYTE |
| PUNT2: | IFBIT | BUSY.[B] |  |
|  | JP | PUNT2 |  |
|  | IFBIT | 0,FLAGS | ANY FURTHER PROCESSING? |



## COP472-COP820 Interface

The pin connection required for interfacing COP472-3 Liquid Crystal Display (LCD) Controller with COP820C microcontroller is shown in Figure 6. The COP472-3 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. One COP472-3 can drive 36 segments and two or more COP472-3's can be cascaded to drive additional segments as long as the output loading capacitance does not exceed specifications.
The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described briefly. Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:


Data is shifted into an eight bit shift register. The first bit of data is for segment $H$, digit 1 , and the eight bit is for segment A, digit 1. A set of eight bits are shifted in and then
loaded into the digit one latches. The second, third, and fourth set is then loaded sequentially. The fifth set of data bits contain special segment data and control data in the following format:


The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. The Table IV summarizes the function of bits six and seven.
The eight bit is used to synchronize two COP472-3's to drive an $81 / 2$ digit display. A detailed explanation of the various timing diagrams, loading sequence and segment/backplane multiplex scheme can be found in the data sheets of COP472-3. The source listing of the software used in the interface is provided.


TL/DD/10252-12
FIGURE 6. COP472-COP820C Interface

## SOURCE LISTING

;THIS PROGRAM DISPLAYS FOUR DIGITS OF THE RAM SPECIFIED BY; THE ADDRESS POINTER "HEAD* ON A 4 DIGIT 3 ;DECIMAL POINT (MULTIPLEXED) LCD DISPLAY. THE DATA STREAM IS SENT OUT SERIALLY THROUGH THE ;MICROWIREJPLUS INTERFACE TO THE COP472 LCD DISPLAY DRIVER. NOTE: THE RAM CONTENTS SHOULD BE ;BETWEEN ${ }^{\circ} 0^{-A N D}{ }^{\circ}{ }^{\circ}$.
;


| REPEAT: | LD | A. [B-] | ;SEGMENT DATA TO A |
| :---: | :---: | :---: | :---: |
|  | X | A,SIO | ;LOAD THE SIO REGISTER |
|  | SBIT | *2,PSW | ;SET BUSY BIT IN PSW |
| WAIT: | IFBIT | *2,PSW | ;WAIT TIL SHIFTING IS |
|  | JP | WAIT | :COMPLETE |
|  | IFBNE | *04 | ;CHECK FOR END OF FOUR |
|  | JP | REPEAT | ;DIGITS AND REPEAT |
|  | SBIT | 1,PORTGD | ;DESELECT COP472 |
| LOOP: | JP | LOOP | ;DONE DISPLAYING |
| ; |  |  |  |
| ; |  |  |  |
| ; STORE THE LOOKUP TABLE FOR SEGMENT DATA IN ROM LOCATION OFO |  |  |  |
| ; |  |  |  |
| . $=070$ |  |  |  |
|  |  |  |  |
| ; ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ |  |  |  |
|  | .BYTE | 03F,006,05B,04F | ;DATA FOR 0,1,2,3 |
|  | .BYTE | 066,06D,07D,07 | ;DATA FOR 4,5,6,7 |
|  | .BYTE | 07F,067,077,07C | ;DATA FOR B,9,A,B |
|  | .BYTE | 039,05E,079,071 | ;DATA FOR C,D,E,F |
| ; |  |  |  |
| ; | .END |  |  |

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone.
With a communications package and a PC, the code detailed in this App Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

## COP800 MathPak

National Semiconductor Application Note 596 Verne H. Wilson

## OVERVIEW

This application note discusses the various arithmetic operations for National Semiconductor's COP800 family of 8 -bit microcontrollers. These arithmetic operations include both binary and BCD (Binary Coded Decimal) operation. The four basic arithmetic operations (add, subtract, multiply, divide) are outlined in detail, with several examples shown for both binary and BCD addition and subtraction. Multiplication, division, and BCD conversion algorithms are also provided. Both $B C D$ to binary and binary to $B C D$ conversion subroutines are included, as well as the various multiplication and division subroutines.

Four sets of optimal subroutines are provided for

1. Multiplication
2. Division
3. Decimal (Packed BCD) to binary conversion
4. Binary to decimal (Packed BCD) conversion

One class of subroutines is optimized for minimal COP800 program code, while the second class is optimized for minimal execution time in order to optimize throughput time.
This application note is organized in four different sections. The first section outlines various addition and subtraction routines, including both binary and BCD (Binary Coded Deci$\mathrm{mal})$. The second section outlines the multiplication algorithm and provides several optimal multiply subroutines for 1, 2, 3, and 4 byte operation. The third section outlines the division algorithm and provides several optimal division subroutines for 1, 2, 3, and 4 byte operation. The fourth section outlines both the decimal (Packed BCD) to binary and binary to decimal (Packed BCD) conversion algorithms. This section provides several optimal subroutines for these BCD conversions.
The COP800 arithmetic instructions include the Add (ADD), Add with Carry (ADC), Subtract with Carry (SUBC), Increment (INCR), Decrement (DECR), Decimal Correct (DCOR),

Clear Accumulator (ACC), Set Carry (SC), and Reset Carry (RC). The shift and rotate instructions, which include the Rotate Right through Carry (RRC) and the Swap Accumulator Nibbles (SWAP), may also be considered as arithmetic instruction variations. The RRC instruction is instrumental in writing a fast multiply routine.

### 1.0 BINARY AND BCD ADDITION AND SUBTRACTION

In subtraction, a borrow is represented by the absence of a carry and vice versa. Consequently, the carry flag needs to be set (no borrow) before a subtraction, just as the carry flag is reset before an addition. The ADD instruction does not use the carry flag as an input, nor does it change the carry flag. It should also be noted that both the carry and half carry flags (bits 6 and 7, respectively, of the PSW control register) are cleared with reset, and remain unchanged with the ADD, INC, DEC, DCOR, CLR and SWAP instructions. The DCOR instruction uses both the carry and half carry flags. The SC instruction sets both the carry and half carry flags, while the RC instruction resets both these flags. The following program examples illustrate additions and subtractions of 4-byte data fields in both binary and BCD (Binary Coded Decimal). The four bytes from data memory locations 24 through 27 are added to or subtracted from the four bytes in data memory locations 16 through 19. The results replace the data in memory locations 24 through 27.
These operations are performed both in Binary and BCD. It should be noted that the BCD pre-conditioning of Adding (ADD) the hex 66 is only necessary with the BCD addition, not with the BCD subtraction. The (Binary Coded Decimal) DCOR (Decimal Correct) instruction uses both the carry and half carry flags as inputs, but does not change the carry and half carry flags. Also note that the \#12 with the IFBNE instruction represents $28-16$, since the IFBNE operand is modulo 16 (remainder when divided by 16).

BINARY ADDITION:

|  | LD | $\mathrm{X}, \# 16$ |
| :--- | :--- | :--- |
|  | LD | $\mathrm{B}, \# 24$ |
| LOOP: | RC |  |
|  | LD | $\mathrm{A},[\mathrm{X}+]$ |
|  | ADC | $\mathrm{A},[\mathrm{B}]$ |
|  | X | $\mathrm{A},[\mathrm{B}+]$ |
|  | IFBNE | \#12 |
|  | JP | LOOP |
|  | IFC |  |
|  | JP | OVFLOW |

BINARY SUBTRACTION:
$\mathrm{X}, \# 010$
$\mathrm{~B}, \# 018$

LOOP: LD

| SUBC | $A,[B]$ |
| :--- | :--- |
| $X$ | $A,[B+]$ |
| IFBNE | \#12 |
| JP | LOOP |
| IFNC |  |

BCD ADDITION:

|  | LD | X,\#010 |
| :---: | :---: | :---: |
|  | LD | B,\#018 |
|  | RC |  |
| LOOP: | LD | A, [ $\mathrm{X}+$ ] |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | IFBNE | \#12 |
|  | JP | LOOP |
|  | IFC |  |
|  | JP | OVFLOW |

BCD SUBTRACTION:

|  | LD | X,\#16 |
| :--- | :--- | :--- |
|  | LD | $\mathrm{B}, \# 24$ |
| LOOP: | C |  |
|  | LD | A, $[\mathrm{X}+]$ |
|  | SUBC | A, $[\mathrm{B}]$ |
|  | DCOR | A |
|  | X | A,[B+] |
|  | IFBNE | $\# 12$ |
|  | JP | LOOP |
|  | IFNC |  |
|  | JP | NEGRSLT |

```
NO LEADING ZERO
    INDICATES DECIMAL
[X] TO ACC
SUBTRACT [B] FROM ACC
DECIMAL CORRECT RESULT
RESULT TO [B]
IF STILL IN DATA FIELD
    JUMP BACK TO REPEAT LOOP
IF TERMINAL BORROW
    JUMP TO NEGATIVE RESULT
```

The astute observer will notice that these previous additions and subtractions are not "adding machine" type arithmetic operations in that the result replaces the second operand rather than the first. The following program examples illus-
trate "adding machine" type operation where the result replaces the first operand. With subtraction, this entails the result replacing the minuend rather than the subtrahend. Note that the B and X pointers are now reversed.

BINARY ADDITION:

|  | LD | B,\#16 |
| :--- | :--- | :--- |
|  | LD | $\mathrm{X}, \# 24$ |
| LOOP: | RC |  |
| LD | $A,[\mathrm{X}+]$ |  |
|  | ADC | $\mathrm{A},[\mathrm{B}]$ |
|  | X | $\mathrm{A},[\mathrm{B}+]$ |
|  | IFBNE | $\# 4$ |
|  | JP | LOOP |
|  | IFC |  |
| JP | OVFLOW |  |

```
; B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET CARRY TO START
[X] TO ACC
ADD [B] TO ACC
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
    IF TERMINAL CARRY
        JUMP TO OVERFLOW
```


## BINARY SUBTRACTION:

|  | LD | $\mathrm{B}, \# 010$ |
| :--- | :--- | :--- |
|  | LD | $\mathrm{X}, 018$ |
| LOOP: | SC |  |
|  | LD | $\mathrm{A},[\mathrm{X}+]$ |
|  | X | $\mathrm{A},[\mathrm{B}]$ |
|  | SUBC | $\mathrm{A},[\mathrm{B}]$ |
|  | X | $\mathrm{A},[\mathrm{B}+]$ |
|  | IFBNE | $\# 4$ |
|  | JP | LOOP |
|  | IFNC |  |
|  | JP | NEGRSLT |

```
B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET BORROW TO START
[X] TO ACC
EXCHANGE [B] AND ACC
SUBTRACT [B] FROM ACC
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
IF TERMINAL BORROW
        JUMP TO NEGATIVE RESULT
```

BCD ADDITION:

|  | LD | B,\#010 |
| :---: | :---: | :---: |
|  | LD | X,\#018 |
|  | RC |  |
| LOOP: | LD | A, [ $\mathrm{X}+\mathrm{]}$ |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | IFBNE | \#4 |
|  | JP | LOOP |
|  | IFC | ; |
|  | JP | OVFLOW |

```
; B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET CARRY TO START
[X] TO ACC
ADD HEX66 TO ACC
ADD [B] TO ACC
DECIMAL CORRECT RESULT
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
    IF TERMINAL CARRY
        JUMP TO OVERFLOW
```

BCD SUBTRACTION:

| LD | $\mathrm{B}, \# 16$ |
| :--- | :--- |
| LD | $\mathrm{X}, \# 24$ |
| SC |  |
| LD | $\mathrm{A},[\mathrm{X}+]$ |
| X | $\mathrm{A},[\mathrm{B}]$ |
| SUBC | $\mathrm{A},[\mathrm{B}]$ |
| DCOR | A |
| X | $\mathrm{A},[\mathrm{B}+]$ |
| IFBNE | $\# 4$ |
| JP | LOOP |
| IFNC |  |
| JP | NEGRSLT |

```
B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET BORROW TO START
[X] TO ACC
EXCHANGE [B] AND ACC
SUBTRACT [B] FROM ACC
DECIMAL CORRECT RESULT
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
    IF TERMINAL BORROW
        JUMP TO NEGATIVE RESULT
```

Let us now consider a hybrid arithmetic example, where we wish to add five successive bytes of a data table in ROM program memory to a two byte sum, and then subtract the SUM result from a two byte total TOT. Let us further assume
that the ROM table is located starting at program memory address 0401, while SUM and TOT are at RAM data memory locations [1, 0] and [3, 2] respectively, and that we wish to encode the program as a subroutine.

ROM Table:
. = 0401
. Byte 102
. Byte 41
. Byte 31
. Byte 26
. Byte 5
ROM Table Accessed Top Down
SUMLO $=0$
SUMHI $=1$
TOTLO $=2$
TOTHI $=3$

| ARITH1: | LD | X,\#5 | ; SET UP ROM TABLE POINTER |
| :---: | :---: | :---: | :---: |
|  | LD | B,\#0 | ; SET UP SUM POINTER |
| LOOP: | RC |  | ; RESET CARRY TO START ADDITION |
|  | LD | A, X | ; ROM POINTER TO ACC |
|  | LAID |  | ; TABLE VALUE FROM ROM TO ACC |
|  | ADC | A, [B] | ; ADD SUMLD TO ACC |
|  | X | A, [ ${ }^{\text {+ }}$ ] | ; Result to sumlo |
|  | CLR | A | ; CLEAR ACC |
|  | ADC | A, [B] | ; ADD SUMHI TO ACC |
|  | X | A, [B-] | ; RESULT TO SUMHI |
|  | DRSZ | X | ; DECR AND TEST ROM PTR FOR ZERO |
|  | JP | LOOP | Jump back to repeat loop IF X PTR NOT ZERO |
|  | SC |  | ; RESET BORROW TO START SUBTRACTION |
|  | LD | B,\#2 | ; SET UP TOT POINTER |
| LUP: | LD | A, $[\mathrm{X}+$ ] | ; SUBTRAHEND (SUM) TO ACC |
|  | X | A, [B] | ; REVERSE OPERANDS |
|  | SUBC | A, [B] | ; FOR SUBTRACTION |
|  | X | A, [B+] | ; RESULT TO TOT |
|  | IFBNE | \#4 | ; If STILL IN tot field |
|  | JP | LUP | JUMP BACK TO REPEAT LUP |
|  | RET |  | ; RETURN FROM SUBROUTINE |

### 2.0 MULTIPLICATION

The COP800 multiplications are all based on starting the multiplier in the low order end of the double length product space. The high end of the double length product space is initially cleared, and then the double length product is shifted right one bit. The bit shifted out from the low order end represents the low order bit of the multiplier. If this bit is a " 1 ", the multiplicand is added to the high end of the double length product space. The entire shifting process and the conditional addition of the multiplicand to the upper end of the double length product is then repeated. The number of shift cycles is equal to the number of bit positions in the multiplier plus one extra shift cycle. This extra terminal shift cycle is necessary to correctly align the resultant product.
Note that an $M$ byte multiplicand multiplied by an $N$ byte multiplier will result in an $M+N$ byte double length product. However, these multiplication subroutines will only use 2M $+\mathrm{N}+1$ bytes of RAM memory space, since the multiplier initially occupies the low order end of the double length product. The one extra byte is necessary for the shift counter CNTR.
The minimal code ( 28 byte) general multiplication subroutine is shown with two different examples, MY2448 and MY4824. Both examples multiply 24 bits by 48 bits. The MY2448 subroutine uses the 48 -bit operand as the multiplier, and consequently uses minimal RAM as well as minimal program code. The MY4824 subroutine uses the 24-bit operand as the multiplier, and consequently executes considerably faster than the minimal RAM MY2448 subroutine.

| MPY88 | -8 by 8 Multiplication Subroutine |
| :--- | :--- |
|  | -19 Bytes |
|  | -180 Instruction Cycles |
|  | - Minimum Code |
| MLT88 | - Fast 8 by 8 Multiplication Subroutine |
|  | -42 Bytes |
|  | -145 Instruction Cycles |
| VFM88 | - Very Fast 8 by 8 Multiply Subroutine |
|  | -96 Bytes |
| MPY168 | -116 Instruction Cycles |
|  | - Fast 16 by 8 Multiplication Subroutine |
|  | - 36 Bytes |
|  | -230 Instruction Cycles Average |
|  | -254 Instruction Cycles Maximum |

MPY816 (or MPY824, MPY832)

- 8 by 16 (or 24,32 ) Multiply Subroutine
- 22 Bytes
- 589 (or 1065, 1669) Instruction Cycles Average
- 597 (or 1077, 1685) Instruction Cycles Maximum
- Minimum Code, Minimum RAM
- Extendable Routine for MPY8XX by Changing Parameters, with Number of Bytes (22) Remaining a Constant
MPY248 - Fast 24 by 8 Multiplication Subroutine
- 47 Bytes
- 289 Instruction Cycles Average
- 333 Instruction Cycles Maximum

MX1616 - Fast 16 by 16 Multiplication Subroutine

- 39 Bytes
- 498 Instruction Cycles Average
- 546 Instruction Cycles Maximum

MP1616 - 16 by 16 Multiplicand Subroutine

- 29 Bytes
- 759 Instruction Cycles Average
- 807 Instruction Cycles Maximum
- Almost Minimum Code

MY1616 (or MY1624, MY1632)

- 28 Bytes
- 16 by 16 (or 24,32 ) Multiply Subroutine
- 861 (or 1473, 2213) Inst. Cycles Average
- 1029 (or 1725, 2549) Inst. Cycles Maximum
- Minimum Code, Minimum RAM
- Extendable Routne for MY16XX by Changing Parameters, with Number of Bytes (28) Remaining a Constant
Minimal general multiplication subroutine for any number of bytes in multiplicand and multiplier
- 28 Bytes
- Minimum Code
- MY2448 Used as First Example, with Minimum RAM and 4713 Instruction Cycles Average 5457 Instruction Cycles Maximum
- MY4824 Used as Second Example, with Non Minimal RAM and 2751 Instruction Cycles Average 3483 Instruction Cycles Maximum


MLT88-FAST 8 BY 8 MULTIPLICATION SUBROUTINE
42 BYTES
145 INSTRUCTION CYCLES
MULTIPLICAND IN [0] (ICAND)
MULTIPLIER IN [1] (IER)
PRODUCT IN [2,1] (PROD)
MLT88: CNTR,\#3

B,\#2
; LOAD CNTR WITH
; $1 / 3$ OF LENGTH OF
; (MULTIPLIER FIELD + 1)
CLEAR UPPER PRODUCT

A
A, [B-]
A, [B]
A
A, [B-]
A
A, [B]
B,\#2
A, [B]
A
A, [B-]
A, [B]
A
A, [B-]
A
A, [B]
B, \#2
A, [B]
A
A, [B-]
A, [B]
A
A, [B-]
A
CLR
IFC
LD
RC
LD
ADC
;
DRSZ CNTR
JMP
RET ML88LP
; END OF THIRD REPEAT
; DECREMENT AND TEST
; CNTR FOR ZERO
; RETURN FROM SUBROUTINE

VFM88-VERY FAST 8 BY 8 MULTIPLY SUBROUTINE
96 BYTES
116 INSTRUCTION CYCLES

| MULTIPLICAND IN [0] | (ICAND) |
| :--- | :--- |
| MULTIPLIER IN [1] | (IER) |
| PRODUCT IN [2,1] | (PROD) |

VFM88: RC

| LD | $\mathrm{B}, \# 2$ |
| :--- | :--- |
| LD | $[B-], \# 0 \quad ;$ |
| LD | $\mathrm{A},[\mathrm{B}]$ |


| LD | $A,[B]$ |  |
| :--- | :--- | :--- |
| $R R C$ | $A$ | RIGHT SHIFT LOWER |

X A,[B-] ; PRODUCT/MULTIPLIER
CLR A ; CLR ACC AND TEST LOW
IFC ; ORDER MULTIPLIER BI
LD A,[B] ; MULTIPLICAND TO ACC IF

RC
B,\#2 LOW ORDER BIT = 1 ADD MULTIPLICAND TO UPPER PRODUCT
;
ADC
RRC
X
A
RIGHT SHIFT ***
UPPER PRODUCT
LD
RRC
X
A, [B]
A
RIGHT SHIFT LOWER PRODUCT/MULTIPLIER

IFC A, [B-] CLR ACC AND TEST LOW ORDER MULTIPLIER BIT MULTIPLICAND TO ACC IF LOW ORDER BIT $=1$
RC
A, [B] adD MULTIPLICAND TO UPPER PRODUCT *** DELIMITERS REPRESENTS THE PROCESSING FOR ONE MULTIPLIER BIT.


## MPY168-FAST 16 BY 8 MULTIPLICATION SUBROUTINE

## 36 BYTES <br> 230 INSTRUCTION CYCLES AVERAGE

254 INSTRUCTION CYCLES MAXIMUM
MULTIPLICAND IN [1,0] (ICAND)
MULTIPLIER IN [2]
(IER)
PRODUCT IN $[4,3,2]$
MPY168:
LD CNTR,\#
$\begin{array}{ll}\text { RC } \\ \text { LD } & B, \# 4\end{array}$
LD [B-],\#O
[B-],\#0
MP168S
M168LP: RRC A
$\mathrm{A},[\mathrm{B}-]$
A, [B]
A
A, [B-]
X
MP168S :
A, [B]
A
A, [B]
X
IFNC
JP MP168T
RC
LD
B,\#0
A, [B]
B,\#3
A, [B]
ADC
$A,[B]$
B,\#1
A, [B]
B,\#4
A, [B] CNTR M168LP

MP168T:

| LD | B,\#4 |
| :--- | :--- |
| LD | A,[B] |
| DRSZ | CNTR |
| JP | M168LP |
| RET |  |

(PROD)
; LD CNTR WITH LENGTH OF
; MULTIPLIER FIELD + 1
CLEAR
; UPPER PRODUCT
RIGHT SHIFT UPPER
; BYTE OF PRODUCT
RIGHT SHIFT MIDDLE
; BYTE OF PRODUCT
RIGHT SHIFT LOWER PRODUCT/MULTIPLIER TEST LOWER BIT OF MULTIPLIER CLEAR CARRY LOWER BYTE OF MULTIPLICAND TO ACC
ADD LOWER BYTE OF MULTIPLICAND TO MIDDLE BYTE OF PROD UPPER BYTE OF MULTIPLICAND TO ACC ADD UPPER BYTE OF ICAND TO UPPER BYTE OF PROD
DECREMENT CNTR AND JUMP BACK TO LOOP; CNTR CANNOT EQUAL ZERO
HIGH ORDER PRODUCT BYTE TO ACC
DECREMENT AND TEST IF CNTR EQUAL TO ZERO RETURN FROM SUBROUTINE

## MPY816-(OR MPY824, MPY832) 8 BY 16 (OR 24, 32) MULTIPLY SUBROUTINE

## MINIMUM CODE, MINIMUM RAM

22 BYTES
589 (OR 1065, 1669) INSTR. CYCLES AVERAGE
597 (OR 1077, 1685) INSTR. CYCLES MAXIMUM
EXTENDABLE ROUTINE FOR MPY8XX BY CHANGING PARAMETERS, WITH NUMBER OF BYTES (22) REMAINING A CONSTANT.

MULTIPLICAND IN [0]
(ICAND)
MULTIPLIER IN [2,1] FOR 16 BIT (IER)
OR $[3,2,1]$ for 24 BIT
OR $[4,3,2,1]$ for 32 BIT
PRODUCT IN $[3,2,1]$ FOR 16 BIT (PROD)
OR $[4,3,2,1]$ FOR 24 BIT
OR $[5,4,3,2,1]$ FOR 32 BIT

| MPY816: | LD | CNTR,\#17 | ; LD CNTR WITH LENGTH OF MULTIPLIER FIELD + 1 \#17 FOR MPY816 16 BIT (\#25 FOR MPY824 24 BIT) (\#33 FOR MPY832 32 BIT) |
| :---: | :---: | :---: | :---: |
|  | RC |  |  |
|  | LD | B,\#3 | ; \#3 FOR MPY816 |
|  |  |  | ; (\#4 FOR MPY824) |
|  |  |  | ; (\#5 FOR MPY832) |
|  | LD | [B-],\#0 | ; CLEAR UPPER PRODUCT |
| M8XXLP : | LD | A, [B] | FIVE INSTRUCTION |
| M8XXL : | RRC | A | PROGRAM LOOP TO |
|  | X | A, [B-] | RIGHT SHIFT |
|  | IFBNE | \#0 | PRODUCT/MULTIPLIER |
|  | JP | M8XXLP | ; LOOP JUMP BACK |
|  | CLR | A | ; CLR ACC AND TEST LOW |
|  | IFNC |  | ORDER MULTIPLIER BIT |
|  | JP | M8XXT | ; JP IF LOW ORDER BIT $=0$ |
|  | RC |  |  |
|  | LD | B,\#0 |  |
|  | LD | A, [B] | ; MULTIPLICAND TO ACC |
| M8XXT : | LD | B,\#3 | \#3 FOR MPY816 |
|  |  |  | ; (\#4 FOR MPY824) |
|  |  |  | ; (\#5 FOR MPY832) |
|  | ADC | A, [B] | ; ADD MULTIPLICAND TO |
|  |  |  | ; UPPER BYTE OF PRODUCT |
|  | DRSZ | CNTR | DECREMENT AND TEST |
|  | JP | M8XXL | CNTR FOR ZERO |
|  | RET |  | RETURN FROM SUBROUTINE |


| MPY248-FAST 24 BY 8 MULTIPLICATION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 47 BYTES |  |  |  |  |
| 289 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 333 INSTRUCTION CYCLES MAXIMUM |  |  |  |  |
| MULTIPLICAND IN [2,1,0] (ICAND) <br> MULTIPLIER IN $[3]$ (IER) <br> PRODUCT IN $[6,5,4,3]$ (PROD) |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| MPY248 : | LD | CNTR,\#9 |  | LD CNTR WITH LENGTH OF |
|  | RC |  |  | MULTIPLIER FIELD + 1 |
|  | LD | B,\#6 |  |  |
|  | LD | [B-],\#0 |  | CLEAR THREE |
|  | LD | [B-],\#0 | ; | UPPER BYTES |
|  | LD | [B-],\#0 | ; | OF PRODUCT |
|  | JP | MP248S |  | JUMP TO START |
| M248LP: | RRC | A | ; | RIGHT SHIFT HIGH |
|  | X | A, [B-] | ; | ORDER PRODUCT BYTE |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT NEXT LOWER |
|  | X | A, [B-] | ; | ORDER PRODUCT BYTE |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT NEXT LOWER |
|  | X | A, [B-] | ; | ORDER PRODUCT BYTE |
| MP248S : | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT LOW ORDER |
|  | X | A, [B] | ; | PRODUCT/MULTIPLIER |
|  | IFNC |  | , | TEST LOW ORDER |
|  | JP | MP248T | ; | MULTIPLIER BIT |
|  | RC |  |  |  |
|  | LD | B,\#0 | ; | LOAD ACC WITH LOW ORDER |
|  | LD | A, [B] |  | MULTIPLICAND BYTE |
|  | LD | B, \#4 | ; | ADD LOW ORDER ICAND |
|  | ADC | A, [B] | ; | BYTE TO NEXT TO LOW |
|  | X | A, [B] | ; | ORDER PRODUCT BYTE |
|  | LD | B,\#1 |  | LOAD ACC WTIH MIDDLE |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B,\#5 | ; | ADD MIDDLE ICAND BYTE |
|  | ADC | A, [B] | ; | TO NEXT TO HIGH ORDER |
|  | X | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B,\#2 | ; | LOAD ACC WITH HIGH ORDER |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B, \#6 | ; | ADD HIGH ORDER ICAND BYTE |
|  | ADC | A, [B] | ; | TO HIGH ORDER PROD BYTE |
|  | DRSZ | CNTR | ; | DECREMENT CNTR AND JUMP |
|  | JP | M248LP | ; | BACK TO LOOP; CNTR |
|  |  |  | ; | CANNOT EQUAL ZERO |
| MP248T : | LD | B, \#6 |  | HIGH ORDER PRODUCT |
|  | LD | A, [B] | ; | BYTE TO ACC |
|  | DRSZ | CNTR |  | DECREMENT AND TEST |
|  | JMP | M248LP | ; | CNTR FOR ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |


| MX1616-FAST 16 BY 16 MULTIPLICATION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 39 BYTES |  |  |  |  |
| 498 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 546 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
|  | MULTIPLICAND IN [1,0] |  | (ICAND) |  |
|  | MULTIPLIER IN [3,2] |  | (IER) |  |
|  | PRODUCT IN [5,4,3,2] |  | (PROD) |  |
| MX1616: | LD | CNTR,\#17 | ; | LD CNTR WITH LENGTH OF |
|  | RC |  | ; | MULTIPLIER FIELD + 1 |
|  | LD | B,\#5 |  |  |
|  | LD | [B-],\#0 | ; | CLEAR UPPER TWO |
|  | LD | [B-],\#0 | ; | PRODUCT BYTES |
|  | JP | MXSTRT |  | JUMP TO START |
| MX1616L : | RRC | A | ; | RIGHT SHIFT |
|  | X | A, [B-] | ; | UPPER PRODUCT BYTE |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT NEXT LOWER |
|  | X | A, [B-] | ; | PRODUCT BYTE |
| MXSTRT : | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT PRODUCT |
|  | X | A, [B-] | ; | UPPER MULTIPLIER BYTE |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT PRODUCT |
|  | X | A, [B] | ; | LOWER MULTIPLIER BYTE |
|  | IFNC |  | ; | TEST LOW ORDER |
|  | JP | MX1616T | ; | MULTIPLIER BIT |
|  | RC |  |  |  |
|  | LD | B, \#0 | ; | LOAD ACC WITH LOWER |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B,\#4 | , | ADD LOWER ICAND BYTE |
|  | ADC | A, [B] | ; | TO NEXT TO HIGH |
|  | X | A, [B] | ; | ORDER PRODUCT BYTE |
|  | LD | B,\#1 | ; | LOAD ACC WITH UPPER |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B,\#5 | ; | ADD UPPER ICAND BYTE TO |
|  | ADC | A, [B] | ; | HIGH ORDER PRODUCT |
|  | DRSZ | CNTR | ; | DECREMENT CNTR AND JUMP |
|  | JP | MX1616L | ; | BACK TO LOOP; CNTR |
|  |  |  | ; | CANNOT EQUAL ZERO |
| MX1616T: | LD | B,\#5 | ; | HIGH ORDER PRODUCT |
|  | LD | A, [B] | , | BYTE TO ACC |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | MX1616L | ; | CNTR FOR ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |



MY1616 (OR MY1624, MY1632)-16 BY 16 (OR 24, 32) MULTIPLY SUBROUTINE MINIMUM CODE, MINIMUM RAM
28 bytes
861 (OR 1473, 2213) INST. CYCLES AVERAGE 1029 (OR 1725,1473) INST. CYCLES MAXIMUM EXTENDABLE ROUTINE FOR MYIGXX BY CHANGING PARAMETERS, WITH NUMBER OF BYTES (28) REMAINING A CONSTANT
MULTIPLICAND IN [1,0]
MULTIPLIER IN $[3,2]$ FOR 16 BIT (IER) OR [4,3,2] FOR 24 BIT OR [5,4,3,2] FOR 32 BIT
PRODUCT IN $[5,4,3,2]$ FOR 16 BIT
(PROD)
OR [6,5,4,3,2] FOR 24 BIT
OR [7,6,5,4,3,2] FOR 32 BIT

| MY1616: | LD | CNTR,\#17 | ```; LD CNTR WITH LENGTH OF MULTIPLIER FIELD + 1 \#17 FOR MY1616 ; (\#25 FOR MY1624) ; (\#33 FOR MY1632)``` |
| :---: | :---: | :---: | :---: |
|  | LD | B,\#5 | \#5 FOR MY1616 |
|  |  |  | ; (\#6 FOR MY1624) |
|  |  |  | ; (\#7 FOR MY1632) |
|  | LD | [B-],\#0 | ; CLEAR UPPER TWO |
|  | LD | [B-],\#0 | PRODUCT BYTES |
|  | RC |  |  |
| MY16XS : | LD | A, [B] | ; FIVE INSTRUCTION |
|  | RRC | A | PROGRAM LOOP TO |
|  | X | A, [B-] | RIGHT SHIFT |
|  | IfBNE | \#1 | PRODUCT/MULTIPLIER |
|  | JP | M16XS | LOOP JUMP BACK |
|  | IFNC |  | TEST LOW ORDER |
|  | JP | MY16XT | MULTIPLIER BIT |
|  | RC |  |  |
|  | LD | B,\#4 | ; \#4 FOR MY1616 |
|  |  |  | ; (\#5 FOR MY1624) |
|  |  |  | ; (\#6 FOR MY1632) |
|  | LD | X,\#0 | ; LOAD ACC WITH |
| MY16XL : | LD | A, [ $\mathrm{X}+\mathrm{]}$ | MULTIPLICAND BYTES |
|  | ADC | A, [B] | ; ADD MULTIPLICAND T0 |
|  | X | A, [B+] | HI TWO PROD. BYTES |
|  | IFBNE | \#2 | ; LOOP BACK FOR SECOND |
|  | JP | MY16XL | MULTIPLICAND BYTE |
| MY16XT : | LD | B,\#5 | ; \#5 FOR MY1616 |
|  |  |  | ; (\#6 FOR MY1624) |
|  |  |  | ; (\#7 FOR MY1632) |
|  | DRSZ | CNTR | DECREMENT AND TEST |
|  | JP | MY16XS | CNTR EQUAL TO ZERO |
|  | RET |  | RETURN FROM INTERRUPT |

## MY2448-MINIMAL GENERAL MULTIPLICATION SUBROUTINE (28 BYTES)

ANY NUMBER OF BYTES IN MULTIPLICAND
AND MULTIPLIER
FIRST EXAMPLE: (MY2448)
24 BY 48 MULTIPLICATION SUBROUTINE
--28 BYTES
--MINIMAL CODE, MINIMAL RAM
--4713 INSTRUCTION CYCLES AVERAGE
--5457 INSTRUCTION CYCLES MAXIMUM
MULTIPLICAND IN $[2,1,0]$
MULTIPLIER IN $[8,7,6,5,4,3]$
(ICAND)
PRODUCT IN $[11,10,9,8,7,6,5,4,3]$
(IER)
(PROD)
SECOND EXAMPLE: (MY4824)
48 BY 24 MULTIPLICATION SUBROUTINE
--28 BYTES
--MINIMAL CODE, NON MINIMAL RAM
--2751 INSTRUCTION CYCLES AVERAGE
--3483 INSTRUCTION CYCLES MAXIMUM
MULTIPLICAND IN $[5,4,3,2,1,0]$
(ICAND)
MULTIPLIER IN $[8,7,6]$
(IER)
PRODUCT IN $[14,13,12,11,10,9,8,7,6]$ (PROD)

| MY2448 : | ; (OR MY4824) |  | ```; LD CNTR WITH LENGTH OF MULTIPLIER FIELD + 1 ; #49 FOR MY2448 ; (#25 FOR MY4824)``` |
| :---: | :---: | :---: | :---: |
|  |  | CNTR, \#49 |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | LD | B,\#11 | ; TOP OF PROD TO B PTR |
|  |  |  | ; \#ll FOR MY2448 |
|  |  |  | ; (\#14 FOR MY4824) |
| CLRLUP: | LD | [B-],\#0 | ; CLR UNTIL TOP OF IER |
|  | IFBNE | \#8 | \#8 FOR BOTH MY2448 <br> AND MY4824 <br> INITIALIZE CARRY |
|  | JP | CLRLUP |  |
|  | RC |  |  |
| SHFTLP: | LD | A, [B] | ; RIGHT SHIFT PRODUCT |
|  | ADC | A, [B] | AND MULTIPLIER |
|  | X | A, [B-] | UNTIL TOP OF ICAND |
|  | IFBNE | \#2 | \#2 FOR MY2448 <br> (\#5 FOR MY4824) |
|  | JP | SHFTLP |  |
|  | IFNC |  | TEST LOW ORDER MULTIPLIER BIT |
|  | JP | MYTEST |  |
|  | LD | B,\#9 | ; TOP OF IER + 1 TO B PTR |
|  | LD | X,\#0 | ; START OF ICAND TO X PTR |
|  | RC |  |  |
| ADDLUP: | LD | A, [ $\mathrm{X}+$ ] | ; ADD MULTIPLICAND TO TOP |
|  | ADC | A, [B] | OF PRODUCT ABOVE |
|  | X | A, [B+] | MULTIPLIER UNTIL TOP |
|  | IFBNE | \#12 | OF PRODUCT + 1 |
|  | JP | ADDLUP | ; \#12 FOR MY2448 |
|  |  |  | ; (\#15 FOR MY4824) |
| MYTEST : | LD | B,\#11 | ; TOP OF PROD TO B PTR |
|  |  |  | ; \#ll FOR MY2448 |
|  |  |  | ; (\#14 FOR MY4824) |
|  | DRSZ | CNTR | ; DECREMENT AND TEST |
|  | JP | SHFTLP | CNTR FOR ZERO |
|  | RET |  | ; RETURN FROM SUBROUTINE |

### 3.0 DIVISION

The COP 800 divisions are all based on shifting the dividend left up into a test field equal in length to the number of bytes in the divisor. The divisor is resident immediately above this test field. After each shift cycle of the dividend into the test field, a trial subtraction is made of the test field minus the divisor. If the divisor is found equal to or less than the contents of the test field, then the divisor is subtracted from the test field and a 1's quotient digit is recorded by setting the low order bit of the dividend field. The dividend and test field left shift cycle is then repeated. The number of left shift cycles is equal to the number of bit positions in the dividend. The quotient from the division is formed in the dividend field, while the remainder from the division is resident in the test field.
Note that an M byte dividend divided by an N byte divisor will result in an M byte quotient and an N byte remainder. These division algorithms will use $M+2 N+1$ bytes of RAM memory space, since the test field is equal to the length of the divisor. The one extra byte is necessary for the shift counter CNTR.
In special cases where the dividend has an upper bound and the divisor has a lower bound, the upper bytes of the dividend may be used as the test field. One example is shown (DV2815), where a 28 bit dividend is divided by a 15 -bit divisor. The dividend is less than 2**28 (upper nibble of high order byte is zero), while the divisor is greater than $2^{* *} 12$ (4096) and less than $2^{* *} 15$ (32768). In this case, the upper limit for the quotient is $2^{* *} 28 / 2^{* *} 12$, which indicates a 16 -bit quotient ( $2^{* *} 16$ ) and a 15 -bit remainder. Consequently, the upper two bytes of the dividend may be used as the test field for the remainder, since the divisor is greater than the test field (upper two bytes of the 28 -bit dividend) initially.
The minimal code ( 40 byte) general division subroutine is shown with the example DV3224, which divides a 32 bit dividend by a 24 bit divisor.

| DIV88 | -8 by 8 Division Subroutine |
| :---: | :--- |
|  | -24 Bytes |
|  | -201 Instruction Cycles Average |
|  | -209 Instruction Cycles Maximum |
|  | Minimum code |
| DV88 | - Fast 8 by 8 Division Subroutine |
|  | -28 Bytes |
|  | -194 Instruction Cycles Average |
|  | -202 Instruction Cycles Maximum |
| FDV88 | - Very Fast 8 by 8 Division Subroutine |
|  | -131 Bytes |
|  | -146 Instruction Cycles Average |
|  | -159 Instruction Cycles Maximum |
| DiV168 (or DIV248, DIV328) |  |
|  | -16 (or 24, 32) by 8 Division Subroutine |
|  | -26 Bytes |
|  | -649 (or 1161, 1801) Instruction |
|  | Cycles Average |
|  | -681 (or 1209,1865) Instruction |
|  | Cycles Maximum |
|  | - Minimum Code |
|  | - Extendable Routine for DIVXX8 by |
| Changing Parameters, with Number |  |
| of Bytes (26) Remaining a Constant |  |

DIV88-8 BY 8 DIVISION SUBROUTINE
MINIMUM CODE
24 BYTES
201 INSTRUCTION CYCLES AVERAGE
209 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN [0] (DD)
DIVISOR IN [2] (DR)
QUOTIENT IN [0] (QUOT)
REMAINDER IN [1] (TEST FIELD)

| DIV88: | ID | CNTR,\#8 | ; | LOAD CNTR WITH LENGTH |
| :---: | :---: | :---: | :---: | :---: |
|  | ID | B,\#1 | ; | OF DIVIDEND FIELD |
|  | LD | [B],\#0 | ; | CLEAR TEST FIELD |
| DIV88S | RC |  |  |  |
|  | LD | B,\#0 |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT TEST FIELD |
|  | X | A, [B] |  |  |
|  | LD | A, [B+] | ; | TEST FIELD TO ACC |
|  | SC |  | ; | TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | ; | FROM TEST FIELD |
|  | IFNC |  | ; | TEST IF BORROW |
|  | JP | DIV88B | ; | FROM SUBTRACTION |
|  | LD | B, \#1 | ; | SUBTRACTION RESULT |
|  | X | A, [B-] | ; | TO TEST FIELD |
|  | SBIT | 0, [B] | ; | SET QUOTIENT BIT |
| DIV88B: | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | DIV88S | ; | CNTR FOR ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |

DV88-FAST 8 BY 8 DIVISION SUBROUTINE
28 BYTES
194 INSTRUCTION CYCLES AVERAGE 202 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN [0] (DD)

DIVISOR IN [2] (DR)
QUOTIENT IN [0] (QUOT)
REMAINDER IN [1] (TEST FIELD)

DV88:
LD
LD [B-],\#O ; CLEAR TEST FIELD
RC
DV88S :
LD A,[B]
$\mathrm{ADC} \quad \mathrm{A},[\mathrm{B}]$
$\mathrm{X} \quad \mathrm{A},[\mathrm{B}+]$

LD $A,[B]$
ADC A,[B]
$X \quad A,[B]$
A, $[B+]$
LeFI SHIFT TEST FIELD

SC SUBC

A, [B]
; TEST SUBTRACT DIVISOR
; FROM TEST FIELD

IFNC ; TEST IF BORROW
JP DV88B ; FROM SUBTRACTION
LD B,\#l ; SUBTRACTION RESULT

X A,[B-] ; TO TEST FIELD
SBIT $0,[B]$; SET QUOTIENT BIT
RC
DRSZ CNTR ; DECREMENT AND TEST
JP DV88S

CNTR FOR ZERO RETURN FROM SUBROUTINE
DV88B:
LD B,\#O
DRSZ CNTR
JP DV88S
DECREMENT AND TEST
CNTR FOR ZERO
RET
RETURN FROM SUBROUTINE


```
DIV168-16 (OR 24, 32) BY 8 DIVISION SUBROUTINE
    MINIMUM CODE
    26 BYTES
    649 (or ll61,1801) INST. CYCLES AVERAGE
    681 (or 1209,1865) INST. CYCLES MAXIMUM
    EXTENDABLE ROUTINE FOR DIVXX8 BY CHANGING
    PARAMETERS, WITH NUMBER OF BYTES (26)
    REMAINING A CONSTANT
    DIVIDEND IN [1,0] FOR 16 BIT
                                (DD)
        OR [2,1,0] FOR 24 BIT
        OR [3,2,1,0] FOR 32 BIT
    DIVISOR IN [3] FOR 16 BIT
                                (DR)
        OR [4] FOR 24 BIT
        OR [5] FOR 32 BIT
    QUOTIENT IN [1,0] FOR 16 BIT
        OR [2,1,0] FOR 24 BIT
        OR [3,2,1,0] FOR 32 BIT
    REMAINDER IN [2] FOR 16 BIT (TEST FIELD)
        OR [3] FOR 24 BIT
        OR [4] FOR 32 BIT
DIV168: LD CNTR,#16 ; LOAD CNTR WITH LENGTH
                                OF DIVIDEND FIELD
                                ; #l6 FOR DIV168
                                ; (#24 FOR DIV248)
                                ; (#32 FOR DIV328)
    LD B,#Z ; (#3 FOR DIV168)
        ; (#3 FOR DIV248)
        ; (#4 FOR DIV328)
    LD [B],#0 ; CLEAR TEST FIELD
DVXX8L:
DXX8LP: LD A,#[B] ; LEFT SHIFT DIVIDEND
    ADC A,[B] ; AND TEST FIELD
    X A,[B+]
    IFBNE # #3 m ; #3 FOR DIV168 
    JP DXX8LP ; (#4 FOR DIV248)
    LD A,[B-] ; DIVISOR TO ACCUMULATOR
    IFC ; TEST IF BIT SHIFTED OUT
    JP DVXX8S ; OF TEST FIELD***
    IFGT A,[B] ; TEST DIVISOR GREATER
    JP DVXX8T ; THAN REMAINDER
    SC ;
DVXX8S: X
SUBC
X
LD
    LD [ B,#O [ SET QUOTIENT BIT
    REMAINDER TO ACC
    SUBTRACT DIVISOR
    FROM REMAINDER
DVXX8T: DRSZ CNTR ; DECREMENT AND TEST
    JP DVXX8I ; CNTR FOR ZERO
    RET ; RETURN FROM SUBROUTINE
;
;
; *** SPECIAL CASE FOR DIVISION WHERE NUMBER OF BXTES
    IN DIVIDEND IS GREATER THAN NUMBER OF BYTES IN DIVISOR, AND
    DIVISOR CONTAINS A HIGH ORDER I'S BIT. THE SHIFTED DIVIDEND
    MAY CONTAIN A HIGH ORDER I'S BIT IN THE TEST FIELD AND
    YET BE SMALLER THAN THE DIVISOR SO THAT NO SUBTRACTION
    OCCURS. iN THIS CASE A I'S BIT WILL BE SHIFTED OUT OF
        THE TEST FIELD AND AN OVERRIDE SUBTRACTION MUST BE PERFORMED
```


## FDV168-FAST 16 BY 8 DIVISION SUBROUTINE

35 BYTES
481 INSTRUCTION CYCLES AVERAGE
490 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN [1,0] (DD)
DIVISOR IN [3]
QUOTIENT IN $[1,0]$
REMAINDER IN [2]
(DR)
(QUOT)
(TEST FIELD)

| FDV168: | LD | CNTR,\#16 | ; | LOAD CNTR WITH LENGTH |
| :---: | :---: | :---: | :---: | :---: |
|  | LD | B,\#3 | ; | OF DIVIDEND FIELD |
|  | LD | [B],\#0 | ; | CLEAR TEST FIELD |
| FD168S: | LD | B,\#0 |  |  |
| FD168L: | RC |  |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND LO |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND HI |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
| $\cdots$ | ADC | A, [B] | ; | LEFT SHIFT TEST FIELD |
|  | X | A, [B] |  |  |
|  | LD | A, [B+] | ; | TEST FIELD TO ACC |
|  | IFC |  | ; | TEST IF BIT SHIFTED OUT |
|  | JP | FDl68B | ; | OF TEST FIELD*** |
|  | SC |  | ; | TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | ; | FROM TEST FIELD |
|  | IFNC |  | ; | TEST IF BORROW |
|  | JP | FD168T | ; | FROM SUBTRACTION |
| FD168R: | LD | B, \#2 | ; | SUBTRACTION RESULT |
|  | X | A, [B] | ; | TO TEST FIELD |
|  | LD | B, \#0 |  |  |
|  | SBIT | 0, [B] | ; | SET QUOTIENT BIT |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FDI68L | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD168T: | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FDl68S | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD168B : | SUBC | A, [B] | ; | SUBTRACT DIVISOR FROM |
|  | JP | FD168R | ; | TEST FIELD*** |

## FDV248-FAST 24 BY 8 DIVISION SUBROUTINE

38 BYTES
813 INSTRUCTION CYCLES AVERAGE
826 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN $[2,1,0]$ (DD)
DIVISOR IN [4] (DR)
QUOTIENT IN $[2,1,0]$ (QUOT)
REMAINDER IN [3] (TEST FIELD)

| FDV248: | LD | CNTR,\#24 | ; | LOAD CNTR WITH LENGTH |
| :---: | :---: | :---: | :---: | :---: |
|  | LD | B, \#4 | ; | OF DIVIDEND FIELD |
|  | LD | [B],\#0 | ; | CLEAR TEST FIELD |
| FD248S : | LD | B, \#0 |  |  |
| FD248L : | RC |  |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND LO |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LeFT SHIFT DIVIDEND MID |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND HI |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT TEST FIELD |
|  | X | A, [B] |  |  |
|  | LD | A, [B+] |  |  |
|  | IFC |  | ; | TEST IF BIT SHIFTED OUT |
|  | JP | FD248B | ; | OF TEST FIELD *** |
|  | SC |  | ; | TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | ; | FROM TEST FIELD |
|  | IFNC |  | ; | TEST IF BORROW |
|  | JP | FD248T | ; | FROM SUBTRACTION |
| FD248R: | LD | B,\#3 | ; | SUBTRACTION RESULT |
|  | X | A, [B] | ; | TO TEST FIELD |
|  | LD | B, \#0 |  |  |
|  | SBIT | $0,[B]$ | ; | SET QUOTIENT BIT |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FD248L | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD248T: | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FD248S | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD248B : | SUBC | A, [B] | ; | SUBTRACT DIVISOR FROM |
|  | JP | FD248R | , | TEST FIELD *** |



| DX1616-FAST 16 BY 16 DIVISION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 53 BYTES |  |  |  |  |
| 638 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 678 INSTRUCTION CYCLES MAXIMUM |  |  |  |  |
| DIVIDEND IN [1,0] |  |  | (DD) |  |
|  | DIVISOR IN [5,4] |  | (DR |  |
|  | QUOTIENT IN [1,0] |  | (QUOT) |  |
|  | REMAINDER IN [3,2] |  | (TEST FIELD) |  |
| DX1616: | LD | CNTR,\#16 | ; | LOAD CNTR WITH LENGTH |
|  | LD | B, \#5 | ; | OF DIVIDEND FIELD |
|  | LD | A, [B] | ; | REPLACE DIVISOR WITH |
|  | XOR | A, \#OFF | ; | 1'S COMPLEMENT OF |
|  | X | A, [B-] | ; | DIVISOR TO ALLOW |
|  | LD | A, [B] | ; | OPTIONAL ADDITION OF |
|  | XOR | A, \#OFF | ; | DIVISOR'S COMPLEMENT |
|  | X | A, [B-] | ; | IN MAIN PROG. LOOP |
|  | LD | [B-],\#0 | ; | CLEAR |
|  | LD | [B],\#0 | ; | . TEST FIELD |
| $\begin{aligned} & \text { DX616S: } \\ & \text { DX616L: } \end{aligned}$ | LD | B, \#O |  |  |
|  | RC |  |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] |  | LEFT SHIFT DIVIDEND LO |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] |  | LEFT SHIFT DIVIDEND HI |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] |  | LEFT SHIFT TEST FIELD LO |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT TEST FIELD HI |
|  | X | A, [B+] |  |  |
|  | SC |  |  |  |
|  | LD | A, [B] | ; | DIVISORX (DRX) LO TO ACC |
|  | ID | B,\#2 | ; | (1'S COMPLEMENT) |
|  | ADC | A, [B] |  | ADD REM LO TO DRX LO |
|  | LD | B, \#5 |  |  |
|  | ID | A, [B] | ; | DIVISORX (DRX) HI TO ACC |
|  | LD | B, \#3 | ; | (1'S COMPLEMENT) |
|  | ADC | A, [B] | ; | ADD REM HI TO DRX HI |
|  | IFNC |  | ; | TEST IF NO CARRY FROM |
|  | JP | DX616T | ; | l's COMPL.ADDITION |
|  | X | A, [B+] |  | RESULT TO REM HI |
|  | LD | A, [B] |  | DRX LO TO ACCUMULATOR |
|  | LD | B, \#2 |  |  |
|  | ADC | A, [B] | ; | ADD REM LO TO DRX LO |
|  | X | A, [B] | ; | RESULT TO REM LO |
|  | LD | B, \#0 |  |  |
|  | SBIT | O, [B] | ; | SET QUOTIENT BIT |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | DX616L | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| DX616T: | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JMP | DX616S | ; | CNTR FOR ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |

## DV2815-FAST 28 BY 15 DIVISION SUBROUTINE

WHERE THE DIVIDEND IS LESS THAN $2^{* * 28}$
AND THE DIVISOR IS GREATER THAN $2 * * 12$ (4096) AND LESS THAN $2 * * 15$ (32768)
43 BYTES
640 INSTRUCTION CYCLES AVERAGE
696 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN [3,2,1,0] (DD)
DIVISOR IN [5,4] (DR)
QUOTIENT IN [1,0] (QUOT)
REMAINDER IN $[3,2]$ (TEST FIELD)

| DV2815: | LD | CNTR,\#16 | ; | LOAD CNTR WITH LENGTH OF | QUOTIENT FIELD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2815S: | LD | B,\#0 |  |  |  |
| D2815L: | RC |  |  |  |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT LOWER |  |
|  | X | A, [B+] | ; | BYTE OF DIVIDEND |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT NEXT HIGHER |  |
|  | X | A, [B+] | ; | BYTE OF DIVIDEND |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT NEXT HIGHER |  |
|  | X | A, [B+] | ; | BYTE OF DIVIDEND |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT UPPER |  |
|  | X | A, [B-] | ; | BYTE OF DIVIDEND |  |

NOTE THAT WITH A 16 BIT DIVISOR (DIV 2816) SUBROUTINE, A TEST FOR A HIGH ORDER BIT SHIFTED OUT OF THE TEST FIELD WOULD BE NECESSARY AT THIS POINT. IFC
JP SUBTRMD ; SUBTRACT REM MINUS DR
the presence of this carry would require that the divisor be subtracted FROM THE REMAINDER AS SHOWN WITH THE DIVI68*** SUBROUTINE.

| LD | A, [B] | REM LOWER BYTE TO ACC |
| :---: | :---: | :---: |
| SC |  | TEST SUBTRACT LOWER |
| LD | B,\#4 | BYTE OF DR FROM |
| SUBC | A, [B] | LOWER BYTE OF REM |
| LD | B,\#3 | TEST SUBTRACT UPPER |
| LD | A, [B] | BYTE OF DIVISOR |
| LD | B,\#5 | FROM UPPER BYTE |
| SUBC | A, [B] | OF REMAINDER |
| IFNC |  | TEST IF BORROW |
| JP | D2815T | FROM SUBTRACTION |
| LD | B,\#3 | UPPER BYTE OF RESULT |
| X | A, [B+] | TO UPPER BYTE OF REM |
| LD | A, [B] | DR LOWER BYTE TO ACC |
| LD | B,\#2 | SUBTRACT LOWER BYTE |
| X | A, [B] | OF DIVISOR FROM |
| SUBC | A, [B] | LOWER BYTE OF |
| X | A, [B] | REMAINDER |
| LD | B, \#0 |  |
| SBIT | $0,[B]$ | SET QUOTIENT BIT |
| DRSZ | CNTR | DECREMENT AND TEST |
| JMP | D2815L | CNTR FOR ZERO |
| RET |  | RETURN FROM SUBROUTINE |
| DRSZ | CNTR | DECREMENT AND TEST |
| JMP | D2815S | CNTR FOR ZERO |
| RET |  | RETURN FROM SUBROUTINE |

DX3216—FAST 32 BY 16 DIVISION SUBROUTINE
70 BYTES
1510 INSTRUCTION CYCLES AVERAGE
1590 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN $[3,2,1,0]$ (DD)
DIVISOR IN [7,6]
QUOTIENT IN $[3,2,1,0]$
(QUOT)
REMAINDER IN $[5,4]$
DX3216:

| LD | CNTR,\#32 |
| :--- | :--- |
| ID | $B, \# 7$ |
| LD | $A,[B]$ |
| XOR | $A, \# 0 F F$ |
| $X$ | $A,[B-]$ |
| LD | $A,[B]$ |
| XOR | $A, \# 0 F F$ |
| $X$ | $A,[B-]$ |
| LD | $[B-], \# 0$ |
| LD | $[B], \# 0$ |
| LD | $B, \# 0$ |
| RC |  |

; LOAD CNTR WITH LENGTH
OF DIVIDEND FIELD
REPLACE DIVISOR WITH I'S COMPLEMENT OF DIVISOR TO ALIOW OPTIONAL ADDITION OF
DIVISOR'S COMPLEMENT
IN MAIN PROG. LOOP CLEAR
TEST FIELD

A, [B]
A, $[\mathrm{B}] \quad$; LEFT SHIFT DIVIDEND LO
$\mathrm{A},[\mathrm{B}+]$
$\mathrm{A},[\mathrm{B}]$
A, [B]
; LEFT SHIFT NEXT HIGHER
$\mathrm{A},[\mathrm{B}+]$; DIVIDEND BYTE
A, [B]
$\mathrm{A},[\mathrm{B}+]$; LEFT SHIFT NEXT HIGHER
$\mathrm{A},[\mathrm{B}+]$; DIVIDEND BYTE
X
ADC
A, [B]
A, [B]
; LEFT SHIFT DIVIDEND HI
$\begin{array}{ll}X & A,[B+] \\ L D & A,[B]\end{array}$
; LEFT SHIFT TST FIELD LO

| X | $\mathrm{A},[\mathrm{B}]$ |
| :--- | :--- |
| ID | $\mathrm{A},[\mathrm{B}]$ |

A, [B]
$A,[B]$; LEFT SHIFT TST FIELD HI
$X \quad A,[B+$
DX326B
; **TEST IF BIT SHIFTED
; ** OUT OF TEST FIELD
A,[B] ; DVSORX (DRX) LO TO ACC
B,\#4 ; (1'S COMPLEMENT)
A,[B] ; ADD REM LO TO DRX LO
$\begin{array}{ll}B, \# 7 \\ A,[B] & \text {; DVSORX (DRX) HI TO ACC }\end{array}$
B,\#5 ; (1'S COMPLEMENT)
ADD REM HI TO DRX HI
TEST IF NO CARRX FROM

> I'S COMPL. ADDITION

RESULT TO REM NI
; DRX LO TO ACCUMULATOR
DX326R: ADC
X
LD

| DX326T: | JMP |
| :---: | :---: |
|  | RET |
|  | DRSZ |
|  | JMP |
|  | RET |

DX326
$\mathrm{A},[\mathrm{B}+]$;
$\mathrm{A},[\mathrm{B}]$
A, [B]
; ADD REM LO TO DRX LO
; ** ADD REM HI TO DRX HI
; RESULT TO REM LO
; ** RESULT TO REM HI
; SET QUOTIENT BIT
; DECREMENT AND TEST
CNTR FOR ZERO
RETURN FROM SUBROUTINE
DECREMENT AND TEST CNTR FOR ZERO
RETURN FROM SUBROUTINE
DX326B:
LD
LD
ADC

A, [B]
** REM LO TO ACC
** B PTR TO DRX LO
** ADD DRX LO TO REM LO
** RESULT TO REM LO
**
** DRX HI TO ACC
** B PTR TO REM HI
** THESE INSTRUCTIONS UNNECESSARY IF DIVISOR
LESS THAN 2**15 (DX3215 SUBROUTINE)

MINIMAL GENERAL DIVISION SUBROUTINE (40 BYTES)
ANY NUMBER OF BYTES IN DIVIDEND AND DIVISOR
DV3224 SERVES AS EXAMPLE
32 BY 24 DIVISION SUBROUTINE
--40 BYTES
--MINIMAI CODE
--3879 INSTRUCTION CYCLES AVERAGE
--4535 INSTRUCTION CYCLES MAXIMUM

DIVIDEND IN [3,2,1,0]
(DD) DIVISOR IN $[9,8,7]$ QUOTIENT IN $[3,2,1,0]$ REMAINDER IN $[6,5,4]$

| DV3224: | LD | CNTR,\#32 | ; LOAD CNTR WITH LENGTH |
| :--- | :--- | :--- | :--- |
|  | LD | B,\#6 | ; OF DIVIDEND FIELD |
| CLRLUP: | ID | $[B-], \# 0$ | ; CLEAR TEST FIELD |
|  | IFBNE | $\# 3$ | TOP OF DIVIDEND FIELD |

(DR)
(QUOT)
(TEST FIELD)

DVSHFT: RC
SHFTLP: ID B,\#0
SHFTIP: ID A,[B]

|  | ADC | A, [B] | ; LEFT SHIFT DIVIDEND |
| :---: | :---: | :---: | :---: |
|  | X | A, [B+] | AND TEST FIELD |
|  | IFBNE | \#7 | ; BOTTOM OF DR FIELD |
|  | JP | SHFTLP |  |
|  | IFC |  | ; TEST IF BIT SHIFTED |
|  | JP | DVSUBT | ; *** OUT OF TEST FIELD |
|  | SC |  | ; RESET BORROW |
|  | LD | X,\#4 |  |
| TSTLUP: | LD | A, [ $\mathrm{X}+$ ] | ; TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | FROM TEST FIELD |
|  | LD | A, $[\mathrm{B}+]$ | ; INCREMENT B POINTER |
|  | IFBNE | \#10 | ; TOP OF DIVISOR + 1 |
|  | JP | TSTLUP |  |
|  | IFNC |  | TEST IF BORROW |
|  | JP | DVTEST | FROM SUBTRACTION |
|  | LD | B, \#7 |  |
| DVSUBT: | LD | X,\#4 |  |
| SUBTLP: | LD | A, [X] | ; SUBTRACT DIVISOR |
|  | SUBC | A, [B] | FROM REMAINDER |
|  | X | A, [ $\mathrm{X}+$ ] | ; IN TEST FIELD |
|  | LD | A, [B+] | ; INCREMENT B POINTER |
|  | IFBNE | \#10 | ; TOP OF DIVISOR + l |
|  | JP | SUBTLP |  |
|  | LD | B,\#0 |  |
|  | SBIT | O, [B] | ; SET QUOTIENT BIT |
| DVTEST: | DRSZ | CNTR | ; DECREMENT AND TEST |
|  | JP | DVSHFT | ; CNTR FOR ZERO |
|  | RET |  | ; RETURN FROM SUBROUTINE |


| --40 BYTES |
| :--- |
| $--M I N I M A I ~ C O D E ~$ |
|  |
| -3879 INSTRUCTION CYCLES AVERAGE |
|  |
| -4535 INSTRUCTION CYCLES MAXIMUM |

4.0 DECIMAL (PACKED BCD)/BINARY CONVERSION<br>Subroutines For Two Byte Conversion:<br>DECBIN - Decimal (Packed BCD) to Binary<br>- 24 Bytes ***<br>- 1030 Instruction Cycles<br>FDTOB - Fast Decimal (Packaged BCD) to Binary<br>- 76 Bytes<br>- 92 Instruction Cycles<br>BINDEC - Binary to Decimal (Packed BCD)<br>- 25 Bytes ***<br>- 856 Instruction Cycles

$$
\begin{array}{ll}
\text { FBTOD } & \text { - Fast Binary to Decimal (Packed BCD) } \\
& \text {-59 Bytes } \\
& \text { - } 334 \text { Instruction Cycles } \\
\text { VFBTOD } & \text { - Very Fast Binary to Decimal (Packed BCD) } \\
& -189 \text { Bytes } \\
& \text { - } 144 \text { Instruction Cycles Average } \\
& -208 \text { Instruction Cycles Maximum }
\end{array}
$$

***These subroutines extendable to multiple byte conversion by simply changing parameters within subroutine as shown, with number of bytes in subroutine remaining constant.

## DECBIN—Decimal (Packed BCD) to Binary

This 24 byte subroutine represents very minimal code for translating a packed $B C D$ decimal number of any length to binary.

## ALGORITHM:

The binary result is resident just below the packed BCD decimal number. During each cycle of the algorithm, the decimal operand and the binary result are shifted right one bit position, with the low order bit of the decimal operand shifting down into the high order bit position of the binary field. The residual decimal operand is then tested for a high order bit in each of its nibbles. A three is subtracted from each nibble in the BCD operand space that is found to contain a high order bit equal to one. (This process effectively right shifts the BCD operand one bit position, and then corrects the result to BCD format.) The entire cycle is then repeated, with the total number of cycles being equal to the number of bit positions in the decimal field.
16 Bit: Binary $\operatorname{IN}[1,0]$
Packed BCD in [3, 2]
24 Bit: Binary in [2, 1, 0]
Packed BCD in [5, 4, 3]
32 Bit: Binary in $[3,2,1,0]$
Packed BCD in [7, 6, 5, 4]
24 Bytes
1030 Instruction Cycles (16 Bit)

| DECBIN: | LD | CNTR,\#16 | ```LOAD CNTR WITH NUMBER OF BIT POSITIONS IN BCD FIELD #l6 FOR l6 BIT (2 BYTE) #'S 24/32 FOR 24/32 BIT``` |
| :---: | :---: | :---: | :---: |
| DB1: | LD | B,\#3 | \#'S 5/7 FOR 24/32 BIT |
|  | RC |  |  |
| DB2: | LD | A, [B] | PROGRAM LOOP TO |
|  | RRC | A | RIGHT SHIFT |
|  | X | A, [B-] | DECIMAL (BCD) AND |
|  | IFBNE | \#OF | BINARY FIELDS. |
|  | JP | DB2 | LOOP JUMP BACK |
|  | LD | B,\#3 | \#'S 5/7 FOR 24/32 BIT |
|  | SC |  | SET CARRY FOR SUBTRACT |
| DB3: | LD | A, [B] | TEST HIGH ORDER BITS |
|  | IFBIT | 7, [B] | OF BCD NIBBLES, AND |
|  | SUBC | A,\#030 | SUBTRACT A THREE |
|  | IFBIT | 3, [B] | FROM EACH NIBBLE IF |
|  | SUBC | A,\#3 | HIGH ORDER BIT OF |
|  | X | A, [B-] | NIBBLE IS A ONE |
|  | IFBNE | \#1 | \#'S 2/3 FOR 24/32 BIT |
|  | JP | DB3 | LOOP BACK FOR MORE BCD BYTES |
|  | DRSZ | CNTR | DECREMENT AND TEST IF |
|  | JP | DB1 | CNTR EQUAL TO ZERO |
|  | RET |  | RETURN FROM SUBROUTINE |

## FDTOB-FAST DECIMAL (PACKED BCD) TO BINARY

BCD Format: $\quad$ Four Nibbles $-W, X, Y, Z$, with $W=H i$ Order Nibble
${ }^{* * *}[1]=16 W+X$
${ }^{* * *}[0]=16 Y+Z$

Algorithm: $\quad$ Binary Result is equal to $100(10 \mathrm{~W}+\mathrm{X})+(10 \mathrm{Y}+\mathrm{Z})$
BCD IN [1, 0] ***
Temp in [2]
Binary in $[4,3]$
76 Bytes
92 Instruction Cycles
FDTOB: $\quad \mathrm{RC}$
LD
LD
AND
RRC
X
RRC
RRC
ADD
$X \quad A,[B-]$
LD AND ADC X LD ADC X ADC LD
X

A, [B+]
16W + X
; EXTRACT 16W
; 8 W
; 8W TO TEMP
; 4W

- $2 W$
; $2 W+8 W=10 W$
; 10W TO TEMP
; $16 \mathrm{~W}+\mathrm{X}$
; EXTRACT X
; 10W + X
; $10 \mathrm{~W}+\mathrm{X}$ TO TEMP
; 2.(10W + X)
; 2. $(10 W+X)$ TO TEMP
; 3. (10W + X)
; $\quad=16 P+Q$
CLR A,
IFC
LD A,\#010 ; 16C T0 A (C = CARRY)
X
LD SWAP
X
LD AND ADD X
LD AND X LD ADC

A, [B-]
A, [B]
A
A, [B]
A, [B+]
A, \#0F
A, [B]
$\mathrm{A},[\mathrm{B}-]$
A, [B]
A, \#OFO
$\mathrm{A},[\mathrm{B}-]$
$16 P+Q T 0$ [3]

```
16C TO A (C = CARRY)
; 16C TO [4]
; 16P +Q
l6Q+P
; 16Q + P TO [3]
; 16Q + P
E EXTRACT P
16C + P
16C + P T0 [4]**
16Q + P
; EXTRACT 16Q
; 16Q T0 [3]**
; 2.(10W + X)
; 2.(10W + X) + 16Q
```



## BINDEC-Binary to Decimal (Packed BCD)

This 25 byte subroutine represents very minimal code for translating a binary number of any length to packed BCD decimal.

## ALGORITHM:

The packed BCD decimal result is resident just above the binary number. A sufficient number of bytes must be allowed for the BCD result. During each cycle of the algorithm the binary number is shifted left one bit position. The packed BCD decimal result is also shifted left one bit position, with the high order bit of the binary field being shifted up into the low order bit position of the BCD field. The shifted result in the BCD field is decimal corrected by using the DCOR instruction. Note that for addition an "ADD A, \#066" instruction must be used in conjunction with the DCOR (Decimal Correct) instruction. The entire cycle is then repeated, with the total number of cycles being equal to the number of bit positions in the binary field.

| 16 Bit: | Binary in $[1,0]$ <br>  <br> 24 Bit: |
| :---: | :--- |
| Packed BCD in $[4,3,2]$ |  |
| 32 Binary in $[2,1,0]$ |  |
|  | Packed BCD in $[6,5,4,3]$ |
| 25 Bytes | Binary in $[3,2,1,0]$ |
| 856 Instructions Cycles (16 Bit) |  |


| BINDEC : | LD | CNTR,\#16 | LOAD CNTR WITH NUMBER OF BIT POSITIONS <br> IN BINARY FIELD <br> \#16 FOR 16 BIT (2 BYTE) <br> \#'S 24/32 FOR 24/32 BIT |
| :---: | :---: | :---: | :---: |
|  | RC |  |  |
|  | LD | B, \#2 | \#'S 3/4 FOR 24/32 BIT |
| BDI: | LD | [B+],\#0 | CLEAR BCD FIELD |
|  | IFBNE | \#5 | \#'S 7/9 FOR 24/32 BIT |
|  | JP | BD1 | JUMP BACK FOR CLR LOOP |
| BD2: | ID | B, \#0 |  |
| BD3: | LD | A, [B] | PROGRAM LOOP TO |
|  | ADC | A, [B] | LEFT SHIFT |
|  | X | A, $[\mathrm{B}+]$ | BINARY FIELD |
|  | IFBNE | \#2 | \#'S 3/4 FOR 24/32 BIT |
|  | JP | BD3 | JUMP BACK FOR SHIFT LOOP1 |
| BD4: | LD | A, [B] | PROGRAM LOOP TO |
|  | ADD | A,\#066 | LEFT SHIFT AND |
|  | ADC | A, [B] | DECIMAL CORRECT |
|  | DCOR | A | RESULT OF SHIFT |
|  | X | A, [B+] | IN BCD FIELD |
|  | IFBNE | \#5 | \#'S 7/9 FOR 24/32 BIT |
|  | JP | BD4 | JUMP BACK FOR SHIFT LOOP2 |
|  | DRSZ | CNTR | DECREMENT AND TEST IF |
|  | JP | BD2 | CNTR EQUAL TO ZERO |
|  | RET |  | RETURN FROM SUBROUTINE |



## VFBTOD-VERY FAST BINARY TO DECIMAL (PACKED BCD)

Algorithm: Decimal (Packed BCD) result is equal to summation in BCD of powers of two corresponding to 1's bits present in binary number.
Note that binary field (2 bytes) is initially one's complemented by program, in order to facilitate bypass branching when a tested bit in the binary field is found equal to zero.
Binary in $[1,0]$
$B C D$ in $[4,3,2]$
189 Bytes
144 Instruction Cycles Average 208 Instruction Cycles Maximum

VFBTOD: RC
ID
B, \#0
ID A,[B]

AND A,\#OF ; EXTRACT LO NIBBLE
IFGT A,\#9 ; TEST NIBBLE 9
ADD A,\#6
LD B,\#2
$X \quad A,[B+]$
LD [B+],\#0
[B],\#0
B,\#1
LD
XOR
X
A, [B]
A, \#OFF
A, [B-]
A, [B]
A, \#OFF
A, [B]
4, [B]
IFBIT
JP
VFBl
B,\#2
LD A,\#07C
ADC
A, [B]
DCOR
X
LD
A
A, [B]
VFBI: IFBIT $5,[B]$
B,\#0

JP VFB2
ID B,\#2
LD A,\#098
ADC A,[B]
DCOR
X
LD
VFB2: IFBIT
JP
LD B,\#2
LD A,\#OCA
ADC
DCOR
X
CLR
ALR A
ADC A,[B]
$X \quad A,[B]$
LD B,\#0

ADD 6 FOR CORRECTION
STORE IN LO BCD NIBBLE
CLEAR UPPER BCD NIBBLES

COMPLEMENT HI BYTE FOR REVERSE TESTING OF BINARY NUMBER COMPLEMENT LO BYTE FOR REVERSE TESTING
TEST BINARY BIT 4
TO CONDITIONALLY
ADD BCD 16
$16+66$
ADD BCD 16

A,

A, [B]
A, $[B+]$
TEST BINARY BIT 5 TO CONDITIONALLY ADD BCD 32
$32+66$
ADD BCD 32
A, [B]
B, \#0
6, [B]
VFB3
,\#2

| VFB3: | IFBIT | 7, [B] | ; | TEST BINARY BIT 7 |
| :---: | :---: | :---: | :---: | :---: |
|  | JP | VFB4 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 128 |
|  | LD | A, \#08E |  | $28+66$ |
|  | ADC | A, [B] |  | ADD BCD 28 |
|  | DCOR | A |  |  |
|  | X | A, $[B+]$ |  |  |
|  | LD | A,\#1 |  |  |
|  | ADC | A, [B] | ; | ADD BCD 1 |
|  | X | A, [B] |  |  |
| VFB4: | LD | B,\#1 | ; | HI BINARY BYTE |
|  | IFBIT | $0,[B]$ | ; | TEST BINARY BIT 8 |
|  | JP | VFB5 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 256 |
|  | LD | A, \#OBC | ; | $56+66$ |
|  | ADC | A, [B] | ; | ADD BCD 56 |
|  | DCOR | A |  |  |
|  | X | A, $[B+]$ |  |  |
|  | LD | A,\#2 |  |  |
|  | ADC | A, [B] | ; | ADD BCD 2 |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |
| VFB5: | IFBIT | 1, [B] | ; | TEST BINARY BIT 9 |
|  | JP | VFB6 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 512 |
|  | LD | A,\#078 | , | $12+66$ |
|  | ADC | A, [B] | ; | ADD BCD 12 |
|  | DCOR | A |  |  |
|  | X | A, $[B+]$ |  |  |
|  | LD | A,\#06B | ; | $5+66$ |
|  | ADC | A, [B] | ; | ADD BCD 5 |
|  | DCOR | A |  |  |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |
| VFB6: | IFBIT | 2, [B] | ; | TEST BINARY BIT 10 |
|  | JP | VFB7 | ; | TO CONDITIONALLY |
|  | LD | B, \#2 | ; | ADD BCD 1024 |
|  | LD | A,\#08A | ; | $24+66$ |
|  | ADC | A, [B] | ; | ADD BCD 24 |
|  | DCOR | A |  |  |
|  | X | A, $[\mathrm{B}+]$ |  |  |
|  | LD | A,\#076 | ; | $10+66$ |
|  | ADC | A, [B] | ; | ADD BCD 10 |
|  | DCOR | A |  |  |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |
| VFB7: | IFBIT | 3, [B] | ; | TEST BINARY BIT 11 |
|  | JP | VFB8 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 2048 |
|  | LD | A, \#OAE | ; | $48+66$ |
|  | ADC | A, [B] | ; | ADD BCD 48 |
|  | DCOR | A |  |  |
|  | X | A, [ $\mathrm{B}+\mathrm{]}$ |  |  |
|  | LD | A,\#086 | ; | $20+66$ |
|  | ADC | A, [B] | ; | ADD BCD 20 |
|  | DCOR | A |  |  |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |



## Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers

### 1.0 BASIC TECHNIQUE

This application note describes a technique for creating an analog to digital converter using a microcontroller with other low cost components. Many applications do not require the speed associated with a dedicated hardware A/D converter and it is worth evaluating a more cost effective approach.
With a high speed CMOS microcontroller an eight bit A/D can be implemented that converts in approximately 10 ms . This method is based on the fact that if a repetitive waveform is applied to an RC network, the capacitor will charge to the average voltage, provided that the RC time constant is much larger than the pulse widths. The basic equation for computing the analog to digital result is:

$$
\begin{equation*}
V_{\text {in }}=V_{\text {ref }}\left[T_{\text {on }} /\left(T_{\text {on }}+T_{\text {off }}\right)\right] \tag{1}
\end{equation*}
$$

With this equation it is necessary to precisely measure several time periods within both the $T_{\text {on }}$ and $T_{\text {off }}$ in order to achieve the desired resolution. Additionally, the waveform would have to be gradually adjusted to allow for the large RC time constant to settle out. This results in a relatively long conversion cycle. Modifying the equation and technique slightly, significantly speeds up the process. This technique works by averaging several pulses over a fixed period of time and is based on the following equation:

$$
\begin{equation*}
V_{\text {in }}=V_{\text {ref }}\left[\text { Sum of } T_{\text {on }} /\left(\text { Sum of }\left(T_{o n}+T_{\text {off }}\right)\right)\right] \tag{2}
\end{equation*}
$$

### 2.0 IMPLEMENTATION

Figure 1 describes the basic circuit schematic that uses a National Semiconductor COP822C microcontroller, a low cost LM2901 comparator, two 100k resistors, and a 0.047 mfd film capacitor. The CMOS COP822C microcontroller provides a squarewave signal with logic levels very close to GND and $\mathrm{V}_{\mathrm{CC}}$. This generates a small ramp voltage on the capacitor for the LM2901 quad comparator input.


TL/DD/10407-1

To minimize error, a tradeoff must be made when selecting the resistor. The microcontroller output (L1) should have a large resistor to minimize the output switching offset ( $V_{O S}$ ), and the comparator should have a small resistor due to error caused by los (input bias offset current).
Once the resistor is determined, the capacitor should be chosen so that the RC time constant is large enough to provide a small incremental voltage ramp. This design has a sample time of $20 \mu \mathrm{~s}$ and has a 4.7 ms time constant with a 0.047 mfd film type capacitor which has low leakage current to prevent errors. Since a 100k resistor is used in the RC network for one comparator input, another 100k resistor is required for the $\mathrm{V}_{\text {in }}$ input to balance the offset voltage caused by the comparator $\mathrm{l}_{\mathrm{b}}$ (input bias current).
Figure 2 illustrates the relationship between the microcontroller squarewave output and the capacitor charge and discharge. Every $20 \mu$ s the comparator is sampled. If the capacitor voltage $\left(V_{c}\right)$ is below $V_{i n}$ the RC network will receive a positive pulse. The inverse is true if $V_{c}$ is above $V_{i n}$ at sample time. Note that with this approach, the PWM waveform is broken up into several small pulses over a fixed period instead of having a single pulse represent the duty cycle; thus a relatively small RC time constant can be used. Mathematical Analysis:
let $\quad n=$ total number of $T_{\text {on }}$ pulses and $m=$ total number of $T_{\text {off }}$ pulses
then $\quad V_{c}(t)=V_{c}+n\left[\left(V_{\text {out }}-V_{c}\right)(1-e-t / R C)\right]-$ $m\left[\left(V_{c}-V_{0}\right)(1-e-t / R C)\right]$
let $\quad V_{c}=V_{i n}$ at start of conversion and $K=(1-e-t / R C)$
then $\quad V_{\text {in }}=V_{\text {in }}+K_{n} V_{\text {out }}-K_{n} V_{\text {in }}-K_{m} V_{\text {in }}+K_{m} V_{O}$

$$
0=K_{n} V_{\text {out }}+K_{m} V_{o}-K V_{\text {in }}(n+m)
$$

let $\quad V_{\text {out }}=V_{\text {ref }}-V_{\text {os }}$
solving for $\mathrm{V}_{\text {in }}$ :

$$
\begin{align*}
& V_{\text {in }}=n V_{\text {ret }} /(n+m) \\
& -\left(n V_{o s}-m V_{0}\right)(1 /(n+m) \tag{3}
\end{align*}
$$

Note that the RC value drops out of the equation and therefore is not an error factor.

FIGURE 1. Basic Circuit

### 3.0 SOFTWARE DESCRIPTION

## Single Channel

Referring to the flow chart in Figure 3, and the code listed in Figure 4, the software counters $\mathrm{T}_{\text {on }}$ and TOTAL are first preloaded with the FF. The accumulator and register OF1 are then loaded with 2 to provide for an initialization and final conversion cycle. Next, the L port is configured to complete the initialization of the microcontroller.
The comparator output is checked with the IFBIT 0,0D2 instruction. This will determine whether the RC network will receive a positive $\left(V_{\text {ref }}\right)$ or ground pulse. You can think of the microcontroller as part of the feedback path of the comparator. The microcontroller uses the comparator output to decide what level output on L1 is required to keep the capacitor equal to the unknown input voltage. Each time the negative or GND pulse is applied, the $T_{\text {on }}$ counter is decremented by DRSZ. Similarly, each time a sample loop is completed the TOTAL counter is decremented by DRSZ. Note that NOP instructions are used in the high and low loops. These are necessary to provide exactly the same cycles for a high or low L1 output pulse.
Once the TOTAL register is decremented to zero, the initialization loop is completed. Immediately afterwards, the L1 output is put in TRI-STATE ${ }^{\circledR}$ mode to minimize capacitor voltage variations while other instructions are completed. After the first conversion, the IFEQ A,0F1 instruction will be true and the $T_{\text {on }}$ and TOTAL registers will be reloaded with FF. Following this, the L1 pin is restored as a high output and the OF1 multiplier is decremented.
At this point the capacitor is equal to $\mathrm{V}_{\text {in }}$ and the actual conversion is started. When the TOTAL register is decremented to zero ( 255 samples later), the conversion is complete. $T_{\text {on }}$ will not be reloaded since OF1 was decremented and IFEQ A,0F1 will no longer be true. The accumulator is then loaded with $T_{\text {on }}$ and stored in RAM location 00 with X A,00.
The final two instructions (RBIT 1,LCONF \& RBIT 1[B]) are optional depending on the application and the amount of additional code required. This will prevent the capacitor from decaying appreciably between conversions and allow for a much quicker capacitor initialization time. Otherwise more time may be required, or a diode speed-up circuit as shown in Figure $7 d$ is required to fully charge the capacitor prior to starting the actual conversion.

## Eight Channel

This is bascially the same as that for the single channel. Referring to the flow chart in Figure 5 and the code in Figure 6 , the differences are in the front and back ends. Before the
conversions are started, the $X$ register is initialized to 00 for RAM location 00 . The accumulator is then loaded with the current RAM pointer (LD A,X), OR'ed with the LDATA (OR A,LDATA), and finally the LDATA register is modified to provide for the proper output select ( X A,LDTA).
Following the actual conversion cycle, the result is stored at the current RAM pointer ( $\mathrm{XA},[\mathrm{X}+\mathrm{]}$ ) which also auto-increments the $X$ register. The next conversion will use this to select the next channel and determine where to store the result. Once the eighth channel is converted, the IFEQ $A, X$ instruction will be true and the RAM pointer will be reset (LD X, \# 00) before the next conversion is started.


TL/DD/10407-7
FIGURE 3. PWM A/D Flow Chart

```
;The program listed below will work in any COP800 microcontroller
;(i.e. COP820, COP840, COP880, C0P888). SET UP FOR . 047 mfd CAP.,
;1OOK RES, @l MICRO. CYCLE TIME. THE FIRST CONVERSION
;INITIALIZES, AND 2nd IS THE RESULT STORED IN RAM LOCATION 00.
.CHIP 820
LCONF=OD1
LDATA=ODO
TON=OF2
TOTAL=OFO
;
    LD A,#02 ;USED TO DETERMINE WHEN TO RELOAD
    LD TOTAL,#OFF
    LD OF1,#2
    LD TON,#OFF
    LD OFE,#ODO
    LD LDATA,#Ol ;L PORT DATA REG, LO=WEAK PULL UP, Ll=HIGH
    LD LCONF,#O2 ;L PORT CONFIG REG, L0=INPUT, Ll=OUTPUT
LOOP: IFBIT 0,OD
    JP HIGH
    NOP
    NOP
    RBIT 1,[B]
    DRSZ Ton
    JMP COUNT
HIGH: SBIT 1,[B]
    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
COUNT: DRSZ TOTAL
    JP LOOP
    RBIT 1,LCONF ;TRISTATE Ll TO MINIMIZE ERRORS FROM EXTRA
    RBIT 1,[B] ;CYCLES
    IFEQ A,OFl ;CHECK INITIALIZATION LOOP COMPLETE
    JP RELOAD ;JUMP IF TRUE.
    JP DEC
RELOAD: LD OF2,#OF
    LD OFO,#OFF
DEC: SBIT l,[B]
    SBIT l,LCONF ;RESTORE Ll AS OUTPUT.
    DRSZ OFI ;DECREMENT MULTIPLIER UNTIL ZERO
    JMP LOOP ;CONTINUE A/D UNTIL AFTER 2nd CONVERSION
    LD A,TON ;LOAD A WITH Ton
    X, A,00
```

. end

FIGURE 4. Single Channel PWM A/D Listing


FIGURE 5.8 Channel PWM A/D Flow Chart

```
;LO,1,2 SELECTS CHANNEL OF CD4051 8:1 MUX, L3 IS THE COMP.
;OUTPUT, AND L4 DRIVES THE RC. RESULTS STORED IN RAM 00-07.
.CHIP 820
IDATA=0DO
LCONF=OD1
TON=0F2
TOTAL=0FO
```

LD X,\#00
CONVER: LD TOTAL,\#OFF
ID OF1,\#02
ID TON,\#OFF
LD OFE,\#ODO
LD LDATA,\#018
LD A,X
OR A,LDATA
X A, LDATA
LD LCONF,\#017
LOOP: IFBIT 3,0D2
JMP HIGH
NOP
NOP
RBIT 4, [B]
DRSZ TON
JMP COUNT
HIGH: SBIT 4,[B]
NOP
NOP
NOP
NOP
NOP
COUNT: DRSZ TOTAL
JMP LOOP
RBIT 4, ICONF
RBIT 4,[B]
LD A,\#02
IFEQ A, OFI
JP RELOAD
JP DEC
RELOAD: LD TON, \#OFF
LD TOTAL,\#OFF
DEC: SBIT 4,[B] SBIT 4,LCONF DRSZ OFI JMP LOOP
LD A,TON
X A, $[\mathrm{X}+]$
LD A, \#08
IFEQ A, X
LD X,\#00
JMP CONVER
.END

NOP ;EQUALIZE HIGH AND LOW LOOP TIMES
;INITIALIZE X REG FOR list RAM LOC. ;PRELOAD TOTAL COUNTS
;TOTAL LOOP COUNTER
;PRELOAD Ton
;INIT. B REG TO POINT TO LDATA REG
;LDATA, L0-2=LOW, L3=PULLUP, L4=HIGH
;USED CURRENT RAM POINTER TO SELECT;PROPER A/D CHANNEL. ;MODIFY LDATA FOR CHANNEL SELECTION. ;LCONF REG. L0-L2, L4=0UTPUT, L3 3 =IN ;TEST COMPARATOR OUTPUT AT L3 INPUT ;JUMP IF L3=HIGH
;EQUALIZE TIME FOR SET AND RESET ;DRIVE L4 LOW WHEN COMPARATOR IS LOW. ;DECREMENT $T_{\text {on }}$ WHEN APPLYING NEG. REF. ;JUMP TO COUNT UNLESS Ton REACHES ZERO ;DRIVE L4 HIGH WHEN COMPARATOR IS HIGH
;DEC. TOTAL COUNTS EACH LOOP ;JUMP UNLESS TOTAL CNTS.=0 ;TRISTATE L4 TO MINIMIZE ERROR ; "
;USE TO DETERMINE WHEN TO RELOAD ;CHECK FOR 2nd CONVERSION COMPLETE ;IF TRUE. ;OTHERWISE JUMP TO DEC ;RELOAD Ton FOR START OF NEXT CONV. ;SYNC Ton AND TOTAL COUNTERS ;SET L4 HIGH ;RESTORE L4 AS OUTPUT. ;DECREMENT TOTAL LOOP UNTIL ZERO ;DONE WHEN OFI IS ZERO. ;LOAD A WITH Ton RESULT ;STORE RESULT AT CURRENT RAM POINTER ;AND AUTO INCREMENT POINTER ;CHECK [X] RAM POINTER FOR ;EIGHTH CHANNEL CONVERTER ;RESET RAM POINTER IF [X]=8

FIGURE 6. 8-Channel PWM A/D Listing

### 4.0 ACCURACY AND CIRCUIT CONSIDERATIONS

The basic circuit will provide 8 bits $\pm 1$ LSB accuracy depending on the choice of comparator, and passive components. With this type of design several tradeoffs and error sources should be considered. First of all, conversion equation 2 assumes that the microcontroller output switches exactly to GND and $V_{C C}$ (or $V_{\text {ref }}$ ). The COP822C will typically switch between 10 mV and 20 mV from GND and $\mathrm{V}_{\mathrm{CC}}$ with a light load. This will cause an error equal to the offset voltage times the duty cycle (equ. 3). Fortunately, the offsets tend to cancel each other at mid range voltages. At near GND and $\mathrm{V}_{\mathrm{CC}}$ input voltages the offsets are minimal due to the very small voltage drop across the resistor. If the error is undesirable, the offset voltage can be reduced by paralleling outputs with the same levels together, or by using a CMOS buffer such as a 74 HCO to drive the RC network (see Figure 7 for suggested circuits).
Another possible source of error is with the LM2901 worst case input bias offset current of 200 nA over temperature. This will cause an error equal to $\mathrm{R}_{\text {in }} \times \mathrm{I}_{\text {bos }}$, which equals 20 mV with a 100 k resistor. Either the resistor or the $\mathrm{I}_{\text {bos }}$ can be reduced to improve the error. If the resistor is reduced then the L port offset voltages will increase so the preferred approach is to select a comparator with lower Ibos such as the LP339 which has an $\mathrm{I}_{\text {bos }}$ of only $\pm 15 \mathrm{nA}$. The comparator $\mathrm{V}_{\text {os }}$ may also introduce error. The LM2901 $\mathrm{V}_{\text {os }}$ is $\pm 9 \mathrm{mV}$, the LP339 $\mathrm{V}_{\text {os }}$ is only $\pm 5 \mathrm{mV}$. An added benefit of using the LP339 is that since the $I_{\text {bos }}$ is so small, the resistor for the RC network can be larger. In addition, one RC network could be used for several comparator input channels (refer to Figure 7A).
By using the LM604 (Figure 7B) the basic software can be easily extended for converting several channels. This will only require a control line to be selected before a conversion is started. Since the LM604 needs to be powered from a higher voltage than the input voltage range, the output voltage will also be higher than the microcontroller supply. This requires a current limiting resistor to be used in series


TL/DD/10407-4
A. Multiple Channels with LP339 Low Ibos Comparator
between the LM604 output and the COP8XX. Note that two or more LM604's can be paralleled for providing several more A/D channels by utilizing the EN control input that can TRI-STATE the LM604 output when high.
When more than 4 channels of analog signals are required to be measured, the circuit in Figure 7(d) is recommended. This circuit utilizes an inexpensive CD4051 8:1 multiplexer with a single comparator (which could be on-board the micro). When measuring several input voltages that can vary, TRI-STATING the output driving the RC between conversions is not possible. It is necessary to provide 6x RC time constants to charge the capacitor to within $0.25 \%$. Note that there are two 1N4148's across the comparator inputs. The diodes provide a quick capacitor charge path providing that the total input resistance is much smaller than the resistor used in the RC network (a $2 k$ resistor will meet the requirements within 255 sample times). Once the capacitor is charged to within about 0.6 V , the diodes will start turning off. At this point the microcontroller will start dominating the charge/discharge of the capacitor. After the initialization cycle is complete, the capacitor is very close to the unknown $\mathrm{V}_{\text {in }}$ and the diodes are effectively out of the circuit.
Depending on the speed and accuracy requirements, the total number of counts used in the conversion can be changed. Increasing the counts will give more accuracy with the practical limit of about 9-10 bits. With increased resolution, the capacitor ramp voltage per sample time should be decreased so that the capacitor can be initialized to within 1 LSB prior to conversion. This can be done by either increasing the RC time constant, or by using an initialization routine with a shorter sample time. The conversion time will depend on the total counts and the microcontroller oscillator frequency as described below:

$$
\mathrm{T}_{\text {con }}=\underset{\text { time })}{\text { Total counts } \times(20 \text { cycles }) \times(\text { instruction cycle }}
$$

Another factor to consider is when a non-ratiometric conversion is required, the reference voltage must have the tolerance to match the desired accuracy.

B. High Drive with Multiple Outputs

FIGURE 7. Suggested Circuits

C. Four Channel A/D with LM604 MUX-Amplifier


TL/DD/10407-9

## D. Eight Channel PWM A/D Circuit

FIGURE 7. Suggested Circuits (Continued)

### 5.0 CONCLUSION

The PWM A/D technique described in this application note provides a relatively fast discrete implementation with substantial cost savings compared to a dedicated hardware A/D. Minimal microcontroller I/O and software is required to interface with a comparator and RC network. Depending on the application requirements, the designer can tailor the basic 8 -bit A/D a number of ways. By varying the total software counts, the desired speed and resolution can be adjusted. The number of A/D channels will determine the number of comparators used. In chosing the comparator, it is recommended that the designer refer to the data sheets and match the $\mathrm{I}_{\text {bos }}$ and $\mathrm{V}_{0 \text { o }}$ to the desired accuracy.
When other than a $1 \mu \mathrm{~s}$ instruction cycle is used, the RC time constant of 4.7 ms should be scaled to provide for
a maximum peak-peak ramp voltage of $<1$ LSB of the desired accuracy. For example, if 8 -bit accuracy is desired and the instruction cycle time is now $4 \mu \mathrm{~s}$ instead of $1 \mu \mathrm{~s}$, multiply 4.7 ms by 4 to calculate the new RC.
Keep in mind that the comparator input voltage is limited so that you do not get erroneous/nonlinear results. Another possible problem is during development. When doing in-circuit emulation with the development equipment, note that there will be ground loops in the cable thus causing errors in your measurements. You can reduce this by connecting an extra GND and $\mathrm{V}_{\mathrm{CC}}$ wire between your prototype and development system power and GND. It is still possible to see offsets in the sockets holding the COP8XX in the development board, however this should be relatively small. The best test is to take accurate measurements with an emulator in the actual prototype circuit.

## COP800 Based Automated Security/Monitoring System

## INTRODUCTION

National Semiconductor's COP800 family of full-feature, cost effective, fully static, single chip micro CMOS microcontrollers provide efficient system solutions with a versatile instruction set and high functionality. The heart of the ASM System prototype is a COP800 family member with at least the following features: 4 k bytes of on-board program memory, 192 bytes of on-board data memory, memory mapped I/O, fourteen multi-sourced vectored interrupts and a versatile instruction set. The family member used is the COP888CG microcontroller.
This application note describes the implementation of a Security/Monitoring System using the COP888CG microcontroller. The COP888CG contains features such as:

- Low power HALT and IDLE modes
- MICROWIRE/PLUSTM serial communication
- Multiple multi-mode general purpose timers
- Multi-input wakeup/interrupt
- WATCHDOGTM and Clock monitor
- Maskable vectored interrupt scheme
- UART

In addition to these features common to the COP888 subfamily of microcontrollers, COP888CG has a full duplex, double buffered UART and two Differential Comparators.
The COP888CG based Automated Security/Monitoring (ASM) System consists of several features:

- Automatic Telephone Dialing
- Real Time Clock
- Non-Volatile storage of real time information of events
- Continuous display of events on the terminal
- Battery operated remote sensors and transmitters
- Exit and Entry delays
- Expandable to add new features

National Semiconductor
Application Note 662
Ramesh Sivakolundu


## SYSTEM OVERVIEW

Figure 1 gives the block diagram of the ASM System prototype hardware. The application consists of following major blocks:

- Central Controlling Unit
- Receiver
- Sensors and Transmitters
- Keypad Unit
- Auto-Dialer Unit
- Data Storage Unit
- Display Terminal Unit
- LED Display Unit

The implementation allows easy expansion of the ASM System features by adding new blocks to the Central Controlling Unit.
COP888CG is the workhorse of the ASM System and provides the processing power to scan the keypad, service the Receiver interrupts, update the real time clock, serially communicate with the LED display unit and Data Storage Unit, activate the Auto-Dialer Unit and use the full-duplex double buffered UART to interface with the Display Terminal Unit. System capabilities may be enhanced or scaled down by simply changing the processor's algorithm. The subsequent sections describe each of the units and their interface with the COP888CG.


TL/DD/10607-1
FIGURE 1. Block Diagram of Security/Monitoring System


## HARDWARE DESCRIPTION

This section describes the various blocks in the ASM System briefly and highlights the hardware considerations in the design of the System.

## Receiver Unit

The Receiver Unit operates with the Sensors and Transmitter Unit. An eight-key dip switch makes it possible to select 256 different digital codes. A detector LED indicates the level of the radio frequency (RF) energy detected by the receiver and enables the user to determine the best locations for the transmitter(s) and receiver, assuring reliable operation.
Figure 2 shows the interface between the COP888CG and the Receiver Unit on the bi-directional I/O Port L capable of functioning as Multi-Input WakeUp (MIWU). In this implementation the WR-200 series of receivers manufactured by Visonic Ltd was used. These receivers are designed to operate with Visonic standard transmitters. The receiver operates on 12 VDC. When RF signal from the transmitter(s) is detected, the receiver activates a relay which in turn interrupts the microcontroller. The output of the relay is connected to the Port L of the COP888CG whose alternate function includes, the Multi-Input WakeUp feature. The COP888CG, after a time delay of 10 seconds, activates the Auto-Dialer Unit. The microcontroller turns on a LED to indicate an alarm signal was detected and is being processed.

## Sensors and Transmitters

This unit has a built-in reed switch which can be used with a magnet to activate the transmitter. An eight-key dip switch forms the code selector and each key can be set to either ON or OFF position to create a unique code. This code should match with the code selected on the receiver unit.
Model WR-100 Universal Wireless Transmitter, manufactured by Visonic Ltd. was used in the implementation of the Security/Monitoring System.

## Keypad Unit

The Keypad Unit consists of $4 \times 4$ matrix keyboard. The Figure 2 shows the keyboard matrix interface to COP888CG. The keyboard is scanned periodically by addressing a column in the keyboard matrix. The program senses the key closure in that column by testing the Port I lines ( 10 to 13 ) which are connected to the rows of the keyboard matrix. Thus, each key is associated with the conjunction of one Port D output line and one Port I input line only.
The keypad unit is used to program the real time clock in order to set the time and date. The telephone number to be dialed in case of a security breach can also be programmed through the keypad as well as the terminal keyboard in the Terminal Unit.

## Auto-Dialer Unit

The Auto-Dialer Unit dials the number programmed by the user upon detection of RF signal by the Receiver from the Sensors and Transmitter Unit. The unit consists of two ICs and some peripheral circuitry. National Semiconductor's TP5700A is the Telephone Speech Circuit and TP5088 is the DTMF generator. These two chips are interfaced to the COP888CG as in Figure 2. The COP888CG outputs the digit to be dialed to TP5088 and the output of the DTMF generator is inputted to the Speech Circuit. The Speech Circuit interfaces with the telephone lines.

TP5088 is a low cost CMOS device that provides the tonedialing capability in microprocessor-controlled telephone applications. TP5700A is a linear bipolar device which includes the functions required to build the speech circuit of a telephone. It replaces the hybrid transformer, compensation circuit and sidetone network used traditional designs.

## Data Storage Unit

The Data Storage Unit stores the real time data of events that the Receiver Unit detects and informs the Central Controlling Unit. The storage is non-volatile and can be archived for later references. The Terminal Unit can request the Central Controlling Unit to display the events and the data stored in the Storage Unit. The telephone number to be dialed by the Auto-Dialer Unit is also stored in this unit. This unit interfaces with the COP888CG using the MICROWIRE/ PLUSTM serial communication protocol.
In this implementation the COP888CG microcontroller interfaces with NM93C06A Serial EEPROM Memory. The NM93C06A contains 256 bits of read/write EEPROM organized as 16 registers of 16 bits each. Written information has a retention period of at least 10 years. Figure 2 shows the interface between COP888CG and NMC9306.
Any sequentially accessible memory device that is compatible with the MICROWIRE/PLUSTM serial communication protocol can be used as a Data Storage Unit. The Central Controlling Unit checks for the availability of memory and informs the user of the same if memory is full. Upon receipt of memory full prompt, the user can decide to overwrite or replace the memory device.

## Display Terminal Unit

The Display Terminal Unit interfaces with the COP888CG through the full-duplex, double buffered UART. The COP888CG is interrupted by the terminal and the microcontroller decodes the ASCll character sent and services the corresponding request. The terminal keyboard can be used to program the telephone number to be dialed by the AutoDialer Unit. The real time clock is displayed on the terminal screen. The user can request the Central Controlling Unit to display the history of events monitored by the AMS System. The Central Controlling Unit retrieves the information from the Date Storage Unit and displays it on the screen.
The ASM System utilized a Visual 550 terminal. The terminal employs two independent display memories: alphanumerics and graphics. The alphanumeric functions of the V550 is ANSI X3.64 compatible and the graphics functions are fully compatible with Tectronix Plot $10^{\circledR}$ software.
With slight modification of the Central Controlling Unit's algorithm it is possible to make the ASM System interface with any other terminal unit.

## LED Display Unit

The LED Display Unit is used to display the time and date information. Figure 2 shows the interface between COP888CG and the Display Terminal Unit. The COP888CG communicates with this unit serially using the MICROWIRE/ PLUS protocol.
The NSM4000A LED Display with Driver is used in the ASM System. The NSM4000A is a 4 -digit $0.3^{\prime \prime}$ height LED display with serial data-in parallel data-out LED driver designed to operate with minimal interface to the data source. The Cen-
tral Controlling Unit does not update the display when it is servicing the Receiver Unit. The APS System has a toggle switch that enables toggling the display between Hours-Minutes to Seconds-1/80th of Seconds. The Keypad Unit is used to toggle the display between time and date.

## Central Controlling Unit

This is the main unit in the application and is responsible for the efficient operation of the various units in the ASM System. The unit consists of COP888CG and the application software. The next section describes the application software in detail. The COP888CG interfaces with the various units described in the previous sections (Figure 2).
The application is a real time system and is totally interrupt driven with some of the tasks being executed in the background. The various units that interface with the COP888CG can be considered as tasks and the Central Controlling Unit executes these tasks based on their priority and the sequence of occurrence. The real time clock counter is given the highest priority. The Receiver Unit uses the Multi-Input Wakeup/Interrupt feature of the COP888CG to wakeup the microcontroller and service the Alarm routine. The Display Unit has a display toggle switch which also uses the MultiInput Wakeup/Interrupt to toggle the display between Hours-Minutes and Seconds-1/80th of Seconds.
The COP888CG communicates with the Terminal Unit through the on-board, full duplex, double buffered UART. The terminal keyboard can be used to interrupt the COP888CG to program the phone number to dial in case of an emergency. The COP888CG uses the MICROWIRE/ PLUSTM serial communication protocol to display the time and date information on the LED display and also to store real time information of events in the non-volatile data storage unit. Thus the MICROWIRE/PLUS protocol is time shared between the Display Unit and Data Storage Unit.
The Keypad Unit is a $4 \times 4$ array of keys and the COP888CG periodically polls the keypad. The input/output ports of the COP888CG is used to read the key pressed and is decoded by the software. The Auto-Dialer Unit is driven by the input/ output lines and the interface between COP888CG. This unit is activated by the COP888CG 10 seconds after the Receiver Unit interrupts the microcontroller. This delay is used to disarm the Alarm routine.

## SOFTWARE DESCRIPTION

The instruction set of the COP800 family of microcontrollers provide easy optimization of program size and throughput efficiency. Most of the instructions of the COP800 family are single-byte, single-cycle instructions (approximately 60\%). The COP800 family of microcontrollers has three memory mapped registers ( $B, X$ and $S P$ ). The $B$ and $X$ registers can be used as data store memory pointers for register indirect addressing with optional auto post incrementing or decrementing of the associated pointer. This allows greater efficiency in cycle time and program code. The COP800 family allows true bit-manipulation i.e., the ability to set, reset or test any individual bit in data memory including the memory mapped I/O ports.

The architecture of COP800 family is based on a modified Harvard type architecture, where the Control Store Program (in ROM) is separated from the Data Store Memory (in RAM). Both types of memory have their own separate addressing space and separate address busses. This architecture allows the overlap of ROM and RAM memory accesses which is not possible with single-address bus Von Neu-mann-style architecture. The modified Harvard architecture allows access to ROM data tables which is not possible with the classical Harvard architecture.
The COP888 sub-family of microcontrollers support a total of sixteen vectored interrupts, of which fourteen are maskable interrupts and two high-priority, non-maskable interrupts. A 2-byte interrupt vector is reserved for each of these sixteen interrupts and they are stored in a user-defined 32-byte program memory (ROM) table. Please refer to the COP888 users manual or the Microcontrollers Databook for more detailed information on interrupts.
The MIWU feature, which utilizes the Port L, of the COP888 sub-family can be used to wakeup the microcontroller from the two power saving modes, i.e., HALT or IDLE modes. Alternately, the MIWU/Interrupt allows the user to generate eight additional edge selectable external interrupts. Three 8 -bit memory mapped registers (WKEDG, WKEN and WKPND) are used to implement the MIWU/Interrupt. The three control registers each contain an associated pin for each L port pin. The WKEN register is used to select which particular Port $L$ inputs will be used. The user can select whether the trigger condition on a selected $L$ port pin is to be a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made through the WKEDG register. The occurrence of the selected trigger condition for MIWU/Interrupt is latched into the associated bit of the Wakeup Pending Register (WKPND).
The COP800 family has the ability to detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc. Reading an undefined ROM location gets zeroes, which results in a non-maskable software interrupt thus signalling an illegal condition has occurred. In addition to this, the COP888 subfamily supports both WATCHDOGTM and Clock Monitor. The WATCHDOGTM is used to monitor the number of instruction cycles between WATCHDOGTM services in order to avoid runaway programs or infinite loops. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate. These features of the COP800 family provide easy implementation of real time applications where the proper execution of the software plays a crucial role.
The major features of the software written for the ASM System implementation are described on the flow chart Figure 3. The main program flow is to detect the flags set, service the flags and scan the Keypad. The rest of the software is interrupt driven. The program is real time and the interrupts are serviced as and when they occur. Some of the routines are running in the background all the time, such as, Time Keeping Routine and Keypad Scan Routine. Figures 4 and 5 gives the flow of the various interrupt service routines. The following sub-sections briefly describe each module of software connected to the units described earlier.


TL/DD/10607-3
FIGURE 3. ASM System Program Flow


FIGURE 4. Interrupt Service Routines Flow


Display Terminal Unit programs the telephone number to be dialed. The Keypad can also be used to program the phone number to be dialed by the Auto-Dialer Unit. The Terminal Unit can request for the history of events, during which the COP888CG reads the NM93C06A. Please refer to the application note on MICROWIRE/PLUS for details regarding the interface between COP888CG and NMC9306.

## Display Terminal Interface Routine

The Display Terminal as previously mentioned interfaces with the COP888CG through the full-duplex, double buffered UART. The terminal is used to display the history of events, real time, and sequence of operations upon detection of signal by the Receiver Unit.
The request for display of events and programming the phone number interrupts the COP888CG. However, the Time Keeping Routine updates the LED display and terminal with real time periodically, except when the COP888CG is servicing the Receiver Unit.
The operation mode of the UART may be selected in conjunction with both a prescaler and baud rate register. Character data lengths of seven, eight or nine bits are program selectable, in conjunction with a start bit, an optional parity bit, and stop bits of $7 / 8,1,1$ and $7 / 8$, or 2 . The UART also contains a full set of error detection circuitry and a diagnostic test capability, as well as an ATTENTION mode to facilitate networking with other processors.
Please refer to the Users Manual or Microcontroller Databook for details.

In the ASM System the COP888CG interfaces with the V550 terminal at 2400 baud, 8 data bits, 1 Stop bit, no parity. The receiver buffer full and transmit buffer empty generates an interrupt. The Port L (pins L1, L2, L3) are used for the UART interface as CKX (clock), TDX (transmit) and RDX (receive), respectively.
The display terminal is used to display time both in analog and digital form. The V550 allows interfacing both in alphanumeric and graphic modes with separate memory for each of the modes. The COP888CG is programmed to send out the ASCII ESC sequence required to generate the graphics on the screen.

## Auto-Dialing Routine

This routine is responsible for dialing the number in the event of an emergency. The COP888CG interfaces with TP5088, which in turn interfaces with TP5700A. The COP888CG activates the relay that keeps the telephone line on-hook to the off-hook position. After this it times out to get the dial tone. After a fixed amount of time, the digit to be dialed is sent out on the D port, lines D1-D4, to TP5088 along with the Chip Select. The TP5088 generates the DTMF signal for the digit. The COP888CG takes care of the timing required between two digits and also the on-time of the DTMF signal for each digit. The output of the DTMF signal goes to the TP5700A which interfaces with the Tip and Ring of the telephone lines. The TP5700A receives the signal from the telephone lines and LM567 along with the associated circuitry is used to detect whether the required frequency signal was sent by the unit responding to the telephone. The output of the LM567 is connected to Port I pin 5.
The Receiver Routine polls the Port I pin 5 periodically to check for response from the unit dialed by the Auto-Dialer Unit

## Receiver Routine

This is the main interrupt service routine of the ASM System. The Receiver Unit interfaces with the COP888CG
through the L port pin 4. Upon receipt of the signal from the Sensors and Transmitter Unit the Receiver Unit activates a relay which causes a MiWU/Interrupt. The interrupt service routine then waits for 10 seconds before reacting to the signal. This time is allowed to disarm the Security/Monitoring System. The Time Keeping Routine is used to caculate the delay and if the user disarms the System by toggling a switch the signal is ignored. Otherwide the Non-Volatile Storage Routine is executed to read the telephone number and this information is passed on to the Auto-Dialer Unit. The Auto-Dialer Unit dials the number and looks for a response over the telephone line. If however, there is no response, the Receiver Routine times out after a minute and tries the same number again. The number of trials can be modified in software and the time out period can also be changed. In the ASM System the number of trials is two. With slight modification the Auto-Dialer Unit can be made to dial a different number during the second attempt. The real time and date of occurrence of the event is stored in the NMC9306 along with the outcome of the telephone call. This routine keeps track of the non-volatile memory capacity and if it overflows, it prompts the user on the terminal of the same. The user is given the choice to overwrite the nonvolatile memory or replace the device.

## USING THE ASM SYSTEM

The ASM System upon installation and initial power-up has some preliminary steps to be performed. The time and date should be set, the phone number to be dialed by the AutoDialer Unit should be programmed. The toggle switch could be used to toggle the display between Hours-Minutes and Seconds-1/80th of Seconds.

## Setting Time and Date

The steps involved in setting the time and date are:

1. Press key A on the keypad. The LED display flashes.
2. Set the desired time (Hours and Minutes) using the keypad.
3. The LED display and the Terminal Screen displays the time set.
4. Press key C on the keypad. The display toggles and displays the date.
5. Press key A on the keypad. The LED display begins to flash.
6. Set the date (month and day) using the keypad.
7. The LED display now shows the date set.
8. The LED display could be toggled to show the time using the toggle switch. However, the system after one minute will default to display time.

## Programming the Phone Number

The phone number to be dialed could be programmed in two ways, i.e., using the terminal or the keypad. Using the terminal, the steps to be performed are:

1. Press CNTRL $B$ on the terminal keyboard. The COP888CG sends a carriage return to terminal.
2. Press CNTRL D on the terminal keyboard. Then type the number to be dialed. At the end press CNTRL C to end programming.
Using the keypad, perform the following steps:
3. Press "*" key on the keypad.
4. Press the digits to be dialed.
5. Press "\#" key on the keypad to end programming the number.
The ASM System is now ready to start monitoring. Upon receipt of the alarm signal from the Receiving Unit the ASM System will dial the number programmed. In order to display the history of events on the terminal screen press CNTRL S from the terminal keyboard.

## CONCLUSIONS

The architecture, features and flexibility of the COP800 family of microcontrollers makes it cost-effective as the work-
horse of any system by eliminating external components from the circuit. This approach not only reduces the system cost and development time, but also increases the flexibility and market life of the product.
The Automated Security/Monitoring System implemented using the COP888CG illustrates a single chip system solution. The application also illustrates interfacing the COP888CG to a number of specialized peripherals using an absolute minimum number of I/O lines. The ASM System approximately uses $3 k$ bytes of program memory (ROM) space and demonstrates an efficient method of handling multi-sourced interrupts.

## Sound Effects for the COP800 Family

This application note describes the creation of sound effects using National Semiconductor's COP800 family of microcontrollers. The following applications are described in detail:

1. Whistle
2. White Noise
3. Explosion
4. Bomb
5. Laser Gun

These applications were developed on a COP820C using a 20 MHz crystal and a $1 \mu \mathrm{~s}$ instruction cycle time. By making the appropriate changes to control registers within the routines, slower clock speeds may be used. Program flow diagrams and complete source codes are included in this document.

## I. WHISTLE

The whistle routine utilizes the timer underflow interrupt and employs the TIO function on pin G3. Each timer underflow causes the TIO pin to toggle. This creates a tone whose frequency remains constant as long as the timer autoreload register value remains unchanged. In order to create a desending or ascending whistle tone, the autoreload register value is increased or decreased after every thirty-two timer interrupts (FCNTR register is used to count the interrupts). When the maximum or minimum frequency has been reached, the autoreload value must be reinitialized so that the whistle frequency does not exceed the desired range.

## II. WHITE NOISE

White noise is generated by using a random number generating algorithm called a RING COUNTER. One random number is extracted periodically and placed into the MICROWIRE/PLUSTM serial shift register. These bits are shifted onto the serial output (SO) pin which is wired to a transistor amplifier that drives a speaker. The serial input (SI) and serial output (SO) pins must be tied together.
The RING COUNTER is a pseudo-random number generator which operates on the principle of a linear feedback shift register (see Figure 1). This shift register is not to be confused with the MICROWIRE/PLUS serial shift register. Rather it is created using two bytes of data memory (RAM), and the carry flag. Each bit is called a "stage" with the carry flag being "stage 1 " and bit 0 of the two byte data register being "stage 17". Using a seventeen stage shift register results in a clean tone with little distortion.
Implementation of the ring counter shift register is accomplished by a rotate right with carry instruction (RRC A). The linear feedback function is accomplished using an "exclusive or" on stages fourteen and seventeen. This particular choice of feedback stages results in a complete cycle of bit combinations, ( $2^{17}-1$ ), as long as the loop does not begin with zero in the RNGVAL register.

National Semiconductor Application Note 663 Jerry Leventer


The "exclusive or" function is not explicit in that the XOR instruction is not used. Rather, stages seventeen and fourteen are tested in software using the principle that if only one of them is set then the result is a logic one, otherwise the result is logic zero. It turns out that since the rotate occurs prior to the test, the actual bits tested are the carry flag (stage 1) and bit 2 (stage 15).
A short example using four bits can be used to demonstrate how the ring counter works (see Figure 2). If you perform the "exclusive or" on stages three and four, then a complete cycle results. If instead, you use stages two and four, two cycles of six and one cycle of three results depending on the bit combination you begin with.

## III. EXPLOSION

The explosion sound effect is generated by manipulating the white noise algorithm to begin with a high pitch and progress to a lower pitch. This is done by altering the rate (contained in the register LUPREG) at which the random numbers are extracted from the ring counter before being placed into the MICROWIRE/PLUS serial shift register (SIOR). If for example LUPREG initially contains the value 4, the white noise will be at a high pitch. By incrementing this number after every ten timer interrupts (using the register TCNTR) the white noise pitch will be reduced. Several other registers are used to provide control of strategic portions of sound within the routine. First and last tones are controlled with FIRSTR and LASTR. The value in EXITR is used to control the overall length of the explosion and the length of each tone is controlled by the register TCNTR. To vary the white noise pitch, the register LUPCNT is used. The value in LUPCNT is incremented each time the pitch of the white noise is decreased within the timer interrupt routine. Prior to entering the ring count loop, LUPCNT is loaded into LUPREG. The serial input (SI) pin must be tied to the serial output (SO) pin.

## IV. BOMB

The bomb sound effect combines the descending whistle with an explosion at the end. The TIMER I/O (TIO) and serial input (SI) pins must be tied to the serial output (SO) pin. The explosion portion of this routine was altered slightly in that the first tone control register (FIRSTR) was removed. The first initialization of TCNTR, the tone control register, provides a means to control the first tone length. Subsequent tones are controlled (at label NF2 in the timer interrupt routine) where TCNTR is reinitialized. Both versions were retained for comparison and in the event that greater control of the first tone is needed.

## V. LASER GUN

The laser gun sound effect combines the output from the white noise routine and the COP800 timer I/O (TIO) pin (tie TIO to SO). The SI pin is not tied to SO in this application and the ring counter uses only nine stages instead of seventeen.

The registers used for program control are EXITR, TCNTR, and the TIMER. By adjusting the value in EXITR the duration of the laser "shot" can be shortened or lengthened. (A value larger than 03F hex may create problems.) By adjusting the TIMER values (TVALO, TVALHI) and the tone counter (TCNTR) value, interesting variations in the laser sound can be attained.

NOTE: This note applies to all routines that use both the timer interrupt and the ring counter: In order to return to the main program from which the subroutine was called, the stack pointer must be manually restored during the timer interrupt before executing the return (RET) instruction. The reason for this is that the timer interrupt is two levels below the main program. A simple return statement will only serve to return to the ring counter routine from the point at which the timer interrupt occurred. By adding two to the stack pointer (SP + 2), the return statement will force the address of the instruction following the JSR in MAIN into the program counter (PC) from which point execution will continue.


TL/DD/10716-1
FIGURE 1. 17 Stage Ring Counter


Whistle Flow Diagram


## Descending Whistle

| 1 |  |  | ; |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 |  |  | ; |  |  |  |
| 3 |  |  | ; TIMER INTERRUPT IS USED. |  |  |  |
| 4 |  |  | ; OUTPUT ON TIMER I/O (TIO) PIN. |  |  |  |
| 5 |  |  | ; USE $20 \mathrm{MHz} \mathrm{XTAL} ,1 \mu \mathrm{~S}$ INSTR CYCLE FOR THIS DEMO. |  |  |  |
| 6 |  |  |  |  |  |  |
| 7 |  |  | ; WRITTEN BY: JERRY LEVENTER |  |  |  |
| 8 |  |  | ; DATE: OCTOBER 4, 1989 |  |  |  |
| 9 |  |  | ; |  |  |  |
| 10 |  |  | .TITLE WHISTLEI |  |  |  |
| 11 |  |  | . CHIP 820 |  |  |  |
| 12 |  |  | ; |  |  |  |
| 13 |  | 00D5 |  | PORTGC | $=0 \mathrm{D} 5$ | ; PORT G CONFIGURATION |
| 14 |  | O0E9 |  | SIOR | $=0 \mathrm{E} 9$ | ; SIO SHIFT REGISTER |
| 15 |  | O0EA |  | TMRLO | $=$ OEA | ; TIMER LOW BYTE |
| 16 |  | OOEB |  | TMRHI | $=0 \mathrm{~EB}$ | ; TIMER HIGH BYTE |
| 17 |  | OOEC |  | TAULO | $=$ OEC | ; TIMER REGISTER LOW BYTE |
| 18 |  | OOED |  | TAUHI | $=0 \mathrm{ED}$ | ; TIMER REGISTER HIGH BYTE |
| 19 |  | OOEE |  | CNTRL | $=\mathrm{OEE}$ | ; CONTROL REGISTER |
| 20 |  | OOEF |  | PSW | $=0 \mathrm{EF}$ | ; PSW REGISTER |
| 21 |  | 0004 |  | TRUN | $=4$ |  |
| 22 |  | 0005 |  | TPND | $=5$ |  |
| 23 |  | 0002 |  | BUSY | $=2$ |  |
| 24 |  | 0000 |  | GIE | $=0$ |  |
| 25 |  |  | ; |  |  |  |
| 26 |  |  | ; **** | SPECIAL REGISTERS AND CONSTANTS **** |  |  |
| 27 |  |  | ; |  |  |  |
| 28 |  | 002F |  | WSLO | $=02 \mathrm{~F}$ | ; TIMER VALUES |
| 29 |  | 0000 |  | WSLHI | $=000$ |  |
| 30 |  | 00F0 |  | FCNTR | $=0 \mathrm{FO}$ | ; FREQUENCY COUNT REGISTER |
| 31 |  | 0000 |  | FCNT | $=000$ |  |
| 32 |  | OOFF |  | MINFREQ | $=0 \mathrm{FF}$ | ; MIN FREQUENCY CONSTANT |
| 33 |  |  | ; |  |  |  |
| 34 |  |  | ; ********************************** |  |  |  |
| 35 |  |  | ; **** BEGIN DEMO PROGRAM HERE **** |  |  |  |
| 36 |  |  | ; ********************************* |  |  |  |
| 37 |  |  | ; |  |  |  |
| 38 | 0000 | DD2F | MAIN : | LD | SP, \#02F | DERAULT INITIALIZATION OF SP |
| 38 | 0002 | 3005 |  | JSR | WHISTLE | ***CALLING ROUTINE FOR DEMO*** |
| 40 | 0004 | FF |  | JP | - |  |
| 41 | 0005 | BCD508 | WHISTLE:LD |  | PORTGC,\#008 | TIQ PIN (G3) AS OUTPUT |
| 42 | 0008 | BCEEA2 |  | LD | CNTRL, \#OA2 | PWM WITH TIO TOGGLE, 8Tc |
| 43 | 000B | BCEA2F |  | LD | TMRLO, \#WSLO | WHFSTLE VALUE FOR TIMER |
| 44 | 000E | BCEBOO |  | LD | TMRHI, \#WSLHI |  |
| 45 | 0011 | BCEC2F |  | LD | TAULO, \#WSLO |  |
| 46 | 0014 | BCEDOO |  | LD | TAUHI, \#WSLHI |  |
| 47 | 0017 | D000 |  | ID | FCNTR, \#FCNT | INFT FREQ COUNT |
| 48 | 0019 | BCEFII | LUP: | LD | PSW,\#011 | ENPI, GIE $=1$, TPND $=0$ |
| 49 | 001C | BDEE7C |  | SBIT | TRUN, CNTRL | START TIMER |
| 50 | 001F | FF |  | JP | - | SEIF LOOP TIL TIMER INTERRUPT |
| 51 | 0020 | F8 |  | JP | LUP | RUM TIL LAST HISTLE FREQ |
| 52 |  |  | ; |  |  |  |
| 53 |  |  | ; **** I | INTERRUPT | T ROUTINE **** |  |
| 54 |  |  | ; |  |  |  |
| 55 |  | 00FF |  | . $=0 \mathrm{FF}$ |  |  |
| 56 | 00FF | BDEF75 |  | IFBIT | TPND, PSW | TEgT TIMER PENDING FLAG |
| 57 | 0102 | 01 |  | JP | TIMOUT |  |
| 58 | 0103 | FF |  | JP | - | ERROR |

## Descending Whistle (Continued)

| 59 | 0104 | BDEE6C | TIMOUT: | RBIT | TRUN, CNTRL |  | STOP THE TIMER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 60 | 0107 | BDF075 |  | IFBIT | 5, FCNTR |  | COUNT CYCLES |  |
| 61 | 010A | 06 |  | JP | TM |  |  |  |
| 62 | 010B | 9DF0 |  | LD | A, FCNTR |  | INCREMENT COUNT |  |
| 63 | 010D | 8A |  | INC | A |  |  |  |
| 64 | O10E | 9 CFO |  | X | A, FCNTR |  |  |  |
| 65 | 0110 | 8D |  | RETSK |  |  |  |  |
| 66 | 0111 | D000 | TM : | LD | FCNTR,\#FCNT |  | RESET COUNT |  |
| 67 | 0113 | DEEC |  | LD | B,\#TAULO |  |  |  |
| 68 | 0115 | AE |  | LD | A, [B] | ; | CHANGE FREQUENCY |  |
| 69 | 0116 | 92FF |  | IFEQ | A, \#MINFREQ |  | TIMER = MIN FREQ |  |
| 70 | 0118 | 03 |  | JP | DONE | ; | YES |  |
| 71 | 0119 | 8A |  | INC | A |  |  |  |
| 72 | 011A | A6 |  | X | A, [B] |  | STORE FREQ IN AUTO RELOAD |  |
| 73 | 011B | 8D |  | RETSK |  |  |  |  |
| 74 | 011C | 9DFD | DONE: | LD | A, SP | ; | *** RESTORE STACK POINTER | *** |
| 75 | O11E | 9402 |  | ADD | A,\#002 |  | *** AND RETURN TO CALLING | *** |
| 76 | 0120 | 9CFD |  | X | A, SP | ; | *** ROUTINE. | ** |
| 77 | 0122 | 8E |  | RET |  |  |  |  |
| 78 |  |  |  | .END |  |  |  |  |

Ascending Whistle


Ascending Whistle (Continued)


## White Noise




White Noise (Continued)



TL/DD/10716-4

Explosion (Continued)


Explosion (Continued)


Explosion (Continued)

| 118 |  |  | ; |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 119 |  |  | ; **** | TIMER | TERRUPT ROUTINE |  |  |
| 120 |  |  |  |  |  |  |  |
| 121 |  | OOFF | ; | -= | OFF |  |  |
| 122 | 00FF | BDEF75 |  | IFBIT | TPND, PSW | ; TEST TIMER PND FLAG |  |
| 123 | 0102 | 02 |  | JP | TMOUT |  |  |
| 124 | 0103 | 2005 |  | JMP | XPLOD |  |  |
| 125 | 0105 | BDEE6C | TMOUT: | RBIT | TRUN, CNTRL | ; STOP TIMER |  |
| 126 | 0108 | DEFA |  | LD | B,\#LUPCNT |  |  |
| 127 | 010A | C5 |  | DRSZ | FIRSTR | ; TEST FOR FIRST TONE |  |
| 128 | 010B | 213B |  | JMP | NXT1 | ; AND ADJUST |  |
| 129 | 010D | C8 |  | DRSZ | TCNTR | ; TEST FOR NEW TONE |  |
| 130 | Ol0E | 01 |  | JP | NXT | ; NO |  |
| 131 | 010F | OD |  | JP | NEWF |  |  |
| 132 | 0110 | D501 | NXT : | LD | FIRSTR,\#1 | ; DISABLE FIRST TONE REG |  |
| 133 | 0112 | BDEF7C | NXT2: | SBIT | 4,PSW | ; ENABLE TIMER INTERRUPT |  |
| 134 | 0115 | BDEF6D |  | RBIT | 5,PSW | ; RESET TPND FLAG |  |
| 135 | 0118 | 5 D |  | LD | B,\#RNGVAL | ; POINT TO RANDOM\# |  |
| 136 | 0119 | BDEE7C |  | SBIT | TRUN, CNTRL | ; RESTART TIMER |  |
| 137 | 011C | 8F |  | RETI |  | ; RETURN |  |
| 138 | 011D | C7 | NEWF: | DRSZ | EXITR | ; TEST EXIT COUNT |  |
| 139 | 011E | 10 |  | JP | NF | ; NO |  |
| 140 | 011F | C6 |  | DRSZ | LASTR | ; ENABLE LAST TONE |  |
| 141 | 0120 | 01 |  | JP | LST |  |  |
| 142 | 0121 | 06 |  | JP | NLST |  |  |
| 143 | 0122 | D709 | LST : | LD | EXITR,\#09 | ; SET LAST TONE LENGTH |  |
| 144 | 0124 | BD0078 |  | SBIT | 0,TEMP | ; SET LAST TONE FLAG |  |
| 145 | 0127 | OF |  | JP | NF2 |  |  |
| 146 | 0128 | 9DFD | NLST: | LD | A, SP | ; *** RESTORE STACK POINTER | * |
| 147 | 012A | 9402 |  | ADD | A,\#002 | ; *** FROM TIMER INTERRUPT | ** |
| 148 | 012C | 9CFD |  | X | A, SP | ; *** AND RETURN TO MAIN | ** |
| 149 | 012E | 8E |  | RET |  |  |  |
| 150 | 012F | BD0070 | NF: | IFBIT | 0, TEMP | ; LAST TONE ? |  |
| 151 | 0132 | 04 |  | JP | NF2 | ; YES |  |
| 152 | 0133 | AE |  | LD | A, [B] | ; NEW TONE |  |
| 153 | 0134 | 9404 | NF4: | ADD | A,\#04 | ; INCR EXTRACTION VALUE |  |
| 154 | 0136 | A6 |  | X | A, [B] |  |  |
| 155 | 0137 | D80A | NF2: | LD | TCNTR,\#TCNT | ; REINITIALIZE TONE TIME |  |
| 156 | 0139 | 2110 |  | JMP | NXT |  |  |
| 157 | 013B | D820 | NXT1: | LD | TCNTR,\#TCNTI | ; ADJUST FIRST TONE LENGTH |  |
| 158 | 013D | 2112 |  | JMP | NXT2 |  |  |
| 159 |  |  |  | . END |  |  |  |

## Bomb



Bomb (Continued)

```
l
;
; THE SERIAL INPUT (SI) AND TIMER I/O (TIO) PINS
; MUST BE TIED TO THE SERIAL OUTPUT (SO) PIN.
; OUTPUT IS ON SO.
; USE 2O MHz XTAL, l }\mu\textrm{S}\mathrm{ INSTR CYCLE FOR THIS DEMO.
WRITTEN BY: JERRY LEVENTER
; DATE: OCTOBER 4, 1989
                .TITLE BOMB8
                .CHIP 820
16 OOE9
                    OOEA
                            OOEB
                    OOEC
                    OOED
                    OOEE
                    00EF
                    0004
                    0005
                    0002
                    0 0 0 0
26
                    28
                29
                30
                31
                32
                33
                    34
                    35
                    36
                37
                39
                40
                    41
                    43
                    44
                    46
                    47
                    49
                    50
                    51 
53
54
55 00FO
56
1
2
3
4
5
7
8
10
12
13
l4 ;
17
19
20
22
23
25
```

Bomb (Continued)


Explosion (Continued)

| 111 |  |  | ; *************************************** |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 112 | 0043 | AE | RING: | LD | A, [B] | ; | GET RANDOM \# |
| 113 | 0044 | B0 |  | RRC | A | ; | ROTATE UPPER BYTE |
| 114 | 0045 | A3 |  | X | A, [B-] |  |  |
| 115 | 0046 | AE |  | LD | A, [B] |  |  |
| 116 | 0047 | B0 |  | RRC | A | ; | ROTATE LOWER BYTE |
| 117 | 0048 | A2 |  | X | A, [B+] |  |  |
| 118 | 0049 | 9804 |  | LD | A,\#004 | ; | PERFORM XOR |
| 119 | 004B | 85 |  | AND | A, [B] |  |  |
| 120 | 004C | 9200 |  | IFEQ | A,\#000 |  |  |
| 121 | 004E | 05 |  | JP | TSTLUP |  |  |
| 122 | 004F | 88 |  | IFC |  |  |  |
| 123 | 0050 | 02 |  | JP | RC |  |  |
| 124 | 0051 | Al |  | SC |  |  |  |
| 125 | 0052 | 01 |  | JP | TSTLUP |  |  |
| 126 | 0053 | A0 | RC: | RC |  |  |  |
| 127 | 0054 | C9 | TSLUP: | DRSZ | LUPREG | ; | POINT TO UPPER BYTE |
| 128 | 0055 | ED |  | JP | RING | ; | EXTRACT THIS \# ? |
| 129 | 0056 | AE |  | LD | A, [B] | ; | NO, KEEP ROTATING |
| 130 | 0057 | 2037 |  | JMP | SHIFT | ; | YES |
| 131 |  |  | ; |  |  |  |  |
| 132 |  |  | ; **** | INTERR | PT ROUTINE **** |  |  |
| 133 |  |  | ; |  |  |  |  |
| 134 |  | OOFF |  | . $=$ | OFF |  |  |
| 135 | OOFF | BDEF75 |  | IFBIT | TPND, PSW | ; | TEST FOR EXIT |
| 136 | 0102 | 01 |  | JP | TMOUT |  |  |
| 137 | 0103 | FF |  | JP | - | ; | ERROR |
| 138 |  |  | ; |  |  |  |  |
| 139 | 0104 | BDEE6C | tMOUT | RBIT | TRUN, CNTRL | ; | STOP TIMER |
| 140 | 0107 | BD0070 |  | IFBIT | 0,FLAG | ; | BRANCH TO ROUTINE |
| 141 | 010A | 213B |  | JMP | WSINT | ; | SET $=$ WHISTLE, RESET $=$ EXPLOSION |
| 142 |  |  | ; |  |  |  |  |
| 143 | 010C | DEFA |  | LD | B,\#LUPCNT |  |  |
| 144 | 010E | C8 |  | DRS2 | TCNTR | ; | TEST FOR NEW TONE |
| 145 | 010F | 01 |  | JP | NXT | ; | NO, DON'T INCREMENT LUPCNT |
| 146 | 0110 | OC |  | JP | NEWF | ; | YES |
| 147 | 0111 | BDEF7C | NXT: | SBIT | 4,PSW | ; | ENABLE TIMER INTRRUPT |
| 148 | 0114 | BDEF6D |  | RBIT | 5,PSW | ; | RESET TIMER PENDING FLAG |
| 149 | 0117 | DEF3 |  | LD | B,\#RNGVAL | ; | POINT TO RANDOM \# |
| 150 | 0119 | BDEE7C |  | SBIT | TRUN, CNTRL | ; | RESTART TIMER |
| 151 | 011C | 8F |  | RETI |  | ; | RETURN TO RING COUNTER |
| 152 | 011D | C7 | NEWF: | DRSZ | EXITR | ; | DO LAST TONE ? |
| 153 | O11E | 10 |  | JP | NF | ; | N0 |
| 154 | 011F | C6 |  | DRSZ | LASTR | ; | IS LAST TONE DONE? |
| 155 | 0120 | 01 |  | JP | LST | ; | N0 |
| 156 | 0121 | 06 |  | JP | NLST | ; | YES, RETURN TO MAIN |
| 157 | 0122 | D704 | LST : | LD | EXITR,\#LAST2 | ; | LENGTHEN THE LAST TONE |
| 158 | 0124 | BD0079 |  | SBIT | 1,FLAG | ; | SET LAST TONE FLAG |
| 159 | 0127 | OF |  | JP | NF2 |  |  |
| 160 | 0128 | 9DFD | NLST : | LD | A, SP | ; | ** RESTORE STACK POINTER ** |
| 161 | 012A | 9402 |  | ADD | A,\#002 | ; | ** AND RETURN TO MAIN ** |
| 162 | 012C | 9CFD |  | X | A, SP |  |  |
| 163 | O12E | 8E |  | RET |  |  |  |
| 164 |  |  | ; |  |  |  |  |
| 165 | 012F | BD0071 | NF : | IFBIT | 1,FLAG | ; | LAST TONE ? |
| 166 | 0132 | 04 |  | JP | NF2 | ; | YES, DON'T INCREMENT LUPCNT |
| 167 | 0133 | AE |  | LD | A, [B] | ; | NEW TONE |
| 168 | 0134 | 9404 |  | ADD | A,\#04 | ; | INCR EXTRACT COUNT (LUPCNT) |
| 169 | 0136 | A6 |  | X | A, [B] |  |  |
| 170 | 0137 | D80A | NF2: | LD | TCNTR,\#TCNT | ; | REINITIALIZE TONE TIME |
| 171 | 0139 | 2111 |  | JMP | NXT |  |  |

## Explosion (Continued)




Laser Gun (Continued)


Laser Gun (Continued)


## Laser Gun (Continued)

| 113 | 004F | C9 | TSTLUP: | DRSZ | LUPREG |  | ; EXTRACT THIS \# ? |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 114 | 0050 | F0 |  | JP | RING |  | ; NO, KEEP ROTATING |  |
| 115 | 0051 | $A E$ |  | LD | A, [B] |  | ; YES |  |
| 116 | 0052 | E5 |  | JP | SHIFT |  |  |  |
| 117 |  |  | ; |  |  |  |  |  |
| 118 |  |  | ; **** | TIMER | INTERRUPT ROUTINE | **** |  |  |
| 119 |  |  | ; |  |  |  |  |  |
| 120 |  | OOFF |  | -= | OFF |  |  |  |
| 121 | 00FF | BDEF75 |  | IFBIT | TPND, PSW |  | ; TEST TIMER PND FLAG |  |
| 122 | 0102 | 01 |  | JP | TMOUT |  |  |  |
| 123 | 0103 | FF |  | JP | - |  | ; ERROR |  |
| 124 |  |  | ; |  |  |  |  |  |
| 125 | 0104 | BDEE6C | TMOUT: | RBIT | TRUN, CNTRL |  | ; STOP TIMER |  |
| 126 | 0107 | DEFA |  | LD | B,\#LUPCNT |  |  |  |
| 127 | 0109 | C8 |  | DRSZ | TCNTR |  | ; TEST FOR NEW TONE |  |
| 128 | 010A | 01 |  | JP | NXT |  | ; N0 |  |
| 129 | 010B | OB |  | JP | NEWF |  |  |  |
| 130 | 010C | BDEF7C | NXT: | SBIT | 4,PSW |  | ; ENABLE TIMER INTERRUPT |  |
| 131 | 010F | BDEF6D |  | RBIT | 5,PSW |  | ; RESET TPND FLAG |  |
| 132 | 0112 | 5D |  | LD | B,\#RNGVAL |  | ; POINT TO RANDOM \# |  |
| 133 | 0113 | BDEE7C |  | SBIT | TRUN, CNTRI |  | ; RESTART TIMER |  |
| 134 | 0116 | 8F |  | RETI |  |  | ; RETURN |  |
| 135 | 0117 | C7 | NEWF: | DRSZ | EXITR |  | ; EXIT COUNT = 0 ? |  |
| 136 | 0118 | 07 |  | JP | NF |  | ; N0 |  |
| 137 | 0119 | 9DFD | NLST : | LD | A, SP |  | ; *** RESTORE STACK POINTER | *** |
| 138 | 011B | 9402 |  | ADD | A,\#002 |  | ; *** FROM TIMER INTERRUPT | *** |
| 139 | 011D | 9CFD |  | X | A, SP |  | ; *** AND RETURN TO MAIN | *** |
| 140 | 011F | 8E |  | RET |  |  |  |  |
| 141 | 0120 | AE | NF : | LD | A, [B] |  | ; NEW TONE |  |
| 142 | 0121 | 9404 |  | ADD | A,\#04 |  | ; INCR EXTRACTION VALUE |  |
| 143 | 0123 | A6 |  | X | A, [B] |  |  |  |
| 144 | 0124 | D820 |  | LD | TCNTR,\#TCNT |  | ; REINITIALIZE TONE TIME |  |
| 145 | 0126 | E5 |  | JP | NXI |  |  |  |
| 146 |  |  |  | . END |  |  |  |  |

## DTMF Generation with a 3.58 MHz Crystal



DTMF (Dual Tone Multiple Frequency) is associated with digital telephony, and provides two selected output frequencies (one high band, one low band) for a duration of 100 ms . DTMF generation consists of selecting and combining two audio tone frequencies associated with the rows (low band frequency) and columns (high band frequency) of a pushbutton touch tone telephone keypad.
This application note outlines two different methods of DTMF generation using a COP820C/840C microcontroller clocked with a 3.58 MHz crystal in the divide by 10 mode. This yields an instruction cycle time of $2.79 \mu \mathrm{~s}$. The application note also provides a low true row/column decoder for the DTMF keyboard.
The first method of DTMF generation provides two PWM (Pulse Width Modulation) outputs on pins G3 and G2 of the G port for 100 ms . These two PWM outputs represent the selected high band and low band frequencies respectively, and must be combined externally with an LM324 op amp or equivalent feed back circuit to produce the DTMF signal.
The second method of DTMF generation uses ROM lookup tables to simulate the two selected DTMF frequencies. These table lookup values for the selected high band and low band frequencies are then combined arithmetically. The high band frequencies contain a higher bias value to compensate for the DTMF requirement that the high band frequency component be 2 dB above the low band frequency component to compensate for losses in transmission. The resultant value from the arithmetic combination of sine wave values is output on L port pins L0 to L5, and must be combined externally with a six input resistor ladder network to produce the DTMF signal. This resultant value is updated every $118 \mu \mathrm{~s}$. The COP820C/840C timer is used to time out the 100 ms duration of the DTMF. A timer interrupt at the end of the 100 ms is used to terminate the DTMF output. The external ladder network need not contain any active components, unlike the first method of DTMF generation with the two PWM outputs into the LM324 op amp.
The associated COP820C/840C program for the DTMF generation is organized as three subroutines. The first subroutine (KBRDEC) converts the low true column/row input from the DTMF keyboard into the associated DTMF hexadecimal digit. In turn, this hex digit provides the input for the other two subroutines (DTMFGP and DTMFLP), which represent the two different methods of DTMF generation. These three subroutines contain 35, 94, and 301 bytes of COP820C/840C code respectively, including all associated ROM tables. The Program Code/ROM table breakdowns are 19/16, 78/16, and 88/213 bytes respectively.

## DTMF KEYBOARD MATRIX

The matrix for selecting the high and low band frequencies associated with each key is shown in Figure 1. Each key is uniquely referenced by selecting one of the four low band frequencies associated with the matrix rows, coupled with selecting one of the four high band frequencies associated with the matrix columns. The low band frequencies are
$697 \mathrm{~Hz}, 770 \mathrm{~Hz}, 852 \mathrm{~Hz}$, and 941 Hz , while the high band frequencies are $1209 \mathrm{~Hz}, 1336 \mathrm{~Hz}, 1477 \mathrm{~Hz}$, and 1633 Hz . The DTMF keyboard input decode subroutine assumes that the keyboard is encoded in a low true row/column format, where the keyboard is strobed sequentially with four low true column selects with each returning a low true row select. The low true column and row selects are encoded in the upper and lower nibbles respectively of the accumulator, which serves as the input to the DTMF keyboard input decode subroutine. The subroutine will then generate the DTMF hexadecimal digit associated with the DTMF keyboard input digit.
The DTMF keyboard decode subroutine (KBRDEC) utilizes a common ROM table lookup for each of the two nibbles representing the low true column and row encodings for the keyboard. The only legal low true nibbles for a single key input are E, D, B, and 7. All other low true nibble values represent multiple keys, no key, or no column strobe. Results from two legal nibble table lookups (from the same 16 byte ROM table) are combined to form a hex digit with the binary format of 0000RRCC, where RR represents the four row values and CC represents the four column values. The illegal nibbles are trapped, and the subroutine is exited with a RET (return) command to indicate multiple keys or no key. A pair of legal nibble table lookups result in the subroutine being exited with a RETSK (return and skip) command to indicate a single key input. This KBRDEC subroutine uses 35 bytes of code, consisting of 19 bytes of program code and 16 bytes of ROM table.

## DTMF GENERATION USING PWM AND AN OP AMP

The first DTMF generation method (using the DTMFGP subroutine) generates the selected high band and low band frequencies as PWM (Pulse Width Modulation) outputs on pins G3 and G2 respectively of the G port. The COP820C/ 840C microcontrollers each contain only one timer, and three times must be generated to satisfy the DTMF application. These three times are the half periods of the two selected frequencies and the 100 ms duration period. Obviously the single timer can only generate one of the required times, while the program must generate the two remaining times. The solution lies in dividing the 100 ms duration time by the half periods for each of the eight DTMF frequencies, and then examining the respective high band and low band quotients and remainders. Naturally these divisions must be normalized to the instruction cycle time ( $\mathrm{t}_{\mathrm{C}}$ ). 100 ms represents 35796 tc's. The results of these divisions are detailed in Table 1 .
The four high band frequencies are produced by running the COP820C/840C timer in PWM (Pulse Width Modulation) mode, while the program produces the four low band frequencies and the 100 ms duration timeout. The programmed times are achieved by using three programmed register counters R0, R2 and R3, with a backup register R1 to reload the counter R0. These three counters represent the half period, the 100 ms quotient, and the 100 ms remainder associated with each of the four low band frequencies.


TL/DD/10740-22
FIGURE 1. DTMF Keyboard Matrix

TABLE I. Frequency Half Periods, Quotients and Remainders

|  | Freq. Hz | Half Period in $\mu \mathrm{s}$ | Half <br> Period in tc's | $\begin{gathered} 100 \mathrm{~ms} / 0.5 \mathrm{P} \\ \text { in tc's } \\ \hline \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Quotient | Remainder |
| Low Band Frequencies | 697 | 717.36 | 257 | 139 | 73 |
|  | 770 | 649.35 | 232 | 154 | 68 |
|  | 852 | 586.85 | 210 | 170 | 96 |
|  | 941 | 531.35 | 190 | 188 | 76 |
| High Band Frequencies | 1209 | 413.56 | 148 | 241 | 128 |
|  | 1336 | 374.25 | 134 | 267 | 18 |
|  | 1477 | 338.53 | 121 | 295 | 101 |
|  | 1633 | 306.18 | 110 | 325 | 46 |

Note: 100 ms represents 35796 tc's.

The DTMFGP subroutine starts by transforming the DTMF hex digit in the accumulator (with binary format 0000RRCC) into low and high frequency vectors with binary formats 0011 RR11 and 0011CC00 respectively. The transformation of the hex digit 0000RRCC (where RR is the row select and CC is the column select) into the frequency vectors is shown in Table II. The conversion produces a timer vector $0011 \mathrm{CC00}(\mathrm{~T})$, and three programmed counter vectors for R1, R2, and R3. The formats for the three counter vectors are 0011RR11 (F), 0011RR10 (Q), and 0011RR01 (R). These four vectors created from the core vector are used as
inputs for a 16 byte ROM table using the LAID (Load Accumulator InDirect) instruction. One of these four vectors (the $T$ vector) is a function of the column bits (CC), while the other three vectors ( $F, Q, R$ ) are a function of the row bits (RR). This correlates to only one parameter being needed for the timer (representing the selected high band frequency), while three parameters are needed for the three counters (half period, 100 ms quotient, 100 ms remainder) associated with the low band frequency and 100 ms duration. The frequency parameter ROM translation table, accessed by the $T, F, Q$, and $R$ vectors, is shown in Table III.

TABLE II. DTMF Hex Digit Translation


TABLE III. Frequency Parameter ROM Translation Table

| T- Timer | F-Frequency | Q—Quotient |
| :---: | :---: | :---: |
| Address | Data (Decimal) | R-Remainder |
| $0 \times 30$ | 147 | Vector |
| $0 \times 31$ | 10 | $T$ |
| $0 \times 32$ | 140 | R |
| $0 \times 33$ | 38 | Q |
| $0 \times 34$ | 133 | T |
| $0 \times 35$ | 9 | R |
| $0 \times 36$ | 155 | Q |
| $0 \times 37$ | 33 | T |
| $0 \times 38$ | 120 | R |
| $0 \times 39$ | 14 | Q |
| $0 \times 3 \mathrm{~A}$ | 171 | F |
| $0 \times 3 \mathrm{~B}$ | 31 | T |
| $0 \times 3 \mathrm{C}$ | 109 | R |
| $0 \times 3 \mathrm{D}$ | 10 | Q |
| $0 \times 3 \mathrm{E}$ | 189 | F |

The theory of operation in producing the selected low band frequency starts with loading the three counters with values obtained from a ROM table. The half period for the selected frequency is counted out, after which the G2 output bit is toggled. During this half period countout, the quotient counter is decremented. This procedure is repeated until the quotient counter counts out, after which the program branches to the remainder loop. During the remainder loop, the remainder counter counts out to terminate the 100 ms . Following the remainder countout, the G2 and G3 bits are both reset, after which the DTMF subroutine is exited. Great care must be taken in time balancing the half period loop for
the selected low band frequency. Furthermore, the toggling of the G2 output bit (achieved with either a set or reset bit instruction) must also be exactly time balanced to maintain the half period time integrity. Local stall loops (consisting of a DRSZ instruction followed by a JP jump back to the DRSZ for a two byte, six instruction cycle loop) are embedded in both the half period and remainder loops. Consequently, the ROM table parameters for the half period and remainder counters are approximately only one-sixth of what otherwise might be expected. The program for the half period loop, along with the detailed time balancing of the loop for each of the low band frequencies, is shown in Figure 2.

|  | Program |  | Bytes/ <br> Cycles |  | Conditional Cycles | Cycles | Total Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LD | B, \# PORTGD | 2/3 |  |  |  |  |
|  | LD | X, \# R1 | $2 / 3$ |  |  |  |  |
| LUP1: | LD | A, $[\mathrm{X}-\mathrm{]}$ | 1/3 |  |  | 3 |  |
|  | IFBIT | 2,[B] | 1/1 |  |  | 1 |  |
|  | JP | BYP1 | 1/3 |  | 31 |  |  |
|  | X | A, $[\mathrm{X}+\mathrm{]}$ | 1/3 |  | 3 |  |  |
|  | SBIT | 2,[B] | 1/1 |  | 1 |  |  |
|  | JP | BYP2 | 1/3 |  | 3 |  |  |
| BYP1: | NOP |  | 1/1 |  | 1 |  |  |
|  | RBIT | 2,[B] | 1/1 |  | 1 |  |  |
|  | X | A, $[\mathrm{X}+]$ | 1/3 |  | 3 |  |  |
| BYP2: | DRSZ | R2 | 1/3 |  |  | 3 |  |
|  | JP | LUP2 | 1/3 |  |  | 3 |  |
|  | JP | FINI | 1/3 |  |  |  |  |
| LUP2: | DRSZ | Ro | 1/3 | - | 3 | 3 |  |
|  | JP | LUP2 | 1/3 |  | 3 | 1 |  |
|  | LD | A, [ X$]$ | 1/3 |  |  | 3 |  |
|  | IFEQ | A, \#31 | $2 / 2$ |  |  | 2 |  |
|  | JP | LUP1 | 1/3 |  | 1 | 3 | 30 |
|  | NOP |  | 1/1 |  | 1 |  |  |
|  | NOP |  | 1/1 |  | 1 |  |  |
|  | IFEQ | A, \#38 | $2 / 2$ |  | 2 |  |  |
|  | JP | LUP1 | 1/3 |  | 13 |  | 35 |
|  | LAID |  | 1/3 |  | 3 |  |  |
|  | NOP |  | 1/1 |  | $1$ |  |  |
|  | JP ${ }^{\text {' }}$ | LUP1 | 1/3 |  | 3 |  | 40 |
|  |  |  |  | Total | Half |  |  |
|  |  | Frequency | Loop | Cycles | Period |  |  |
|  |  | $[(38-1)$ |  | + 35 | $=257$ |  |  |
|  |  | [(33-1) | $\times 6]$ | $+40$ | $=232$ |  |  |
|  |  | $[(31-1)$ | $\times 6]$ | + 30 | $=210$ |  |  |
|  |  | [(26-1) | $\times 6]$ | $+40$ | $=190$ |  |  |

FIGURE 2. Time Balancing for Half Period Loop
Table III
Remainder
$[(10-1)$
$[(9-1)$
$[(14-1)$
$[(10-1)$

Loop
$\times 6$
$\times 6]$
$\times 6]$
$\times 6]$

R Loop
$+20$
$+20$
$+20$
$+20$

Total
Cycles
$=74$
$=68$
$=98$
$=74$

Table 1 Remainder

73
68
96
76

Note that the $Q$ value in Table III is one greater than the quotient in Table I to compensate for the fact that the quotient count down to zero test is performed early in the half period loop. The overhead in the remainder loop is 20 instruction cycles. The detailed time balancing for the remainder loop is shown in Table IV.
The selected high band frequency is achieved by loading the half period count in $\mathrm{t}_{\mathrm{c}}$ 's minus one (from Table III) into the timer autoreload register and running the timer in PWM output mode. The minus one is necessary since the timer toggles the G3 output bit when it underflows (counts down through zero), at which time the contents of the autoreload register are transferred into the timer.
In summary, the input digit from the keyboard (encoded in low true column/row format) is translated into a digit matrix vector XXXXRRCC which is checked for 1001RRCC to indicate a single key entry. No key or multiple key entries will set a flag and terminate the DTMF subroutine. The digit matrix vector for a single key is transformed into the core vector 0000RRCC. The core vector is then translated into four other vectors ( $T, F, Q, R$ ) which in turn are used to select four parameters from a 16 byte ROM table. These four parameters are used to load the timer, and the respective half period, quotient, and remainder counters. The 16 byte ROM table must be located starting at ROM location 0030 (or 0X30) in order to minimize program size, and has reference setups with the "OR A, \# 033 " instruction for the F vector and the "OR A, \# 030" instruction for the T vector.
The three parameters associated with the two $R$ bits of the core vector require a multi-level table lookup capability with the LAID instruction. This is achieved with the following section of code in the DTMF subroutine:

|  | LD | B,\#R1 |
| :---: | :---: | :---: |
| LUP: | X | A, [B] |
|  | LD | A, [B,] |
|  | LAID |  |
|  | X | A, [B+] |
|  | DEC | A |
|  | IFBNE | \#4 |
|  | JP | LUP |

This program loads the F frequency vector into R 1 , and then decrements the vector each time around the loop. The vector is successively moved with the exchange commands from R1 to R2 to R3 as one of the same exchange commands loads the data from the ROM table into R1, R2, and R3. This successive decrementation of the $F$ vector changes the $F$ vector into the $Q$ vector, and then changes the $Q$ vector into the $R$ vector. These vectors are used to access the ROM table with the LAID instruction. The B pointer is incremented each time around the loop after it has been used to store away the three selected ROM table parameters (one per loop). These three parameters are stored in sequential RAM locations R1, R2, and R3. The IFBNE test instruction is used to skip out of the loop once the three selected ROM table parameters have been accessed and stored away.
The timer is initialized to a count of 15 so that the first timer underflow and toggling of the G3 output bit (with timer PWM mode and G3 toggle output selected) will occur at the same time as the first toggling of the G2 output bit. The half period counts for the high band frequencies minus one are stored in the timer section of the ROM table. The selected value from this frequency ROM table is stored in the timer autoreload register. The timer is selected for PWM output mode and started with the instruction LD [B], \#OBO where the B pointer is selecting the CNTRL register at memory location OEE.
This first DTMF generation subroutine for the COP820C/ 840 C uses 94 bytes of code, consisting of 78 bytes of program code and 16 bytes of ROM table. A program test routine to sequentially call the DTMFGP subroutine for each of the 16 keyboard input digits is supplied with the listing for the DTMF35 program. This test routine uses a 16 byte ROM table to supply the low true encoded column/row keyboard input to the accumulator. An input from the 10 input pin of the I port is used to select which DTMF generation subroutine is to be used. The DTMFGP subroutine is selected with $10=0$.

## A TYPICAL OP AMP CONFIGURATION FOR MIXING THE TWO DTMF PWM OUTPUTS IS SHOWN IN FIGURE 3.



TL/DD/10740-23
FIGURE 3. Typical Op Amp Configuration for Mixing DTMF PWM Outputs

## DTMF GENERATION USING A RESISTOR LADDER NETWORK

The second DTMF generation method (using the DTMFLP subroutine) generates and combines values from two table lookups simulating the two selected sine waves. The high band frequency table values have a higher base line value (16 versus 13) than the low band frequency table values. This higher bias for the high frequency values is necessary to satisfy the DTMF requirement that the high band DTMF frequencies need a value 2 dB greater than the low band DTMF frequencies to compensate for losses in transmission.
The resultant value from arithmetically combining the table lookup low band and high band frequency values is output on pins LO to L5 of the L port in order to feed into a six input external resistor ladder network. The resultant value is updated every $1171 / 3 \mu \mathrm{~s}$ (one cycle of the LUP42 program loop). The LUP42 program loop contains 42 instruction cycles (tc's) of $2.7936511 \mu \mathrm{~s}$ each for a total loop time of $1171 / 3 \mu \mathrm{~s}$. The COP820C/840C timer is used to count out the 100 ms DTMF duration time.
An interrupt from the timer terminates the 100 ms DTMF output. Note that the Stack Pointer (SP) must be adjusted following the timer interrupt before returning from the DTMFLP subroutine.
The DTMFLP subroutine starts by quadrupling the value of the DTMF hex digit value in the accumulator, and then adding an offset value to reach the first value in the telephone key table. The telephone key ROM table contains four values associated with each of the 16 DTMF hex keys. These four values represent the low and high frequency table sizes and table starting addresses associated with the pair of frequencies (one low band, one high band) associated with each DTMF key. The FRLUP section of the program loads the four associated telephone key table values from the ROM table into the registers LFTBSZ (Low Freq Table Size), LFTADR (Low Freq Table Address), HFTBSZ (High Freq Table Size), and HFTADR (High Freq Table Address). The program then initializes the timer and autoreload register, starts the timer, and then jumps to LUP42. Note that the timer value in tc's is 100 ms plus one LUP42 time, since the initial DTMF output is not until the end of the LUP42 program.
Multiples of the magic number $118 \mu \mathrm{~s}$ (approximately) are close approximations to all eight of the DTMF frequencies. The LUP42 program uses 42 instruction cycles (of $2.7936511 \mu \mathrm{~s} \mathrm{each})$ to yield a LUP42 time of $1171 / 3 \mu \mathrm{~s}$. The purpose of the LUP42 program is to update the six L port outputs by accessing and then combining the next set of
values from the selected low band and high band sine wave frequency tables in the ROM. The ROM table offset frequency pointers (LFPTR and HFPTR) must increment each time and then wrap around from top to bottom of the two selected ROM tables. The ROM table size parameters (LFTBSZ and HFTBSZ) for the selected frequencies are tested during each LUP42 to determine if the wrap around from ROM table top to bottom is necessary. The wrap around is implemented by clearing the frequency pointer in question. Note that the ROM tables are mapped from a reference of 0 to table size minus one, so that the table size is used in a direct comparison with the frequency offset pointer to test for the need for a wrap around. Also note that the offset pointer incremented value is used during the following LUP42 cycle, while the pre-incremented value of the pointer is used during the current cycle. However, it is the incremented value that is tested versus the table size for the need to wrap around.
After the low band and high band ROM table sine wave frequency values are accessed in each cycle of the LUP42 program, they are added together and then output to pins LO-L5 of the L port. As stated previously, the low band frequency values have a lower bias than the high band frequency values to compensate for the required 2 dB offset. Specifically, the base line and maximum values for the low frequency values are 13 and 26 respectively, while the base line and maximum values for the high frequency values are 16 and 32 respectively. Thus the combined base line value is 29 , while the combined maximum value is 58 . This gives a range of values on the $L$ port output (LO-L5) from 0 to 58. The minimum time necessary for the LUP42 update program loop is 36 instruction cycles including the jump back to the start of the loop. Consequently, two LAID instructions are inserted just prior to the jump back instruction at the end of LUP42 to supply the six extra NOP instruction cycles needed to increase the LUP42 instruction cycles from 36 to 42. A three cycle LAID instruction can always be used to simulate three single cycle NOP instructions if the accumulator data is not needed.
Table V shows the multiple LUP42 approximation to the eight DTMF frequencies, including the number of sine wave cycles and data points in the approximation. As an example, three cycles of a sine wave with a total of 19 data points across the three cycles is used to approximate the 1336 Hz DTMF frequency. The 19 cycles of LUP42 times the LUP42 time of $1171 / 3 \mu \mathrm{~s}$ is divided into the three cycles to yield a value of 1345.69 Hz . This gives an error of $+0.73 \%$ when compared with the DTMF value of 1336 Hz . This is well within the $1.5 \%$ North American DTMF error range.

## TABLE V. DTMF Frequency Approximation Table

| DTMF <br> Freq. | \# of Sine <br> Wave Cycles | \# of Data <br> Points |
| :---: | :---: | :---: |
| 697 | 4 | 49 |
| 770 | 1 | 11 |
| 852 | 1 | 10 |
| 941 | 1 | 9 |
| 1209 | 1 | 7 |
| 1336 | 3 | 19 |
| 1477 | 4 | 23 |
| 1633 | 4 | 21 |


| Calculation | Approx. <br> Freq. | \% Error |
| :---: | :---: | :---: |
| $4 /(49 \times 1171 / 3)$ | $=695.73$ | -0.18 |
| $1 /(11 \times 1171 / 3)$ | $=774.79$ | +0.62 |
| $1 /(10 \times 1171 / 3)$ | $=852.27$ | +0.03 |
| $1 /(9 \times 1171 / 3)$ | $=946.97$ | +0.63 |
| $1 /(7 \times 1171 / 3)$ | $=1217.53$ | +0.71 |
| $3 /(19 \times 1171 / 3)$ | $=1345.69$ | +0.73 |
| $4 /(23 \times 1171 / 3)$ | $=1482.21$ | +0.35 |
| $4 /(21 \times 1171 / 3)$ | $=1623.38$ | -0.59 |

The frequency approximation is equal to the number of cycles of sine wave divided by the time in the total number of LUP42 cycles before the ROM table repeats.
The values in the DTMF sine wave ROM tables are calculated by computing the sine value at the appropriate points, scaling the sine value up to the base line value, and then adding the result to the base line value. The following example will help to clarify this calculation.
Consider the three cycles of sine wave across 19 data points for the 1336 Hz high band frequency. The first value in the table is the base line value of 16 . With $2 \pi$ radians per sine wave cycle, the succeeding values in the table represent the sine values of $1 \times(6 \pi / 19), 2 \times(6 \pi / 19), 3 \times$ $(6 \pi / 19), \ldots$, up to $18 \times(6 \pi / 19)$. Consider the seventh and eighth values in the table, representing the sine values of $6 \times(6 \pi / 19)$ and $7 \times(6 \pi / 19)$ respectively. The respective calculatons of $16 \times \sin [6 \times(6 \pi / 19)]$ and $16 \times \sin [7$ $\times(6 \pi / 19)]$ yield values of -5.20 and 9.83 . Rounding to the nearest integer gives values of -5 and 10. When added to the base line value of 16 , these values yield the results 11 and 26 for the seventh and eighth values in the 1336 Hz DTMF ROM table. Symmetry in the loop of 19 values in the DTMF table dictates that the fourteenth and thirteenth values in the table are 21 and 6 , representing values of 5 and -10 from the calculations.
The area under a half cycle of sine wave relative to the area of the surrounding rectangle is $2 / \pi$, where $\pi$ radians represent the sine wave half cycle. This surrounding rectangle has a length of $\pi$ and a height of 1 , with the height representing the maximum sine value. Consequently, the area of the surrounding rectangle is $\pi$. The integral of the area under the half sine wave from 0 to $\pi$ is equal to 2 . The ratio of $2 / \pi$ is equal to $63.66 \%$, so that the total of the values for each half sine wave should approximate $63.66 \%$ of the sum of the max values. The maximum values (relative to the base line) are 13 and 16 respectively for the low and high band DTMF frequencies.
For the previous 1336 Hz example, the total of the absolute values for the 19 sine values from the 1336 Hz ROM
table is equal to 196. The surrounding rectangle for the three cycles of sine wave is 19 by 16 for a total area of 304. The ratio of $196 / 304$ is $64.47 \%$ compared with the $2 / \pi$ ratio of $63.66 \%$. Thus the sine wave approximation gives an area abundance of $0.81 \%$ (equal to $64.47-63.66$ ).
An application of the sine wave area criteria is shown in the generation of the DTMF 852 Hz frequency. The ten sine values calculated are $0,7.64,12.36,12.36,7.64,0,-7.64$, $-12.36,-12.36$, and -7.64 . Rounding off to the nearest integer yields values of $0,8,12,12,8,0,-8,-12,-12$ and -8 . The total of these values (absolute numbers) is 80, while the area of the surrounding rectangle is $130(10 \times 13)$. The ratio of $80 / 130$ is $61.54 \%$ compared with the $2 / \pi$ ratio of $63.66 \%$. Thus the sine wave approximation gives an area deficiency of $2.12 \%$ (equal to 63.66 - 61.54), which is overly deficient. Consequently, two of the ten sine values are augmented to yield sine values of $0,8,12,13^{*}, 8,0,-8$, $-12,-13^{*}$, and -8 . This gives an absolute total of 82 and a ratio of $82 / 130$, which equals $63.08 \%$ and serves as a much better approximation to the $2 / \pi$ ratio of $63.66 \%$.
The sine wave area criteria is also used to modify two values in the DTMF 941 Hz frequency. The nine sine values calculated are $0,8.36,12.80,11.26,4.45,-4.45,-11.26$, -12.80 , and -8.36 . Rounding off to the nearest integer yields values of $0,8,13,11,4,-4,-11,-13$, and -8 . The total of these values (absolute numbers) is 72 , while the area of the surrounding rectangle is $117(9 \times 13)$. The ratio of $72 / 117$ is $61.54 \%$ compared to the $2 / \pi$ ratio of $63.66 \%$. Thus the sine wave approximation gives an area deficiency of $2.12 \%$ (equal to $63.66-61.54$ ), which is overly deficient. Rounding up the two values of 4.45 and -4.45 to 5 and -5 , rather than down to 4 and -4 , yields values of $0,8,13,11$, $5,-5,-11,-13$ and -8 . This gives an absolute total of 74 and a ratio of $74 / 117$, which equals $63.25 \%$ and serves as a much better approximation to the $2 / \pi$ ratio of $63.66 \%$. With these modified values for the 852 and 941 DTMF frequencies, the area criteria ratio of $2 / \pi=63.66 \%$ for the sine wave compared to the surrounding rectangle has the following values:

| DTMF | Sum of |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Freq. | Values | Rectangle <br> Area | Percentage | Diff. |
| 697 Hz | 406 | $49 \times 13=637$ | $63.74 \%$ | $+0.08 \%$ |
| 770 Hz | 92 | $11 \times 13=143$ | $64.34 \%$ | $+0.68 \%$ |
| 852 Hz | 82 | $10 \times 13=130$ | $63.08 \%$ | $-0.58 \%$ |
| 941 Hz | 74 | $9 \times 13=117$ | $63.25 \%$ | $-0.41 \%$ |
| 1209 Hz | 72 | $7 \times 16=112$ | $64.29 \%$ | $+0.63 \%$ |
| 1336 Hz | 196 | $19 \times 16=304$ | $64.47 \%$ | $+0.81 \%$ |
| 1477 Hz | 232 | $23 \times 16=368$ | $63.04 \%$ | $-0.62 \%$ |
| 1633 Hz | 216 | $21 \times 16=336$ | $64.29 \%$ | $+0.63 \%$ |

The LUP42 program loop is interrupted by the COP820C/ 840C timer after 100 ms of DTMF output. As stated previously, the Stack Pointer (SP) must be adjusted (incremented by 2) following the timer interrupt before returning from the DTMFLP subroutine.

This second DTMF generation subroutine for the COP820C/840C uses 301 bytes of code, consisting of 88 bytes of program code and 213 bytes of ROM table. The following is a summary of the DTMFLP subroutine code allocation.

| $\quad$DTMFLP Code <br> Allocation | \# of <br> Bytes |
| :--- | ---: |
| 1. Subroutine Header Code | 42 |
| 2. Interrupt Code | 16 |
| 3. LUP42 Code | 30 |
| 4. Telephone Key Table | 64 |
| 5. Sine Value Tables | 149 |
| Total |  |

A program test routine to sequentially call the DTMFLP subroutine for each of the 16 DTMF keyboard input digits is supplied with the listing for the DTMF35 program. This test routine uses a 16 byte ROM table to supply the low true encoded column/row keyboard input to the accumulator. An input from the 10 pin of the I port is used to select which DTMF generation subroutine is to be used. The DTMFLP subroutine is selected with $10=1$.
A TYPICAL RESISTOR LADDER NETWORK IS SHOWN IN FIGURE 4.

## SUMMARY

In summary, the DTMF35 program assumes a COP820C/ 840 C clocked with a 3.58 MHz crystal in divide by 10 mode. The DTMF35 program contains three subroutines, KBRDEC, DTMFGP, and DTMFLP. The KBRDEC subroutine is a low true DTMF keyboard decoder, while the DTMFGP and DTMFLP subroutines represent the alternative methods of DTMF generation.
The KBRDEC subroutine provides a low true decoding of the DTMF keyboard input and assumes that the keyboard input has been encoded in a low true column/row format, with the columns of the keyboard being sequentially strobed.
The DTMFGP subroutine produces two PWM (Pulse Width Modulation) outputs (representing the selected high and low band DTMF frequencies) for combination with an external op amp network (LM324 or equivalent).
The DTMFLP subroutine produces six bits of combined high band and low band DTMF frequency output for combination in an external resistor ladder network. This output represents a combined sine wave simulation of the two selected DTMF frequencies by combining values from two selected ROM tables, and updating these values every $118 \mu \mathrm{~s}$.
The three DTMF35 subroutines contain the following number of bytes of program and ROM table memory:

| Subroutine | \# of Bytes <br> of Program | \# of Bytes <br> of ROM Table | Total \# <br> of Bytes |
| :--- | :---: | :---: | :---: |
| KBRDEC | 19 | 16 | 35 |
| DTMFGP | 78 | 16 | 94 |
| DTMFLP | 88 | 213 | 301 |

6 SINE WAVE OUTPUTS


FIGURE 4. Typical Resistor Ladder Network



100
101
102
103
104
105 106
1070020 EE 0021 DD 0022 BB 002377 0024 ED 0025 DB 0026 B7 0027 7E
108
1090028 EB 0029 D7 002A BE 002B 7D 002C E7 002D DE 002 ED $002 F^{7 B}$
0020

|  |  |
| :--- | :--- |
|  |  |
|  | 002 |
|  |  |
| 0020 | $E E$ |
| 0021 | DD |
| 0022 | $B B$ |
| 0023 | 77 |
| 0024 | $E D$ |
| 0025 | DB |
| 0026 | $B 7$ |
| 0027 | $7 E$ |
|  |  |
| 0028 | $E B$ |
| 0029 | $D 7$ |
| $002 A$ | $B E$ |
| $002 B$ | $7 D$ |
| $002 C$ | $E 7$ |
| $002 D$ | DE |
| $002 E$ | $B D$ |
| $002 F$ | $7 B$ |

```
                    . FORM
```

KEYBOARD DIGIT MATRIX TABLE
. $=020$
;
$\begin{array}{llllllll}1 & 5 & 9 & \mathrm{D} & 4 & 8 & \# & A\end{array}$

.BYTE OEB, OD7,OBE, O7D,OE7,ODE,OBD,O7B
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136


HALF PERIODS FOR THE 8 DTMF FREQUENCIES (697,770,852, 941, 1209, 1336, 1477, AND 1633 KHZ ) ARE 257,232, $210,190,148,134,121$. AND 110 Tc's RESPECTIVELY

THE 100 MSEC DIVIDED BY HALF PERIOD QUOTIENTS ARE $139,154,170,188,241,267,295$, AND 325 RESPECTIVELY

THE 100 MSEC DIVIDED BY HALF PERIOD REMAINDERS ARE $72,67,95,75,127,17,100$, AND 45 RESPECTIVELY

BINARY FORMAT FOR THE HEX DIGIT KEY VALUE FROM THE KBRDEC SUBROUTINE IS 0000RRCC,

WHERE - RR IS ROW SELECT (LB FREQUENCIES)

- CC IS COLUMN SELECT (HB FREQUENCIES)

FREQUENCY VECTORS (HB \& LB) FOR FREQ PARAMETER TABLE MADE FROM KEY VALUE

HB FREQ VECTORS (4) END WITH 00 FOR TIMER COUNTS, WHERE VECTOR FORMAT IS OO11CCOO

LB FREQUENCY VECTORS (12) END WITH: 11 FOR HALF PERIOD LOOP COUNTS, WHERE VECTOR FORMAT IS OOIIRRII 10 FOR 100 MSEC DIVIDED BY HALF PERIOD QUOTIENTS, WHERE VECTOR FORMAT IS OO11RR10 01 FOR 100 MSEC DIVIDED BY HALF PERIOD REMAINDERS, WHERE VECTOR FORMAT IS OOIIRROI

FREQ PARAMETER TABLE AT HEX 003* (REQUIRED LOCATION)

KEY VALUE
OOOORRCC
TIMER T CCOO
$\begin{array}{lll}\text { R1 } & F & \text { RR1l }\end{array}$
R2 $\quad 0 \quad$ RR10

| 185 |  | . FORM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 186 |  | ; |  |  |  |  |
| 187 |  | , |  |  |  |  |
| 188 |  | ; FREQUEN | AND | MSEC PARAME | R | TABLE |
| 189 |  | ; |  |  |  |  |
| 190 | 003093 |  | . BYTE | 147 |  | ; $\mathbf{T}$ |
| 191 | 0031 0A |  | . BYTE | 10 |  | ; R |
| 192 | 0032 8C |  | . BYTE | 140 |  | - 0 |
| 193 | 003326 |  | . BYTE | 38 |  | ; F |
| 194 | 003485 |  | . BYTE | 133 |  | ; $\mathbf{T}$ |
| 195 | 003509 |  | . BYTE | 9 |  | ; R |
| 196 | 0036 9B |  | . BYTE | 155 |  | ; 0 |
| 197 | 003721 |  | . BYTE | 33 |  | ; F |
| 198 | 003878 |  | . BYTE | 120 |  | ; $\mathbf{T}$ |
| 199 | 0039 OE |  | . BYTE | 14 |  | ; R |
| 200 | 003A AB |  | . BYTE | 171 |  | ; 0 |
| 201 | 003B 1F |  | . BYTE | 31 |  | ; F |
| 202 | 003C 6D |  | . BYTE | 109 |  | ; $\mathbf{T}$ |
| 203 | 003D OA |  | . BYTE | 10 |  | ; R |
| 204 | 003E BD |  | . BYTE | 189 |  | ; 0 |
| 205 | 003F 1A |  | . BYTE | 26 |  | ; F |
| 206 |  | ; |  |  |  |  |
| 207 |  | ; |  |  |  |  |
| 208 |  | ; |  |  |  |  |
| 209 | 0040 DED5 | DTMFGP: | LD | B.\#PORTGC | , | CONFIGURE G PORT |
| 210 | 0042 9B3F |  | LD | [B-],\#03F | ; | FOR OUTPUTS |
| 211 | 0044 6B |  | RBIT | 3, [B] | ; | OPTIONAL HB RESET |
| 212 | 0045 6A |  | RBIT | 2, [B] | ; | OPTIONAL LB RESET |
| 213 | 0046 5F |  | LD | B,\#KDATA |  |  |
| 214 | 0047 A6 |  | X | A, [B] | ; | Store key value |
| 215 | 0048 AE |  | LD | A, [B] | ; | KEY Value to acc |
| 216 | 00499733 |  | OR | A, \#033 | ; | CREATE LB FREO VECTOR |
| 217 | 004B DEF1 |  | LD | B, \#R1 | ; | FROM KEY Value |
| 218 | 004D A6 | LUP: | X | A, [B] |  |  |
| 219 | 004E AE |  | LD | A, [B] | ; | THREE PARAMETERS |
| 220 | 004F A4 |  | LAID |  | ; | FROM LOW BAND |
| 221 | 0050 A2 |  | X | A, [ ${ }^{+}$] | ; | FREQ ROM TABLE |
| 222 | 0051 8B |  | DEC | A | ; | TO R1, R2,R3 |
| 223 | 005244 |  | IFBNE | \#4 |  |  |
| 224 | 0053 F9 |  | JP | LUP |  |  |
| 225 | 0054 5F |  | LD | B, \#KDATA |  |  |
| 226 | 0055 AE |  | LD | A, [B] | ; | KEY Value to acc |
| 227 | 005665 |  | SWAP | A | : | CREATE HB FREQ VECTOR |
| 228 | 0057 AO |  | RC |  | ; | from key value |
| 229 | 0058 B0 |  | RRC | A |  |  |
| 230 | 0059 во |  | RRC | A |  |  |
| 231 | 005A 9730 |  | OR | A,\#030 |  |  |
| 232 | 005C A4 |  | LAID |  | ; | HB FREQ TABLE |
| 233 | 005D DEEA |  | LD | B, \#TMRLO | ; | (1 PARAMETER) |
| 234 | 005F 9AOF |  | LD | [ $\mathrm{B}+\mathrm{]}$, \#15 | ; | INSTRUCTION CYCLE |
| 235 | 0061 9A00 |  | LD | [ $\mathrm{B}+\mathrm{l}, \mathrm{\#} 0$ | ; | TIME UNTIL TOGGLE |


| 236 | 0063 | A2 |  | X |
| :---: | :---: | :---: | :---: | :---: |
| 237 | 0064 | 9A00 |  | LD |
| 238 | 0066 | 9EBO |  | LD |
| 239 | 0068 | DED4 |  | LD |
| 240 | 006A | DCFl |  | LD |
| 241 | 006C | BB | LUP1: | LD |
| 242 | 006D | 72 |  | IFBIT |
| 243 | 006E | 03 |  | JP |
| 244 | 006F | B2 |  | X |
| 245 | 0070 | 7A |  | SBIT |
| 246 | 0071 | 03 |  | JP |
| 247 | 0072 | B8 | BYPl: | NOP |
| 248 | 0073 | 6A |  | RBIT |
| 249 | 0074 | B2 |  | X |
| 250 | 0075 | C2 | BYP2: | DRSZ |
| 251 | 0076 | 01 |  | JP |
| 252 | 0077 | OE |  | JP |
| 253 | 0078 | C0 | LUP2: | DRSZ |
| 254 | 0079 | FE |  | JP |
| 255 |  |  | ; |  |
| 256 | 007A | BE |  | LD |
| 257 | 007B | 921F |  | IFEQ |
| 258 | 007D | EE |  | JP |
| 259 | 007E | B8 |  | NOP |
| 260 | 007F | B8 |  | NOP |
| 261 | 0080 | 9226 |  | IFEQ |
| 262 | 0082 | E9 |  | JP |
| 263 | 0083 | A4 |  | LAID |
| 264 | 0084 | B8 |  | NOP |
| 265 | 0085 | E6 |  | JP |
| 266 | 0086 | C3 | FINI: | DRSZ |
| 267 | 0087 | FE |  | JP |
| 268 | 0088 | BDEE6C |  | RBIT |
| 269 | 008B | 6 B |  | RBIT |
| 270 | 008C | 6A |  | RBIT |
| 271 | 008D | 8E |  | RET |
| 272 |  |  | ; |  |
| 273 |  |  | ; |  |
| 274 |  |  | ; |  |


.FORM
 0007 0008 0009 000A 000B 0004
SECOND DTMF SUBROUTINE (DTMFLP) PRODUCES SIX
COMBINED LOW BAND AND HIGH BAND FREQUENCY
SINE WAVE OUTPUTS ON PINS LO - LS
SIX L PORT OUTPUTS (LO - L5) FEED INTO AN EXTERNAL
RESISTOR LADDER NETWORK TO CREATE THE DTMF OUTPUT.
FOUR VALUES FROM A KEYBOARD ROM TABLE ARE LOADED
INTO LFTBSZ (LOW FREQ TABLE SIZE), LFTADR (LOW
FREQ TABLE ADDRESS), HFTBSZ (HIGH FREQ TABLE SIZE),
AND HFTADR (HIGH FREQ TABLE ADDRESS).
LUP42 USES THE LFPTR (LOW FREQ POINTER) AND HFPTR
(HIGH FREQ POINTER) TO ACCESS THE SINE DATA TABLES
FOR THE SELECTED FREQUENCIES ONCE PER LOOP. THESE
POINTERS ARE BOTH INCREMENTED ONCE PER LUP42.
LUP42 PROGRAM LOOP UPDATES THE OUTPUT VALUE EVERY
$1171 / 3$ uSEC BY SELECTING AND THEN COMBINING NEW
Values from the selected low band and high band
FREQUENCY ROM TABLES WHICH SIMULATE THE SINE WAVES
FOR THE TWO FREQUENCIES.
MULTIPLES OF THE MAGIC NUMBER OF APPROXIMATELY
118 USEC ARE CLOSE APPROXIMATIONS TO ALL EIGHT OF
THE DTMF FREQUENCIES.
COP820C/840C TIMER USED TO INTERRUPT THE DTMF LUP42
PROGRAM LOOP AFTER 100 MSEC TO FINISH THE DTMF
OUTPUT AND RETURN FROM THE DTMFLP SUBROUTINE. NOTE
THAT THE STACK POINTER (SP) MUST BE ADJUSTED AFTER
THE INTERRUPT BEFORE RETURNING FROM THE SUBROUTINE.
DECLARATIONS:

SECOND DTMF SUBROUTINE (DTMFLP) PRODUCES SIX SINE WAVE OUTPUTS ON PINS LO - LS

SIX L PORT OUTPUTS (LO - L5) FEED INTO AN EXTERNAL RESISTOR LADDER NETWORK TO CREATE THE DTMF OUTPUT.

FOUR VALUES FROM A KEYBOARD ROM TABLE ARE LOADED INTO LFTBSZ (LOW FREQ TABLE SIZE), LFTADR (LOW FREQ TABLE ADDRESS), HFTBSZ (HIGH FREQ TABLE SIZE), AND HFTADR (HIGH FREQ TABLE ADDRESS).

LUP42 USES THE LFPTR (LOW FREO POINTER) AND HFPTR (HIGH FREQ POINTER) TO ACCESS THE SINE DATA TABLES POINTERS ARE BOTH INCREMENTED ONCE PER LUP42.

LUP42 PROGRAM LOOP UPDATES THE OUTPUT VALUE EVERY
117 1/3 USEC BY SELECTING AND THEN COMBINING NEV
VALUES FROM THE SELECTED LOW BAND AND HIGH BAND FREQUENCY ROM TABLES WHICH SIMULATE THE SINE WAVES FOR THE TWO FREQUENCIES.

MULTIPLES OF THE MAGIC NUMBER OF APPROXIMATELY
118 USEC ARE CLOSE APPROXIMATIONS TO ALL EIGHT OF THE DTMF FREQUENCIES.

COP820C/840C TIMER USED TO INTERRUPT THE DTMF LUP42
PROGRAM LOOP AFTER 100 MSEC TO FINISH THE DTMF THAT THE STACK POINTER (SP) MUST BE ADJUSTED AFTER THE INTERRUPT BEFORE RETURNING FROM THE SUBROUTINE.

DECLARATIONS:

| LFPTR | $=05$ | LOW FREQ POINTER |
| :--- | :--- | :--- |
| TEMP | $=06$ | TEMPORARY |
| HFPTR | $=07$ | HIGH FREQ POINTER |
| LFTBSZ | $=08$ | LO FREQ TABLE SIZE |
| LFTADR | $=09$ | LO FREQ TABLE ADDR |
| HFTBSZ | $=0 A$ | HI FREQ TABEE SIZE |
| HFTADR | $=0 B$ | HI FREQ TABLE ADDR |


| 326 |  |  | ; |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 327 | 008E | BCDIFF | DTMFLP: LD |  | PORTLC, \#OFF |  | INITIALIZE PORT L |
| 328 | 0091 | BCDO1D |  | LD | PORTLD, \#29 | , | FOR NO TONE OUT |
| 329 | 0094 | BC0500 |  | LD | LFPTR, \#0 | ; | INITIALIZE OFFSET |
| 330 | 0097 | 58 |  | LD | B, \#HFPTR | ; | POINTERS FOR |
| 331 | 0098 | 9A00 |  | LD | [ $\mathrm{B}+$ ], \# 0 | ; | DTMF SINE WAVE |
| 332 | 009A | AO |  | RC |  | ; | TABLE LOORUP |
| 333 | 009B | 65 |  | SWAP | A | ; | QUADRUPLE KEY |
| 334 | 009C | B0 |  | RRC | A | ; | VALUE AND ADD |
| 335 | 009D | B0 |  | RRC | A | ; | OFFSET FOR KEY |
| 336 | 009E | 9488 |  | ADD | A, \#0B8 | ; | TABLE LOOKUP |
| 337 | 00AO | A6 | FRLUP: | X | A, [B] | ; | LOAD FOUR VALUES |
| 338 | 00A1 | AE |  | LD | A, [B] | ; | FROM ROM KEY |
| 339 | 00A2 | A 4 |  | LAID |  | ; | TABLE INTO LOW |
| 340 | 00A3 | A2 |  | X | A, [ $\mathrm{B}^{+}$] | ; | FREQ LFTBSZ, |
| 341 | 00A4 | 8A |  | INC | A | ; | LFTADR, AND HI |
| 342 | 00A5 | 4C |  | IFBNE | \# OC | ; | FREQ HFTBSZ, |
| 343 | 00A6 | F9 |  | JP | FRLUP | ; | HFTADR |
| 344 | 00A7 | DEEA |  | LD | B, \#TMRLO | ; | INITIALIZE TIMER |
| 345 | 00A9 | 9A00 |  | LD | [ $\mathrm{B}+$ ], \#0 | ; | WITH A tC COUNT |
| 346 | 00AB | 9A8C |  | LD | [ $\mathrm{B}+\mathrm{]}$, \#140 | ; | EQUIVALENT TO |
| 347 | 00AD | 9A00 |  | LD | [ B+],\#0 | ; | 100 MSEC PLUS |
| 348 | 00AF | 9A8C |  | LD | [ $\mathrm{B}+$ ], \#140 | ; | A LUP42 TIME |
| 349 | 00B1 | 9A80 |  | LD | [ B+], \#080 | ; | TIMER PWM, NO OUT |
| 350 | 00B3 | 9 Bll |  | LD | [ $\mathrm{B}-\mathrm{]}$, \#011 |  | ENABLE TMR INTRPT |
| 351 | 00B5 | 7C |  | SBIT | TRUN, [B] | ; | START TIMER |
| 352 | 00B6 | 210 F |  | JMP | LUP42. |  |  |
| 353 |  |  | ; |  |  |  |  |
| 354 |  |  | ; |  |  |  |  |
| 355 |  |  | : |  |  |  |  |
| 356 |  |  | ; |  |  |  |  |
| 357 |  |  | ; TELEPH | E KEY TAB | $E:$ |  |  |
| 358 |  |  | ; |  |  |  |  |
| 359 |  |  | : TAB | FORMAT: |  |  |  |
| 360 |  |  | ; | PARAMETER | 1: \# OF LOW | FREQ | TABLE VALUES |
| 361 |  |  | ; | PARAMETER | 2: BASE ADDR | OF | LOW FREQ VALUES |
| 362 |  |  | ; | PARAMETER | 3: \# OF HIGH | FREQ | $Q$ TABLE VALUES |
| 363 |  |  | ; | PARAMETER | 4: BASE ADDR | . OF | HIGH FREQ VALUES |
| 364 |  |  | ; |  |  |  |  |
| 365 |  |  | ; KEY 1 |  |  |  |  |
| 366 | 0088 | 31 |  | . BYTE | 49,02D, 7,07C |  |  |
|  | 00B9 | 2D |  |  |  |  |  |
|  | 00BA | 07 |  |  | ; |  |  |
|  | 00BB | 7C |  |  |  |  |  |
| 367 |  |  | , |  |  |  | ! |
| 368 |  |  | ; KEY 2 |  |  |  |  |
| 369 | OOBC | 31 |  | . BYTE | 49,02D, 19,083 |  |  |
|  | OOBD | 2D |  |  |  |  |  |
|  | OOBE | 13 |  |  |  |  |  |
|  | 00BF | 83 |  |  |  |  |  |
| 370 |  |  | ; |  |  |  |  |

```
372 00C0 31
    00Cl 2D
    00C2 17
    00C3 }9
373
374 ; KEY A
    OC4 31
    00C5 2D
    00C6 15
    00C7 AD
376
376 ; KEY 4
378 00C8 OB
    00C9 5E
    00CA 07
    00CB 7C
379
:
380
; KEY 5
    OOCD 5E
    OOCE 13
    00CF }8
382
;
383 00DO OB
    OODO OB
    00D2 17
    00D3 96
385
386
387 00D4 OB
    00D5 5E
    00D6 15
    00D7 AD
388
389 ;
390 00D8 OA
    00D9 69
    00DA 07
    00DB 7C
391 ;
392 OODC OA
    OODD 69
    OODE 13
    00DF 83
394
395 OOEO OA
396 OOEO OA
; KEY 3
        .BYTE 49,02D,23,096
371
        .BYTE 49,02D,21,0AD
375 00C4 31
381 00CC OB
    ; KEY B
        .BYTE 11,05E,21,0AD
389
            . ; KEY 7
    .BYTE 11.05E,7.07C
    :
                                ; KEY 6
                                .BYTE 11,05E,19,083
            .BYTE 11,05E,23,096
            .BYTE 10,069,7,07C
                                ; KEY 8
        .BYTE 10,069,19,083
                                    ;
















































































471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
```

THE FREQUENCY APPROXIMATION IS EQUAL TO THE NUMBER OF
CYCLES OF SINE WAVE DIVIDED BY THE TIME IN THE TOTAL
NUMBER OF LUP42 CYCLES BEFORE THE REPETITION OF THE
ROM TABLE. AS AN EXAMPLE, CONSIDER THE THREE CYCLES
OF SINE WAVE AND 19 VALUES IN THE ASSOCIATED 1336 HZ
ROM TABLE. THE }19\mathrm{ CYCLES OF LUP42 TIMES THE LUP42
TIME OF 117 1/3 uSEC IS DIVIDED INTO THE THREE CYCLES
OF SINE WAVE TO YIELD A VALUE OF 1345.69 HZ AS THE
1336 HZ APPROXIMATION.
THE VALUES IN THE ROM TABLES FOR THE DTMF SINE WAVES
SHOULD WRAP AROUND END TO END IN EITHER DIRECTION TO
FORM A SYMETRICAL LOOP. THE FIRST VALUE IN THE ROM
TABLE REPRESENTS THE BASE LINE FOR THAT FREQUENCY.
THE HIGH BAND DTMF FREQUENCIES HAVE A BASE LINE VALUE
OF 16 AND A MAXIMUM VALUE OF 32. THE LOW BAND DTMF
FREQUENCIES HAVE A BASE LINE VALUE OF 13 AND A
MAXIMUM VALUE OF 26. THIS DIFFERENCE IN BASE LINE
VALUES IS NECESSARY TO SATISFY THE REQUIREMENT OF THE
HIGH BAND FREQUENCIES NEEDING A LEVEL 2 dB ABOVE THE
LEVEL OF THE LOW BAND FREQUENCIES TO COMPENSATE FOR
LOSSES IN TRANSMISSION. THE SUM OF THE TWO BASE LINE
Values yIELDS A BASE LINE value OF 29, WHILE THE SUM
OF tHE TWO MAXImUM ValuES YIELDS A mAXImUM ValUE OF
58. THUS THE SIX BIT DTMF OUTPUT FROM THE L PORT TO
THE LADDER NETWORK RANGES FROM O TO 58, WITH A BASE
line value of 29.
THE VALUES IN the dTMF SINE WAVE TABLES ARE
CALCULATED BY COMPUTING THE SINE VALUE AT THE
APPROPIATE POINTS, SCALING THE SINE VALUE UP TO THE
BASE LINE VALUE, AND THEN ADDING THE RESULT TO THE
BASE LINE VALUE. THE FOLLOWING EXAMPLE WILL HELP TO
CLARIFY THIS CALCULATION.
CONSIDER THE THREE CYCLES OF SINE WAVE ACROSS }1
DATA POINTS FOR THE 1336 HZ DTMF HIGH BAND FREQUENCY.
the firSt value in the table is the baSE line value
OF 16. WITH 2 PI RADIANS PER SINE WAVE CYCLE,
THE SUCCEEDING ValuES IN THE TABLE REPRESENT the
SINE VALUES OF l X (6 PI / 19), 2 X (6 PI / 19).
3 X (6 PI / 19), . . . . . UP TO 18 X (6 PI / 19).
LET US NOW CONSIDER THE SEVENTH AND EIGHTH VALUES
IN THE TABLE, REPRESENTING THE SINE VALUES OF
6 X (6 PI / 19) AND 7 X (6 PI / 19) RESPECTIVELYY.
THE CALCULATIONS OF 16 X SIN [ [ X (6 PI / 19)] AND
16 X SIN [7 X (6 PI / 19)] YIELD VALUES OF - 5.20 AND
9.83 RESPECTIVELY. ROUNDED TO THE NEAREST INTEGER

```
```

522
523
524
525
526
527
528
5 2 9
5 3 0
5 3 1
532
533
5 3 4
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
5 5 0
551
552
553
554
555 012D OD
012E 13
012F 18
0130 1A
0131 19
0132 14
0133 OE
0134 07
0135 02
0 1 3 6 0 0
556013701
0138 05
0139 OB
013A 12
013B 17
013C 1A
013D 19
O13E 15

```
```

GIVES VALUES OF - 5 AND 10. WHEN ADDED TO THE BASE

```
GIVES VALUES OF - 5 AND 10. WHEN ADDED TO THE BASE
LINE VALUE OF 16, THESE VALUES YIELD THE RESULTS
LINE VALUE OF 16, THESE VALUES YIELD THE RESULTS
11 AND 26 FOR THE SEVENTH AND EIGHTH VALUES IN THE
11 AND 26 FOR THE SEVENTH AND EIGHTH VALUES IN THE
1336 HZ DTMF TABLE. SYMMETRY IN THE LOOP OF 19 VALUES
1336 HZ DTMF TABLE. SYMMETRY IN THE LOOP OF 19 VALUES
IN THE DTMF taBLE DICTATES THAT THE FOURTEENTH AND
IN THE DTMF taBLE DICTATES THAT THE FOURTEENTH AND
THIRTEENTH VALUES IN THE TABLE ARE 21 AND 6.
THIRTEENTH VALUES IN THE TABLE ARE 21 AND 6.
REPRESENTING VALUES OF 5 AND - 10 FROM THE
REPRESENTING VALUES OF 5 AND - 10 FROM THE
CALCULATIONS.
CALCULATIONS.
THE AREA UNDER A HALF CYCLE OF SINE WAVE RELATIVE TO
THE AREA UNDER A HALF CYCLE OF SINE WAVE RELATIVE TO
THE AREA OF THE SURROUNDING RECTANGLE IS 2/PI, WHERE
THE AREA OF THE SURROUNDING RECTANGLE IS 2/PI, WHERE
PI RADIANS REPRESENT THE SINE WAVE HALF CYCLE. THIS
PI RADIANS REPRESENT THE SINE WAVE HALF CYCLE. THIS
SURROUNDING RECTANGLE HAS A LENGTH OF PI AND A HEIGHT
SURROUNDING RECTANGLE HAS A LENGTH OF PI AND A HEIGHT
OF 1, WITH THE HEIGHT REPRESENTING THE MAXIMUM SINE
OF 1, WITH THE HEIGHT REPRESENTING THE MAXIMUM SINE
VALUE. CONSEQUENTLY, THE AREA OF THIS SURROUNDING
VALUE. CONSEQUENTLY, THE AREA OF THIS SURROUNDING
RECTANGLE IS PI. THE INTEGRAL OF THE AREA UNDER THE
RECTANGLE IS PI. THE INTEGRAL OF THE AREA UNDER THE
HALF SINE WAVE FROM O TO PI IS EQUAL TO 2. THE RATIO
HALF SINE WAVE FROM O TO PI IS EQUAL TO 2. THE RATIO
OF 2/PI IS EQUAL TO 63.66% , SO THAT THE TOTAL OF
OF 2/PI IS EQUAL TO 63.66% , SO THAT THE TOTAL OF
THE VALUES FOR EACH HALF SINE WAVE SHOULD APPROXIMATE
THE VALUES FOR EACH HALF SINE WAVE SHOULD APPROXIMATE
63.66 % OF THE SUM OF THE mAX VALUES. THE MAXImUM
63.66 % OF THE SUM OF THE mAX VALUES. THE MAXImUM
VALUES (RELATIVE TO THE BASE LINE) ARE 13 AND }1
VALUES (RELATIVE TO THE BASE LINE) ARE 13 AND }1
RESPECTIVELY, FOR THE LOW AND HIGH BAND FREQUENCIES.
RESPECTIVELY, FOR THE LOW AND HIGH BAND FREQUENCIES.
LF697: 4 CYCLES OF SINE WAVE SPREAD
LF697: 4 CYCLES OF SINE WAVE SPREAD
                    ACROSS 49 TIMING LOOP (LUP42) CYCLES
                    ACROSS 49 TIMING LOOP (LUP42) CYCLES
FREQ. = 4 / (49 X 117 1/3) = 695.73 HZ
FREQ. = 4 / (49 X 117 1/3) = 695.73 HZ
ERROR = (697-695.73) / 697 = - 0.18%
ERROR = (697-695.73) / 697 = - 0.18%
.BYTE 13,19,24,26,25,20,14,7,2,0
```

.BYTE 13,19,24,26,25,20,14,7,2,0

```

560
561
562
563
564
565
566
565
566
567
568 O15E OD
    015 F 14
    016019
    0161 1A
    016217
    016311
    016409
    016503
    \(\begin{array}{ll}0166 & 00 \\ 0167 & 01\end{array}\)
    \(\begin{array}{ll}016600 \\ 0167 & 01\end{array}\)
569016806
569
570
-2
LF770: 1 CYCLE OF SINE WAVE SPREAD
                ACROSS 11 TIMING LOOP (LUP42) CYCLES
    FREQ. \(=1 /(11 \times 1171 / 3)=774.79 \mathrm{HZ}\)
    ERROR \(=(774.79-770) / 770=+0.62 \%\)
    .BYTE \(\quad 13,20,25,26,23,17,9,3,0,1\)
    .BYTE 6

TL/DD/10740-14
```

571
572
573
574
5 7 5
5 7 6
577
578 0169 OD
016A 15
016B 19
016C 1A
O16D 15
O16E OD
016F 05
0170 01
017100
017205
579
580
581
582
583
584
585
586
587
O173 OD
0174 15
0175 1A
0176 18
017712
017712
0179 02
017A 00
017B 05
588
5 8 9
590
591
592
593
594
5 9 5
595
597 017C 10
017D 1D
017E 20
017F 17
0180 09
0181000
018100
598
;
LF852:
1 CYCLE OF SINE WAVE SPREAD
ACROSS 10 TIMING LOOP (LUP42) CYCLES
FREQ. = 1 / (10 X 117 1/3) = 852.27 HZ
ERROR = (852.27-852) / 852 = + 0.03 %
.BYTE 13,21,25,26,21,13,5,1,0,5

```

572
573
574
575
576
577
578
578
016A 15 016B 19 016C 1A 016D 15 O16E OD
\(016 F 05\) 017001 017205
```

LF852:
CYCLE OF SINE WAVE SPREAD ACROSS 10 TIMING LOOP (LUP42) CYCLES
FREQ. $=1 /(10 \times 1171 / 3)=852.27 \mathrm{HZ}$ ERROR $=(852.27-852) / 852=+0.03 x$ .BYTE $13,21,25,26,21,13,5,1,0,5$
LF941: 1 CYCLE OF SINE WAVE SPREAD ACROSS 9 TIMING LOOP (LUP42) CYCLES
FREQ. = 1 / (9 X 117 1/3) = 946.97 HZ
ERROR = (946.97-941) / 941 = + 0.63%
.BYTE 13,21,26,24,18,8,2,0,5
HF1209: 1 CYCLE OF SINE WAVE SPREAD
ACROSS 7 TIMING LOOP (LUP42) CYCLES
FREQ. = 1 / (7 X 117 1/3) = 1217.53 HZ
ERROR = (1217.53 - 1209) / 1209 = + 0.71 %
.BYTE 16,29,32,23,9,0,3

```
```

599
600
6 0 1
6 0 2
6 0 3
604
6 0 5
606 0183 10
0184 1D
0185 1F
0186 13
0187 04
0188 00
0189 OB
018A 1A
018B 20
018C 18
607 018D 08
018E 00
018F 06
0190 15
0 1 9 1 2 0
0192 1C
O193 0D
0 1 9 4 0 1
019503
608
6 0 9
6 1 0
6 1 1
6 1 2
6 1 3
614
6 1 5
6 1 6 0 1 9 6 1 0
0197 1E
0198 1D
O199 OE
019A 01
019B 04
019C 14
019D 20
019E 1A
019F OA
617 01AO 00
0lAl 08
01A2 18
0lA3 20
01A4 16
01A5 06
01AG 00
HF1336: 3 CYCLES OF SINE WAVE SPREAD
ACROSS 19 TIMING LOOP (LUP42) CYCLES
FREQ. = 3 / (19 x 117 1/3) = 1345.69 HZ
ERROR = (1345.69-1336) / 1336 = + 0.73%
.BYTE 16,29,31,19,4,0,11,26,32,24
.BYTE 8,0,6,21,32,28,13,1,3
HF1477: 4 CYCLES OF SINE WAVE SPREAD
ACROSS 23 TIMING LOOP (LUP42) CYCLES
FREQ. = 4 / (23 x 117 1/3) = 1482.21 HZ
ERROR = (1482.21-1477) / 1477 = + 0.35%
.BYTE 16,30,29,14,1,4,20,32,26,10

```

```

634
635
6 3 6
6 3 7
6 3 8
6 3 9
640
6 4 1
642
643
644
645
646
647
648
649
6 5 0
6 5 1
652
653
654
6 5 5
656
657
658
6 5 9
660
6 6 1
6 6 2
6 6 3
664
665
666
6 6 7 0 2 0 0 ~ c o ~
0201 C0
0202 C0
0203 C0
0204 C0
0205 C0
0206 C0
0207 OC
668 0208 C0
0209 C0
020A CO
020B 08
02OC CO
020D 04
020E 00
020F CO
6 6 9
6

```
633
634


\begin{tabular}{ll} 
B & \(00 F E\) \\
BYPB & \(001 B\) \\
FINI & 0086 \\
HFTBSZ & \(000 A\) \\
LFPTR & 0005 \\
LUP & \(004 D\) \\
PORTD & \(00 D C\) \\
PORTLC & \(00 D 1\) \\
R1 & \(00 F 1\) \\
START & 0000 \\
TMRHI & \(00 E B\)
\end{tabular}
\begin{tabular}{|c|c|}
\hline BYP 1 & 0072 \\
\hline CNTRL & OOEE \\
\hline FRLUP & 00AO \\
\hline INTRPT & 00FF \\
\hline LFTADR & 0009 \\
\hline LUP1 & 006C \\
\hline PORTGC & 00D5 \\
\hline PORTLD & OODO \\
\hline R2 & 00F2 \\
\hline TAUHI & OOED \\
\hline TMRLO & OOEA \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline BYP2 & 0075 & & BYPA & 0019 \\
\hline DTMFGP & 0040 & & DTMFLP & 008E \\
\hline HFPTR & 0007 & & HFTADR & 000B \\
\hline KBRDEC & 0210 & & KDATA & 0000 \\
\hline LFTBSZ & 0008 & & LOOP & 0006 \\
\hline LUP2 & 0078 & & LUP42 & 010F \\
\hline PORTGD & 0004 & & PORTI & 00D7 \\
\hline PSW & 00EF & & Ro & 00FO \\
\hline R3 & 00F3 & & SP & OOFD \\
\hline taULO & 00EC & * & TEMP & 0006 \\
\hline TRUN & 0004 & & X & 00FC \\
\hline
\end{tabular}

\section*{2-Way Multiplexed LCD Drive and Low Cost A/D Converter Using V/F Techniques with COP8 Microcontrollers}

\section*{ABSTRACT}

This application note is intended to show a general solution for implementing a low cost A/D and a 2 -way multiplexed LCD drive using National Semiconductor's COP840C 8-bit microcontroller. The implementation is demonstrated by means of a digital personal scale. Details and function of the weight sensor itself are not covered in this note. Also the algorithms used to calculate the weight from the measured frequency are not included, as they are too specific and depend on the kind of sensor used.

\section*{Typical Applications}

■ Weighing scales
- Sensors with voltage output
- Capacitive or resistive sensors
- All kinds of measuring equipment
- Automotive test and control systems

\section*{Features}
- 2-way multiplexed LCD drive capability up to 30 segments (4 digit and 2 dot points)
- Precision frequency measurement
- Low current consumption
- Current saving HALT mode
- Additional computing power for application specific tasks

National Semiconductor
Application Note 673
Volker Soffel

\section*{INTRODUCTION}

Today's most popular digital scales all have the following characteristics:
They are battery powered and use a LCD to display the weight. Instead of using a discrete A/D-converter, in many cases a V/F converter is used, which converts an output voltage change of the weight sensor to a frequency change. This frequency is measured by a microcontroller and is used to calculate the weight. The advantages of a V/F over an A/D converter are multifold. Only one line from the V/F to the microcontroller is needed, whereas a parallel A/D needs at least 8 lines or even more (National also offers A/Ds with serial output). A V/F can be constructed very simply using National Semiconductor's low cost, precision voltage to frequency converters LM331 or LM331A. Other possibilities are using Op-amps or a 555 -timer in astable mode.

\section*{V/F-CONVERSION}

\section*{Hardware}

The basic configuration of the scale described in this application note is shown in Figure 1.


FIGURE 1. System Diagram

A capacitive or resistive sensor's weight related capacitance or resistance change is transformed by a 555 timer (in astable mode) to a change of frequency. The output frequency \(f\) is determined by the formula:
\[
f=1.44 /\left((\mathrm{Ra}+2 R \mathrm{~B})^{*} \mathrm{C}\right)
\]

The output high time is given by:
\[
\mathrm{t} 1=0.693^{*}(\mathrm{Ra}+\mathrm{Rb})^{*} \mathrm{C}
\]

The output low time is given by:
\[
\text { t2 }=0.693^{*} \mathrm{Rb}^{*} \mathrm{C}
\]

This frequency is measured using the COP800 16 -bit timer in the "input capture" mode. After calculation, the weight is displayed on a 2-way multiplexed LCD. Using this configuration a complete scale can be built using only two ICs and a few external passive components.
For more information on V/F converters generally used with voltage output sensors, refer to the literature listed in the reference section.

\section*{Frequency Measurement}

The COP 16 -bit timer is ideally suited for precise frequency measurements with minimum software overhead. This timer has three programmable operating modes, of which the "input capture" mode is used for the frequency measurement. Allocated with the timer is a 16-bit "autoload/capture register". The G3-I/O-pin serves as the timer capture input (TIO). In the "input capture" mode the timer is decremented with the instruction cycle frequency (tc). Each positive going edge at TIO (also neg. edge programmable) causes the timer value to be copied automatically to the autoload/capture register without stopping the timer or destroying its
contents. The "timer pending" flag (TPND) in the PSW-register is set to indicate a capture has occurred, and if the timer-interrupt is enabled, an interrupt is generated. The frequency measurement routine listed below executes the following operations (refer to the RAM/register definition file listed at the beginning for symbolic names used in the routines):
The timer is preset with FFFF Hex and is started by setting the TRUN bit, after which the software checks the TPNDflag in a loop (timer interrupt is disabled). When the TPND flag is set the first time, the contents of the capture register is saved in RAM locations STALO and STAHI (start value). The TPND pending flag now must be reset by the software. Then, another 255 positive going edges are counted (equal to 255 pulses) before the capture register is saved in RAM locations ENDLO, ENDH (end value). The shortest time period that can be measured depends on the number of instruction cycles needed to save the capture register, because with the next positive going edge on TIO the contents of the capture register is overwritten (worst case is 18 instruction cycles, which equals a max. frequency of 55.5 kHz at \(\mathrm{tc}=1 \mu \mathrm{~s}\) ).
The end-value is subtracted from the start-value and the result is restored in RAM locations STALO, STAHI. This value can then be used to calculate the time period of the frequency applied to TIO (G3) by multiplying it with the tctime and dividing the result by the number of pulses measured ( \(\mathrm{N}=255\) ).
\[
\mathrm{T}=\text { (startvalue }- \text { endvalue }{ }^{*} \mathrm{tc} / \mathrm{N}
\]
```

;THE FOLLOWING "INCLUDE FILE" IS USED
;AS PART OF THE DEFINITION- AND INITIALIZATION PHASE
;IN COP800 PROGRAMS.
; REGISTER NAMES, CONTROL BITS ETC ARE NAMED IN THE
; SAME WAY IN THE COP800 DATA-SHEETS.
; --- COP800 MEMORY MAPPED ---
; *****************************************************
; * PORT -, CONFIGURATION - AND CONTROL REGISTERS *
; ****************************************************
PORTLD $=$ ODO $\quad$ L-PORT DATA REGISTER
PORTLC = OD1 ; L-PORT CONFIGURATION

```
\begin{tabular}{|c|c|c|c|c|c|}
\hline PORTLP & = & 0D2 & ; & L-PORT & INPUT REGISTER \\
\hline PORTGD & \(=\) & OD4 & ; & G-PORT & DATA REGISTER \\
\hline PORTGC & = & 0D5 & ; & G-PORT & CONFIGURATION \\
\hline PORTGP & \(=\) & 0D6 & ; & G-PORT & INPUT REGISTER \\
\hline PORTD & = & ODC & ; & D-PORT & (OUTPUT) \\
\hline PORTI & \(=\) & OD7 & ; & I-PORT & (INPUT) \\
\hline
\end{tabular}
; --- CONTROL REGISTER BITS ---
\begin{tabular}{|c|c|c|c|}
\hline So & = & 00 & MICROWIRE CLOCK DIVIDE BY --- BIT 0 --- \\
\hline S1 & \(=\) & 01 & ; MICROWIRE CLOCK DIVIDE BY \\
\hline & & & ; --- BIT \\
\hline IEDG & = & 02 & ; EXTERNAL INTERRUPT EDGE \\
\hline & & & ; POLARITY SELECT (0=RISING \\
\hline & & & ; EDGE,1=FALLING EDGE) \\
\hline MSEL & = & 03 & ; ENABLE MICROWIRE FUNCTION \\
\hline & & & ; --- SO AND SK --- \\
\hline TRUN & \(=\) & 04 & START/STOP THE TIM/COUNT. ( \(1=\) RUN ; \(0=S T O P\) ) \\
\hline TEDG & = & 05 & ; TIMER INPUT EDGE POL.SEL. \\
\hline & & & ; ( \(0=\) RIS. EDGE; \(1=\) FAL. EDGE) \\
\hline CSEL & \(=\) & 06 & ; SELECTS the CAPtURE MODE \\
\hline TSEL & = & 07 & ; SELECTS THE TIMER MODE \\
\hline
\end{tabular}
GIE \(=00\); GLOBAL INTERRUPT ENABLE
TL/DD/10788-3


TL/DD/10788-4
\(\mathrm{BP} 2=04\);BACKPLANE 2
;TIME OF 255 PULSES, USING TIMER INPUT CAPTURE MODE

FMEAS:
```

;PERIOD TIME=
;(START-ENDVALUE)*tc/255
;DIFEERENCE START-ENDVALUE
;IS STORED IN ENDLO,ENDHI

```
; LOAD PULSE COUNTER (255 PULSES)
;POINT TO AUTO REG. LOW B.
;PRESET TIMER
;REG. WITH FFFFh
; CNTRL-REG.: TIMER CAPTURE
;MODE,TIO POS. TRIGGERED,
; START TIMER
;RESET TIMER PENDING FLAG
;STORE START VALUE
; LOAD TIMER CAPTURE REG.
;LOW BYTE
;STORE IN RAM
    LD A, \([\mathrm{X}-\mathrm{]}\); LOAD HIGH BYTE CAPTURE,
    ;POINT TO LOW BYTE CAPTURE
    LD A, \#PSW
L256:
    IFBIT \#TPND, [B]
    JP DCOU
    JP L256
DCOU: RBIT \#TPND,[B] ;RESET TIMER PENDING FLAG
    DRSZ COUNT ; DECREMENT PULSE COUNTER
; COUNTER = 0 ?
;NO,LOOP 'TIL 255 PULSES
; HAVE BEEN MEASURED
; STORE END VALUE
    LD CNTRL, \#OO ;STOP TIMER
    LD B,\#STALO ;POINT TO START VALUE LOW BYTE
    LD A,[X+] ; LOAD END VALUE LOW BYTE
    X A,[B] \(\quad\) LOAD ACCU WITH STARTVALUE LOW BYTE
; \& STALO WITH END VALUE LOW BYTE

\section*{2-WAY MULTIPLEXED LCD DRIVE}

Today a wide variety of LCDs, ranging from static to multiplex rates of 1:64 are available on the market. The multiplex rate of a LCD can be determined by the number of its backplanes (segment-common plate). The higher the multiplex rate the more individual segments can be controlled using only one line. e.g. a static LCD only has one backplane; only one segment can be controlled with one line. A two-way multiplexed LCD has two backplanes and two segments can be controlled with one line, etc.
Common to all LCDs is the fact that the drive voltage applied to the backplane(s) and segments has to be alternating. DC-components higher than 100 mV can cause electrochemical reactions (refer to manufacturer's spec), which reduce reliability and lifetime of the display.
If the multiplex ratio of the LCD is N and the amount of available outputs is \(M\), the number of segments that can be driven is:
\[
S=(M-N)^{*} N
\]

So the maximum number of a 2-way mux LCD's segments that can be driven with a COP800 in 28-pin package (if all outputs can be used to drive the LCD) is:
\[
S=(18-2) * 2=32
\]

During one LCD refresh cycle tx (typical values for \(1 / \mathrm{tx}=\mathrm{fx}\) are in the range \(30 \mathrm{~Hz} \ldots 60 \mathrm{~Hz}\) ), three different voltages levels: Vop, \(0.5^{*} \mathrm{Vop}\) and 0 V have to be generated. The "off" voltage across a segment is not 0 V as with static LCDs and also the "on" voltage is not Vop, but only a fraction of it. The ratio of "on" to "off" r.m.s.-voltage (discrimination) is determined by the multiplex ratio and the number of voltage levels involved. The most desirable discrimination ratio is one that maximizes the ratio of \(V_{O N}\) to \(V_{\text {OFF }}\), allowing the maximum voltage difference between activated and non-activated states. In general the maximum achievable ratio for any particular value of \(N\) is given by:
\[
\begin{gathered}
\left(\mathrm{V}_{\mathrm{ON}} / \mathrm{V}_{\mathrm{OFF}}\right) \max =\operatorname{SQR}((\mathrm{SQR}(\mathrm{~N})+1) /(\mathrm{SQR}(\mathrm{~N})-1)) \\
\mathrm{SQR}=\text { square root }
\end{gathered}
\]

Using this formula the maximum achievable discrimination ratio for a 2-way multiplex LCD is 2.41 , however, it is also possible to order a customized display with a smaller ratio. For ease of operation, most LCD drivers use equal voltage steps ( \(\mathrm{OV}, 0.5^{*} \mathrm{Vop}, \mathrm{Vop}\) ). Thus a discrimination ratio of 2.24 is achieved. When using the COP800 to drive a 2 -way multiplexed LCD the only external hardware required to achieve the three voltage steps are 4 equal resistors that form two voltage dividers-one for each backplane
(Figure 1). The procedure is to set G4 and G5 to " 0 " for 0 V , to HI-Z (TRI-STATE®) for \(0.5^{*} \mathrm{Vop}\) and to " 1 " in order to establish Vop at the backplane electrodes.
With the COP800 each I/O pin can be set individually to TRI-STATE, " 1 " or " 0 ", so this procedure can be implemented very easily.
The current consumption of typical LCDs is in the range of \(3 \mu \mathrm{~A}\) to \(4 \mu \mathrm{~A}\) (at \(\mathrm{Vop}=4.5 \mathrm{~V}\), refresh rate 60 Hz ) per square centimeter of activated area. Thus the backplane and segment terminals can be treated as \(\mathrm{Hi}-\mathrm{Z}\) loads. At high refresh rates the LCD's current consumption increases dramatical\(l y\), which is the reason why many LCD manufacturers recommend not using a refresh frequency higher than 60 Hz .

\section*{Timing Considerations}

As shown in Figures 2 and 3, one LCD refresh cycle tx is subdivided into four equally distant time sections ta, tb, tc and td during which the backplane and segment terminals have to be updated in order to switch a specific segment on or off. Considering a refresh frequency of 50 Hz ( \(\mathrm{tx}=\) 20 ms ) ta, tb, tc and td are equal to 5 ms ; COP800 running from an external clock of 2 MHz has an internal instruction cycle time of \(5 \mu \mathrm{~s}\) and a typical current consumption of less than \(350 \mu \mathrm{~A}\) (at \(\mathrm{V}_{\mathrm{Cc}}=3 \mathrm{~V}\) and room temperature), thus meeting both the requirements of low current consumption and additional computing power between LCD refreshes.
The timing is done using the COP800's 16-bit timer in the PWM autoload mode. The timer and the assigned 16 -bit autoload register are preset with proper values. By setting the TRUN-flag in the CNTRL-register the timer is decremented each instruction cycle. A flag (TPND) is set at underflow and the timer is automatically reloaded with the value stored in the autoload-register. Timer underflow can also be programmed to generate an interrupt.

\section*{Segment Control}

Figure 2 shows the voltage-waveforms applied to the two backplane-electrodes (a) and the waveform at a segementelectrode (b), which is needed to switch segment \(A\) on and segment \(B\) off. The resulting voltage over the segments (c and d) is achieved by subtracting waveform (b) from BP1 (segment A) and waveform (b) from BP2 (segment B).
Figure 3 shows the four different waveforms which must be generated to meet all possible combinations of two segments connected to the same driving terminal (off-off, onoff, off-on, on-on).
Figure 4 shows the internal segment and backplane connections for a typical 2-way mux LCD.


FIGURE 3. Backplane and Segment Voltage Scheme for 1:2 Mux LCD-Drive


TL/DD/10788-9
FIGURE 4. Customized LCD Display (Backplane and Segment Organization)

\section*{LCD Drive Subroutine}

The LCD drive subroutine DISPL converts a 16 -bit binary value to a 24 -bit BCD-value for easier display data fetch. The drive subroutine itself is built up of a main routine doing the backplane refresh and 7 subroutines (SEGO, SEG1, SEG2, SEG3, SEGOUT, TTPND, DISPD). The subroutines SEGO to SEG4 are used to get the LCD segment data from a look-up table in ROM for time phases ta, tb, tc and td respectively. Subroutine SEGOUT writes the segment data for each time phase to the corresponding output ports. One time phase takes 5 ms , giving a total refresh cycle time of \(20 \mathrm{~ms}(50 \mathrm{~Hz})\). The exact timing is done by using the COP800 16 -bit timer in the PWM autoload mode. In that mode the timer is reloaded with the value stored in the autoload register on every timer underflow. At the same time the timer pending flag is set. The subroutine TTPND checks this flag in a loop. If the timer pending flag is set, this subroutine resets it and returns to the calling program. Thus a 5 ms time delay is created before the segment and backplane data for the next time phase is written to the output ports. Finally the subroutine DISPD switches off the LCD by setting the backplane and segment connections to " 0 ". In this digital scale application a frequency measurement is made while the LCD is off. Then the weight is calculated from this frequency and is displayed for 10 s . After this 10 s the LCD is switched off again and the COP800 is programmed to enter the current saving HALT mode ( \(\mathrm{IDD}_{\mathrm{D}}<10 \mu \mathrm{~A}\) ). A new weight cycle on the digital scale is initiated by pressing a push button, which causes a reset of the microcontroller.

\section*{CONCLUSIONS}

National Semiconductor's COP800 Microcontroller family is ideally suited for use with V/F converters and 2-way multiplexed LCDs, as they offer features, which are essential for these types of applications. The high resolution, 3-mode programmable 16 -bit timer allows precise frequency measurement in the input capture mode with minimum software overhead. The timer's PWM autoreload mode offers an easy way to implement a precise timebase for the LCD refresh. The COP800's programmable I/O ports provide flexibility in driving 2 -way multiplexed LCDs directly. The COP800 family, fabricated using M2CMOS technology, offers both low voltage ( \(\min \mathrm{V}_{\mathrm{CC}}\) of 2.5 V ) and low current drain.

\section*{REFERENCES}
1. National Semiconductor, "Linear Databook 2, Rev. 1" LM331, LM331A datasheets pages 3-285 ff.
2. National Semiconductor, "Linear Applications Databook, 1986", 'Versatile monolithic V/Fs can compute as well as convert with high accuracy", pages 1213 ff .
3. National Semiconductor, "Microcontrollers Databook, Rev. 1", COP820C/COP840C datasheets pages 2-7 ff.
4. U. Tietze, Ch. Schenk, "Halbleiter-Schaltungstechnik" 8.Auflage 1986, Springer Verlag, ISBN 0-387-16720-X, "Funktionsgeneratoren mit steuerbarer Frequenz", pages 465 ff , 'Multivibratoren", pages 183 ff .
5. Lucid Displays, "LCD design guide", English Electric Valve Company Ltd., Chelmsford, Essex, Great Britain.

APPENDIX—Software Routines
; LOOKUP TABLE FOR CUSTOMIZED 2-WAY MULIPLEX LCD
. = X' 200 ;START LOOK-UP TABLE AT ROM ADRESS 200
;TIMEPHASE Ta 7 SEGMENT DATA
.BYTE 004 ;"0" AND ".0"
.BYTE 00E ;"1" AND ".1"
.BYTE 008 ;"2" AND ".2"
.BYTE 008 ;"3" AND ".3"
.BYTE 002 ;"4" AND ".4"
.BYTE 001 ;"5" AND ".5"
.BYTE 001 ;"6" AND ".6"
.BYTE OOC ;"7" AND ".7"
.BYTE 000 ;"8" AND ".8"
.BYTE \(000 \quad ; " 9 "\) AND ".9"
.BYTE 00F ;" " AND ". "
;SPECIAL SEGMENTS TIMPHASE Ta
.BYTE 001 ;"LB"
.BYTE 000 ;"LB 2"
.BYTE 003 ;"KG"
.BYTE 002 ;"KG 2"
. \(=.+1\)
; TIMEPHASE Tb 7 SEGMENT DATA
.BYTE 002 ;"0"
.BYTE 00E ;"1"
.BYTE 003 ;"2"
.BYTE 00A ;"3"
.BYTE 00E ;"4"
.BYTE 00A ;"5"
\(\begin{array}{lll}. \text { BYTE } & 002 & ; " 6 " \\ \text { BYTE } & 00 \mathrm{E} & 7 " 7\end{array}\)
.BYTE OOE ;"7"
\begin{tabular}{|c|c|c|}
\hline . BYTE & 002 & ; "8" \\
\hline . BYTE & OOA & ; "9" \\
\hline . BYTE & OOF & ;" " \\
\hline . BYTE & 000 & ;".0" \\
\hline . BYTE & 00C & ; ".1" \\
\hline . BYTE & 001 & ; ". \({ }^{\prime \prime}\) \\
\hline . BYTE & 008 & ;".3" \\
\hline . BYTE & 00C & ; ". " \(^{\prime \prime}\) \\
\hline . BYTE & 008 & ; ". \({ }^{\prime \prime}\) \\
\hline . BYTE & 000 & ; ". 6" \\
\hline . BYTE & 00C & ; " 7 " \\
\hline . BYTE & 000 & ; " \(8^{\prime \prime}\) \\
\hline . BYTE & 008 & ;".9" \\
\hline . BYTE & OOD & ;". " \\
\hline
\end{tabular}
TTPND:
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{\$LOOP:} & LD & \multicolumn{3}{|l|}{B, \#PSW} \\
\hline & & & & \\
\hline & IFBIT & \multicolumn{3}{|l|}{\# TPND, [B]} \\
\hline & JP & \multicolumn{3}{|l|}{\$END} \\
\hline & JP & \multicolumn{3}{|l|}{\$LOOP} \\
\hline \multicolumn{5}{|l|}{\$END:} \\
\hline & RBIT & \multicolumn{3}{|l|}{\#TPND, [B]} \\
\hline & LD & \multicolumn{3}{|l|}{B, \#PORTGD} \\
\hline & \multicolumn{4}{|l|}{RET} \\
\hline & \multicolumn{4}{|l|}{. LOCAL} \\
\hline & \multicolumn{4}{|l|}{. \(=.+1\)} \\
\hline & \multicolumn{4}{|l|}{; TIMEPHASE TC 7 SEGMENT DATA} \\
\hline & . BYTE & OOB & ;"O" AND & ".0" \\
\hline & . BYTE & 001 & ;"1" AND & ".1" \\
\hline & . BYTE & 007 & ;"2" AND & ".2" \\
\hline & . BYTE & 007 & ;"3" AND & ".3" \\
\hline & . BYTE & 00D & ;"4" AND & ".4" \\
\hline & . BYTE & OOE & ;"5" AND & ".5" \\
\hline & . BYTE & OOE & ;"6" AND & ".6" \\
\hline & . BYTE & 003 & ;"7" AND & ".7" \\
\hline & . BYTE & 00F & ;"8" AND & ".8" \\
\hline & . BYTE & 00F & ;"9" AND & ".9" \\
\hline & . BYTE & 000 & ;" " AND & ". " \\
\hline
\end{tabular}
COPY:
; COPY 2BYTES POINTED TO
; BY B AND B+1 TO RAM
; POINTED TO BY X AND X+1
LD \(\quad A,[B+]\)
\(X \quad A,[X+]\)
LD \(\quad A,[B+]\)
\(X \quad A,[X+]\)
RET
. LOCAL
```

    ;TIMEPHASE Td 7 SEGMENT DATA
        .BYTE OOD ;"0"
        .BYTE 001 ;"1"
        .BYTE 00C ;"2"
        .BYTE 005 ;"3"
        .BYTE 001 ;"4"
        .BYTE 005 ;"5"
        .BYTE 00D ;"6"
        .BYTE 00D ;"8"
        .BYTE 005 ;"9"
        .BYTE 000 ;" "
        .BYTE OOE ;".0"
        .BYTE 003 ;".1"
        .BYTE 00E ;".2"
        .BYTE 007 ;".3"
        .BYTE 003 ;".4"
        .BYTE 007 ;".5"
        .BYTE 00F ;".6"
        .BYTE 003 ;".7"
        .BYTE 00F ;".8"
        .BYTE 007 ;".9"
        .BYTE 002 ;"."
        ; SPECIAL SEGMENTS TIMEPHASE Tb
        .BYTE 003 ;"LB"
        .BYTE 003 ;"LB 2 "
        .BYTE 001 ;"KG"
        .BYTE 001 ;"KG 2"
        ;SPECIAL SEGMENTS TIMPHASE TC
        .BYTE 002 ;"LB"
        .BYTE 003 ;"LB 2"
        .BYTE 000 ;"KG"
        .BYTE 001 ;"KG 2"
        ;SPECIAL SEGMENTS TIMEPHASE Td
        .BYTE 000 ;"LB"
        .BYTE 000 ;"LB 2"
        .BYTE 002 ;"KG"
        .BYTE 002 ;"KG 2"
            . END
    ;DISPL:
;INPUT PARAMETER: COUNT2 =RAM REGISTER, WHICH CONTAINS
;THE DISPLAY TIME IN SEC.
;EXAMPLE COUNT2= 1-> DISPLAY TIME IS 1SEC.
;LCD DRIVE ROUTINE FOR CUSTOMIZED 2 WAY MULTIPLEX
;LCD

```
```

;ROUTINE CONVERTS BCD DATA STORED IN RAM LOCATIONS
;BCDLO, BCDHI INTO LCD OUTPUT DATA STORED AT
;MWBUFO = LPORT DATA
;MWBUF1 = DPORT DATA
;MWBUF2 = G-PORT DATA (G0,G1 ONLY, OTHER BITS
; STAY UNCHANGED)
;SUBROUTINES INCLUDED:
;SEGO: GETS LCD SEGMENT DATA FOR TIMEPHASE TA
;SEG1: GETS LCD SEGMENT DATA FOR TIMEPHASE TB
;SEG2: GETS LCD SEGMENT DATA FOR TIMEPHASE TC
;SEG3: GETS LCD SEGMENT DATA FOR TIMEPHASE TD
;DISPD: SWITCHES THE DISPLAY OFF AND
; CONFIGURES G-,L- AND D-PORTS
;TTPND: CHECKS TIMER PENDING FLAG (REFRESH
; RATE GENERATION)
;SEGOUT: OUTPUTS LCD SEGMENT AND BACKPLANE DATA
;SUBROUTINES SEGO... SEG1 MUST FOLLOW DIRECTLY AFTER LOOK-UP
;TABLE, BECAUSE OF THE USE OF THE LAID-INSTRUCTION
.LOCAL
SEG0 :
LD B,\#OFF1 ;POINT TO OFFSET 1 REG.
LD [B+],\#000
LD [B+],\#000
LD A,\#00B
\$TWO:
IFBIT \#05,BCDHI ;WEIGHT >= 200 POUNDS?
INCA ;YES DISPLAY DIGIT5 ("2")
\$POUND:
IFBIT \#POUND,FLAG
JP \$LPORT
ADD A,\#002
\$LPORT:
$X \quad A,[B]$
LD X,\#BCDLO
LD B,\#MWBUFO
LD A,[X]
AND A,\#OOF
ADD A, OFF2
LAID ;GET DIGIT1 DATA
X A,[B] ;SAVE DIGIT1 DATA
;IN MWBUF0
LD A,[X+]
AND A,\#OFO ;ELIMINATE DIGITI BITS
SWAP A
ADD A,OFF1 ;ALWAYS DISPLAY DECIMAL POINT
LAID ;GET DIGIT1 DATA
SWAP A
OR A,[B] ;STORE DIGIT1 AND
X A,[B+] ;DIGIT2 DATA IN MWBUF0

```
\$DPORT:
\begin{tabular}{ll} 
LD & \(A,[X]\) \\
IFBIT & \(\# 04, B C D H I\)
\end{tabular}

JP \(\$\) ADD1
AND A, \#00F
ADD A,OFF2 ;DISPLAY NO LEADING ZERO
JP \$GET
\$ADD1:
AND A, \#OOF
ADD A,OFF1
;DISPLAY "1" (DIGIT4)
\$GET:
LAID ;GET DIGIT3 DATA
X
A, [B+] ;STORE DIGIT3 DATA IN ; MWBUF1
\$GPORT:
LD A, OFF3

LAID ;GET DIGIT5 ("2") AND SPECIAL ; SEGMENT DATA
OR A, \#OFC ; SET BITS 2...7.TO 1
X A,[B] ;SAVE DATA IN MWBUF2
SEG1:
LD B, \#OFF1
LD [B+],\#01B
LD \(\quad[B+], \# 010\)
LD A, \#056
JP \$TWO
SEG2:
LD \(\quad B, \# O F F 1\)
LD [B+],\#030
LD [B+],\#030
LD A, \#05A
JP \(\quad\) TWO
SEG3:
LD B, \#OFF1
LD \(\quad[\mathrm{B}+], \# 04 \mathrm{~B}\)
LD \(\quad[B+], \# 040\)
LD A, \#05E
JP \(\$ T W O\)
. LOCAL

DISPL:
IFBIT \#POUND,FLAG
JP MULT2
JP
LDT
MULT2 :
LD \(\quad\) B, \#BUF12LO \(\quad\); (Multiplication of \(\mathrm{kg} \mathrm{*2.2)}\)
\begin{tabular}{|c|c|c|c|}
\hline & LD & \multicolumn{2}{|l|}{X, \#STALO} \\
\hline & JSR & MULBI168 & \\
\hline & LD & \multicolumn{2}{|l|}{B, \#BUF12LO} \\
\hline & JSR & \multicolumn{2}{|l|}{COPY} \\
\hline & LD & \multicolumn{2}{|l|}{STAHI+1, \#00} \\
\hline & LD & \multicolumn{2}{|l|}{DIV0, \#10} \\
\hline & JSR & \multicolumn{2}{|l|}{DIVBI248} \\
\hline \multicolumn{4}{|l|}{LDT:} \\
\hline & JSR & BINBCD16 & ; CONVERT BINARY TO BCD WEIGHT \\
\hline & LD & COUNT, \#50 & ; REPEAT DISPLAY LOOP 50 TIMES ; ( \(=1\) SEC DISPLAY TIME) \\
\hline & LD & \multicolumn{2}{|l|}{B, \#TMRLO} \\
\hline & LD & [ \(\mathrm{B}+\) ], \#0E8 & ; LOAD TIMER WITH 1000 (03E8h) \\
\hline & ID & [ \(\mathrm{B}+\) ], \#003 & ; ( \(=50 \mathrm{~Hz}\) LCD REFRESH AT tc=5us) \\
\hline & LD & [ \(\mathrm{B}+\) ], \#0E8 & ; LOAD AUTOREG. WITH 1000 \\
\hline & LD & [ \(\mathrm{B}+\) ], \#003 & \\
\hline & LD & [ \(\mathrm{B}+\) ], \#090 & ;CNTRL-REG.:"TIMER WITH AUTO-;LOAD"- MODE,START TIMER \\
\hline & LD & [B+],\#010 & ;PSW-REG.:RESET TPND FLAG \\
\hline \multicolumn{4}{|l|}{DISP1:} \\
\hline & JSR & SEGO & \begin{tabular}{l}
;GET 7-SEGM. DATA FOR REFRESH \\
;TIMEPHASE Ta
\end{tabular} \\
\hline & JSR & TTPND & ; TEST TIMER PENDING FLAG \\
\hline \multirow[t]{10}{*}{TPO:} & & & ; BACKPLANE REFRESH Ta \\
\hline & SBIT & \# BP 1, [B] & \\
\hline & LD & \(A,[B+]\) & ;POINT TO G-CONEIG.-REG. \\
\hline & RBIT & \# BP2, [B] & \\
\hline & SBIT & \#BP1, [B] & \\
\hline & LD & \(A,[B-]\) & ; POINT TO G-DATA REG. \\
\hline & RBIT & \#BP2, [B] & \\
\hline & JSR & SEGOUT & ; SEGMENT DATA OUT \\
\hline & JSR & SEG1 & ; GET 7-SEG. DATA FOR Tb \\
\hline & JSR & \multicolumn{2}{|l|}{TTPND} \\
\hline \multicolumn{4}{|l|}{TP1:} \\
\hline & SBIT & \# BP2, [B] & \\
\hline & LD & \(A,[B+]\) & ; POINT TO G-CONE.-REG. \\
\hline & RBIT & \# BP1, [B] & \\
\hline & SBIT & \#BP2, [B] & \\
\hline & LD & \(A,[B-]\) & ;POINT TO G-DATA REG. \\
\hline & RBIT & \multicolumn{2}{|l|}{\#BP1, [B]} \\
\hline & JSR & SEGOUT & \\
\hline & JSR & SEG2 & ; GET 7-SEGM. DATA FOR TC \\
\hline & JSR & TTPND & \\
\hline \multicolumn{4}{|l|}{TP2:} \\
\hline & RBIT & \#BP1, [B] & \\
\hline & LD & \(A,[B+]\) & ;POINT TO G-CONEIG.-REG. \\
\hline & RBIT & \# BP 2, [B] & \\
\hline & SBIT & \# BP 1, [B] & \\
\hline & LD & \(A,[B-]\) & \multirow[t]{2}{*}{; POINT TO G-DATA-REG.} \\
\hline & RBIT & \#BP2, [B] & \\
\hline & JSR & SEGOUT & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & JSR & SEG3 & \\
\hline & JSR & TTPND & \\
\hline \multirow[t]{14}{*}{TP3:} & & & \\
\hline & RBIT & \#BP1, [B] & \\
\hline & RBIT & \#BP2, [B] & \\
\hline & LD & A, \([\mathrm{B}+]\) & \\
\hline & RBIT & \#BP1, [B] & \\
\hline & SBIT & \#BP2, [B] & \\
\hline & JSR & SEGOUT & \\
\hline & DRSZ & COUNT & \\
\hline & JP & DISP1 & \\
\hline & LD & COUNT, \#50 & \\
\hline & DRSZ & COUNT2 & ;10SEC OVER? \\
\hline & JP & DISP1 & ; NO, DISPLAY WEIGHT \\
\hline & JSR & DISPD & \\
\hline & RET & & ; YES ROUTINE FINISHED \\
\hline \multirow[t]{9}{*}{DISPD:} & & & ; SWITCH DISPLAY OFF \\
\hline & LD & B, \#PORTLD & \\
\hline & LD & [ \(\mathrm{B}+\) ], \#000 & ; OUTPUT 0 TO L PORT \\
\hline & LD & [ \(\mathrm{B}+\) ], \# 0 FF & ; L-PORT = OUTPUT PORT \\
\hline & LD & B, \#PORTGD & \\
\hline & LD & [ \(\mathrm{B}+\) ], \#000 & ; OUTPUT 0 TO G OUTPUTS \\
\hline & LD & [B+],\#037 & ; G0..G2,G4, G5=OUTPUTS \\
\hline & LD & PORTD,\#000 & ; OUTPUT 0 TO D-PORT \\
\hline & RET & & \\
\hline
\end{tabular}

SEGOUT:
\begin{tabular}{|c|c|c|}
\hline LD & B, \#MWBUF 0 & \\
\hline LD & A, \([\mathrm{B}+\) ] & ; POINT TO MWBUF1 \\
\hline \multirow[t]{2}{*}{X} & A, PORTLD & ; OUTPUT 7 SEG. DATA IN \\
\hline & & ; MWBUF0 TO L-PORT \\
\hline LD & A, [ \(\mathrm{B}+\) ] & ; POINT TO MWBUF2 \\
\hline X & A, PORTD & ; OUTPUT MWBUF1 TO D-PORT \\
\hline LD & X,\#PORTGD & \\
\hline LD & A, [X] & \\
\hline \multirow[t]{2}{*}{AND} & A, [B] & ; AND MWBUF2 WITH PORTGD \\
\hline & & ;LEAVE BITS 2...7 UNCHANGED \\
\hline \multirow[t]{3}{*}{X} & A, [B] & ; STORE RESULT ( \(A^{\prime}\) ) IN \\
\hline & & ; MWBUF2,LOAD A WITH \\
\hline & & ; ORIGINAL MWBUF2 VALUE \\
\hline \multirow[t]{2}{*}{AND} & A, \#003 & ; AND 007 WITH ORIGINAL \\
\hline & & ; MWBUF2 ( \(\mathrm{A}^{\prime \prime}\) ), SET BITS 0,1 TO ; CORRECT VALUE \\
\hline \multirow[t]{2}{*}{OR} & A, [B] & ; OR A' WITH A'',RESTORE ORIGINAL \\
\hline & & ;G2...G7 BITS \\
\hline X & A, [ X ] & ; OUTPUT RESULT TO G-PORT \\
\hline RET & & \\
\hline
\end{tabular}
; 16 BIT BINARY TO BCD CONVERSION
; THE MEMORY ASSIGNMEMTS ARE AS FOLLOWS:
;BINLO: RAM ADRESS BINARY LOW BYTE
; BCDLO: RAM ADRESS BCD LOW BYTE
; COUNT: RAM ADRESS SHIFT COUNTER (OFO...OFB,OFF)
; BCD NUMBER IN BCDLO, BCDLO+1, BCDLO+2
;
;MEMORY ADRESS M(BINLO+1) M(BINLO)
;DATA BINARY HB BINARY LOW BYTE
;
; MEMORY ADRESS M(BCDLO+2) M(BCDLO+1) M(BCDLO)
; DATA BCD HB BCD BCD LOW BYTE
;

BINLO \(=\) STALO
. LOCAL
\(\$ B C D T=(B C D L O+3) \& O F\)
\(\$\) BINT \(=(\) BINLO +2\() \& 0 F\)
BINBCD :
LD COUNT,\#16;LOAD CONTROL REGISTER WITH ; NUMBER OF LEFTSHIFTS TO ; EXECUTE
LD B,\#BCDLO ; LOAD BCD-NUMBER LOWEST BYTE ; ADRESS
\$CBCD:
; CLEAR BCD RAM-REGISTERS
\begin{tabular}{ll} 
LD & {\([B+], \# 00\)} \\
IFBNE & \(\# \$ B C D T\) \\
JP & \(\$ C B C D\)
\end{tabular}
\$LSH:
LD B, \#BINLO
RC
\$LSHET:
\(\begin{array}{ll}\text { LD } & \text { A, [B] } \\ \text { ADC } & A,[B]\end{array} \quad ;\) IF MSB IS SET, SET CARRY
\(\times \quad \mathrm{A},[\mathrm{B}]\)
IFBNE \#\$BINT
JP \$LSHFT
LD B, \#BCDLO
\$BCDADD:
LD \(\quad A,[B]\)
ADD A,\#066 ;ADD CORRECTION FACTOR
ADC A,[B] ;LEFTSHIFT BCD NUMBER ; ( \(\mathrm{BCD}=2 * *\) WEIGHT OF ; BINARY BIT (=CARRY BIT))
DCOR A ;DECIMAL CORRECT ADDITION
\(X \quad A,[B+]\)
IFBNE \#\$BCDT
JP \$BCDADD
DRSZ COUNT ;DECREMENT SHIFT COUNTER
JP \$LSH
RET
. LOCAL
```

;BINARY DIVIDE 24BIT BY 8BIT (Q=Y/Z)
;YL: LOW BYTE RAM ADRESS DIVIDEND
;ZL: LOW BYTE RAM ADRESS DIVISOR
;CNTR: RAM ADRESS SHIFT COUNTER (OFO...OFB,OFF)
;QUOTIENT AT RAM LOCATIONS YL..YL+2
;REMAINDER AT YL+3
;QUOTIENT IS ALL '1'S IF DIVIDE BY ZERO, REMAINDER
;THEN CONTAINS YL
;THE MEMORY ASSIGNMENTS ARE AS FOLLOWS:
;
; M(YH+1) M(YH) M(YL+1) M(YL)
; 0 Y(HIGH BYTE) Y Y (LOW BYTE)
; -----------------------------------------------------------
; M(ZL)
; Z
;
;ROUTINE NEEDS 1.21ms FOR EXECUTION AT tc=1us
ZL = DIVO
YL = STALO
CNTR = COUNT
. LOCAL
\$YH = YL+2
$BTY = ($YH\&00F)+2 ;PARAMETER EOR "IFBNE"-INSTR.

```
DIVBI248:
    LD CNTR, \#018 ; INITIALIZE SHIFT COUNTER
    LD B,\#\$YH+1 ;FOR 24 COUNTS
    LD [B], \#000 ;PUT 0 IN M(YH+1)
    LD \(\mathrm{X}, \# \$ \mathrm{YH}+1\)
\$LSHET:
    LD B,\#YL ;LEFT SHIET DIVIDEND
    RC
\$LUP:
    LD A, [B]
    \(\mathrm{ADC} \quad \mathrm{A},[\mathrm{B}]\)
    \(X \quad A,[B+]\)
    IFBNE \#\$BTY
    JP \$LUP
    LD B,\#ZI
    IFC
    JP \(\quad\) SSUBT
\$TSUBT:
    SC ; SUBTRACT Z FROM M (YH+1,YH+2)
    LD \(A,[X]\)
    SUBC A, [B]
    IFNC
    JP
        \$TEST
\$SUBT:
; SUBTRACT Z FROM M(YH+1,YH+2)
LD \(\quad A,[X]\) SUBC A, [B] \(\mathrm{X} \quad \mathrm{A},[\mathrm{X}]\) LD B,\#YL SBIT \#O,[B]
\$TEST:
DRSZ CNTR ; 24 SHIFTS EXECUTED?
JP \(\$\) LSHFT ; NO, LEFT SHIFT DIVIDEND RET . LOCAL
```

;BINARY MULTIPLIES A 16BIT VALUE (X1)

```
;WITH A 8BIT VALUE (X2): M = X1 * X2
; XIL: RAM ADRESS X1 LOW BYTE
; X2L: RAM ADRESS X2
; COUNT RAM ADRESS SHIFT COUNTER
;M IS STORED AT RAM ADRESSES X2L...X2L+2
;THE MEMORY ASSIGNMEMTS ARE AS FOLLOWS:
;MEMORY M(X2L+2) M(X2L+1) M(X2L)
;DATA \(0 \quad 0 \quad\) X2

;MEMORY M(X1L+1) M(X1L)
;DATA X1(H.B.) X1 (LOW BYTE)
;THE EXECUTION TIME FOR THE ROUTINE AT tc=1us IS 240us
;
.LOCAL

\section*{MULBI168:}

LD COUNT,\#9 ; PRESET SHIFT COUNTER
LD [B+],\#00 ;PRESET X2L+1,X2L+2 WITH '0'
LD [B],\#00
RC
\$LOOP:
LD A,[B] ;RIGHT SHIFT
RRCA
\(\mathrm{X} \quad \mathrm{A},[\mathrm{B}-]\)
LD A, [B]
RRCA
\(X \quad A,[B-]\)
LD \(A,[B]\)
RRCA
\(\mathrm{X} \quad \mathrm{A},[\mathrm{B}+]\)
\begin{tabular}{|c|c|c|c|}
\hline & LD & \(A,[B+]\) & ; INCREMENT B POINTER \\
\hline & IFNC & & ; MOST SIGN. BIT OF X2 SET? \\
\hline & JP & \$TEST & ; NO, TEST SHIFT COUNTER \\
\hline & RC & & ; YES, RESET CARRY \\
\hline & LD & \(A,[B-]\) & ;POINT TO 2nd HIGHEST BYTE ; OF RESULT \\
\hline & LD & A, [ \(\mathrm{X}+\mathrm{]}\) & ;DO WEIGHTED ADD \\
\hline & ADC & A, [B] & \\
\hline & X & \(A,[B+]\) & \\
\hline & LD & \(A,[\mathrm{X}-\mathrm{]}\) & \\
\hline & ADC & A, [B] & \\
\hline & X & A, [B] & \\
\hline \$TEST: & & & \\
\hline & DRSZ & COUNT & ; 8 RIGHT SHIFTS EXECUTED? \\
\hline & JP & \$LOOP & ; NO, SHIFT \\
\hline & RET & & ; YES, MULIPLICATION FINISHED \\
\hline & \[
\begin{aligned}
& \text {. LOCAL } \\
& \text {.END }
\end{aligned}
\] & & \\
\hline
\end{tabular}

\section*{PC® MOUSE Implementation Using COP800}

\section*{ABSTRACT}

The mouse is a very convenient and popular device used in data entry in desktop computers and workstations. For desktop publishing, CAD, paint or drawing programs, using the mouse is inevitable. This application note will describe how to use the COP822C microcontroller to implement a mouse controller.

\section*{INTRODUCTION}

Mouse Systems was the first company to introduce a mouse for PCs. Together with Microsoft and Logitech, they are the most popular vendors in the PC mouse market. Most mainstream PC programs that use pointing devices are able to support the communication protocols laid down by Mouse Systems and Microsoft.
A typical mouse consists of a microcontroller and its associated circuitry, which are a few capacitors, resistors and transistors. Accompanying the electronics are the mechanical parts, consisting of buttons, roller ball and two disks with slots. Together they perform several major functions: motion detection, host communication, power supply, and button status detection.

\section*{MOTION DETECTION}

Motion detection with a mouse consists of four commonly known mechanisms. They are the mechanical mouse, the opto-mechanical mouse, the optical mouse and the wheel mouse.
The optical mouse differs from the rest as it requires no mechanical parts. It uses a special pad with a reflective surface and grid lines. Light emitted from the LEDs at the bottom of the mouse is reflected by the surface and movement is detected with photo-transistors.
The mechanical and the opto-mechanical mouse use a roller ball. The ball presses against two rollers which are connected to two disks for the encoding of horizontal and vertical motion. The mechanical mouse has contact points on the disks. As the disks move they touch the contact bars,
which in turn generates signals to the microcontroller. The opto-mechanical mouse uses disks that contain evenly spaced slots. Each disk has a pair of LEDs on one side and a pair of photo-transistors on the other side.
The wheel mouse has the same operation as the mechanical mouse except that the ball is eliminated and the rollers are rotated against the outside surface on which the mouse is placed.

\section*{HOST COMMUNICATION}

Besides having different operating mechanisms, the mouse also has different modes of communication with the host. It can be done through the system bus, the serial port or a special connector. The bus mouse takes up an expansion slot in the PC. The serial mouse uses one of the COM ports.
Although the rest of this report will be based on the optomechanical mouse using the serial port connection, the same principle applies to the mechanical and the wheel mouse.

\section*{MOTION DETECTION FOR THE OPTO-MECHANICAL MOUSE}

The mechanical parts of the opto-mechanical mouse actually consist of one roller ball, two rollers connected to the disks and two pieces of plastic with two slots on each one for LED light to pass through. The two slots are cut so that they form a 90 degree phase difference. The LEDs and the photo-transistors are separated by the disks and the plastic. As the disks move, light pulses are received by the phototransistors. The microcontroller can then use these quadrature signals to decode the movement of the mouse.
Figure \(1 a\) shows the arrangement of the LEDs, disks, plastic and photo-transistors. The shaft connecting the disk and the ball is shown separately on Figure 1b. Figure 2 shows the signals obtained from the photo-transistors when the mouse moves. The signals will not be exactly square waves because of unstable hand movements.


b
TL/DD/10799-2

FIGURE 1


TL/DD/10799-3


Signals at phototransistors are similar for vertical and horizontal motion.
Track 1 leads track 0 by 90 degrees
FIGURE 2

\section*{RESOLUTION, TRACKING SPEED AND BAUD RATE}

The resolution of the mouse is defined as the number of movement counts the mouse can provide for each fixed distance travelled. It is dependent on the physical dimension of the ball and the rollers. It can be calculated by measuring the sizes of the mechanical parts.
An example for the calculation can be shown by making the following assumptions:
- The disks have 40 slots and 40 spokes
- Each spoke has two data counts
(This will be explained in the section "An Algorithm for Detecting Movements')
- Each slot also has two data counts
- The roller has a diameter of 5 mm

For each revolution of the roller, there will be \(40 \times 2 \times 2=\) 160 counts of data movement. At the same time, the mouse would have travelled a distance of \(\pi \times 5=15.7 \mathrm{~mm}\). Therefore the resolution of the mouse is \(15.7 / 160=\) 0.098 mm per count. This is equivalent to 259 counts or dots per inch (dpi).
The tracking speed is defined as the fastest speed that the mouse can move without the microcontroller losing track of the movement. This depends on how fast the microcontroller can sample the pulses from the photo-transistors. The effect of a slow tracking speed will contribute to jerking movements of the cursor on the screen.
The baud rate is fixed by the software and the protocol of the mouse type that is being emulated. For mouse systems and microsoft mouse, they are both 1200. Baud rate will affect both the resolution and the tracking speed. The internal movement counter may overflow while the mouse is still sending the last report with a slow baud rate. With a fast baud rate, more reports can be sent for a certain distance moved and the cursor should appear to be smoother.

\section*{POWER SUPPLY FOR THE SERIAL MOUSE}

Since the serial port of the PC has no power supply lines, the RTS, CTS, DTR and DSR RS232 interface lines are
utilized. Therefore the microcontroller and the mouse hardware should have very little power consumption. National Semiconductor's COP822C fits into this category perfectly. The voltage level in the RS232 lines can be either positive or negative. When they are positive, the power supply can be obtained by clamping down with diodes. When they are negative, a 555 timer is used as an oscillator to transform the voltage level to positive. The 1988 National Semiconductor Linear 3 Databook has an example of how to generate a variable duty cycle oscillator using the LMC555 in page 5-282.
While the RTS and DTR lines are used to provide the voltage for the mouse hardware, the TXD line of the host is utilized as the source for the communication signals. When idle, the TXD line is in the mark state, which is the most negative voltage. A pnp transistor can be used to drive the voltage of the RXD pin to a voltage level that is compatible with the RS232 interface standard.

\section*{AN ALGORITHM FOR DETECTING MOVEMENTS}

The input signal of the photo-transistors is similar to that shown in Figure 2. Track 1 leads track 0 by 90 degrees. Movement is recorded as either of the tracks changes state. State tables can be generated for clockwise and counterclockwise motions.
With the two tracks being 90 degrees out of phase, there could be a total of four possible track states. It can be observed that the binary values formed by combining the present and previous states are unique for clockwise and coun-ter-clockwise motion. A sixteen entry jump table can be formed to increment or decrement the position of the cursor. If the value obtained does not correspond to either the clockwise or counter-clockwise movement, it could be treated as noise. In that case either there is noise on the microcontroller input pins or the microcontroller is tracking motions faster than the movement of the mouse. A possible algorithm can be generated as follows. The number of instruction cycles for some instructions are shown on the left.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{(TRK1, TRKO) \({ }_{\text {t }}\)} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& (\text { TRK } 1, \text { TRK } 0)_{t-1} \\
& \text { CCW }
\end{aligned}
\]} & Binary Value \\
\hline 0 & 1 & 0 & 0 & 4 \\
\hline 1 & 1 & 0 & 1 & D \\
\hline 1 & 0 & 1 & 1 & B \\
\hline 0 & 0 & 1 & 0 & 2 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{(TRK1, TRK0) \({ }_{\text {t }}\)} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& (\text { TRK } 1, \text { TRK } 0)_{t-1} \\
& C W
\end{aligned}
\]} & Binary Value \\
\hline 1 & 0 & 0 & 0 & 8 \\
\hline 0 & 0 & 0 & 1 & 1 \\
\hline 0 & 1 & 1 & 1 & 7 \\
\hline 1 & 1 & 1 & 0 & E \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline 1 & & SWAP & A & \\
\hline 2 & & OR & A, \#OCO & ; Y MOVEMENT TABLE \\
\hline \multirow[t]{2}{*}{3} & & JID & & \\
\hline & NOISEY: & JP & ESENS & \\
\hline 3 & INCY: & LD & A, YINC & \\
\hline 1 & & INC & A & \\
\hline \multirow[t]{5}{*}{3} & & JP & COMY & \\
\hline & DECY: & & & \\
\hline & & LD & A, YINC & \\
\hline & & DEC & A & \\
\hline & COMX : & & & \\
\hline 2 & & IFEQ & A, \#080 & \\
\hline 1 & & JP & ESENS & \\
\hline 3 & & X & A, YINC & \\
\hline 1 & & LD & B, \#CHANGE & \\
\hline 1 & & SBIT & RPT, [B] & \\
\hline \multirow[t]{2}{*}{1} & & LD & B, \#GTEMP & \\
\hline & ESENS : & & & \\
\hline 2 & & LD & A, \([B+]\) & ; (GTEMP) IN5, 4, 1, 0 \\
\hline 1 & & X & A, [B] & ; (TRACKS) NEW TRACK STATUS \\
\hline \multirow[t]{38}{*}{5} & & RET & & \\
\hline & ; & & & \\
\hline & & . \(=0 \mathrm{BO}\) & & \\
\hline & MOVEMX: & & & \\
\hline & & . ADDR & NOISEX & ; 0 \\
\hline & & . ADDR & INCX & ; 1 \\
\hline & & . ADDR & DECX & ; 2 \\
\hline & & . ADDR & NOISEX & ; 3 \\
\hline & & . ADDR & DECX & ; 4 \\
\hline & & . ADDR & NOISEX & ; 5 \\
\hline & & . ADDR & NOISEX & ; 6 \\
\hline & & . ADDR & INCX & ; 7 \\
\hline & & . ADDR & INCX & ; 8 \\
\hline & & . ADDR & NOISEX & ; 9 \\
\hline & & . ADDR & NOISEX & ; A \\
\hline & & . ADDR & DECX & ; B \\
\hline & & . ADDR & NOISEX & ; C \\
\hline & & . ADDR & DECX & ; D \\
\hline & & . ADDR & INCX & ; \(\mathrm{E}^{\text {I }}\) \\
\hline & & . ADDR & NOISEX & ; F \\
\hline & & . \(=0 \mathrm{CO}\) & & \\
\hline & MOVEMY : & & & \\
\hline & & . ADDR & NOISEY & ; 0 \\
\hline & & . ADDR & INCY & ; 1 \\
\hline & & . ADDR & DECY & ; 2 \\
\hline & & . ADDR & NOISEY & ; 3 \\
\hline & & . ADDR & DECY & ; 4 \\
\hline & & . ADDR & NOISEY & ; 5 \\
\hline & & . ADDR & NOISEY & ; 6 \\
\hline & & . ADDR & INCY & ; 7 \\
\hline & & . ADDR & INCY & ; 8 \\
\hline & & . ADDR & NOISEY & ; 9 \\
\hline & & . ADDR & NOISEY & ; A \\
\hline & & . ADDR & DECY & ; B \\
\hline & & . ADDR & NOISEY & ; C \\
\hline & & . ADDR & DECY & ; D \\
\hline & & . ADDR & INCY & ; E \\
\hline & & . ADDR & NOISEY & ; F \\
\hline
\end{tabular}

Going through the longest route in the sensor routine takes 75 instruction cycles. So at 5 MHz the microcontroller can track movement changes within \(150 \mu\) s by using this algorithm.

\section*{MOUSE PROTOCOLS}

Since most programs in the PC support the mouse systems and microsoft mouse, these two protocols will be discussed here. The protocols are byte-oriented and each byte is framed by one start-bit and two stop-bits. The most commonly used reporting mode is that a report will be sent if there is any change in the status of the position or of the buttons.

\section*{MICROSOFT COMPATIBLE DATA FORMAT}
\begin{tabular}{cccccccc}
\(\mathbf{6}\) & \(\mathbf{5}\) & \(\mathbf{4}\) & \(\mathbf{3}\) & \(\mathbf{2}\) & \(\mathbf{1}\) & \(\mathbf{0}\) & Number \\
\(\mathbf{1}\) & L & R & Y 7 & Y 6 & X 7 & X 6 & Byte 1 \\
\(\mathbf{0}\) & X 5 & X 4 & X 3 & X 2 & X 1 & XO & Byte 2 \\
\(\mathbf{0}\) & Y 5 & Y 4 & Y 3 & Y 2 & Y 1 & YO & Byte 3
\end{tabular}

L, R = Key data (Left, Right key) \(1=\) key depressed
\(\mathrm{X} 0-\mathrm{X7}=\mathrm{X}\) distance 8 -bit two's complement value -128 to +127
Y0-Y7 \(=\mathrm{Y}\) distance 8-bit two's complement value -128 to +127
Positive \(=\) South
In the Microsoft Compatible Format, data is transferred in the form of seven-bit bytes. Y movement is positive to the south and negative to the north.

\section*{FIVE BYTE PACKED BINARY FORMAT (MOUSE SYSTEMS CORP)}
\begin{tabular}{ccccccccc}
\(\mathbf{7}\) & \(\mathbf{6}\) & \(\mathbf{5}\) & \(\mathbf{4}\) & \(\mathbf{3}\) & \(\mathbf{2}\) & \(\mathbf{1}\) & \(\mathbf{0}\) & Nit \\
\(\mathbf{1}\) & 0 & \(\mathbf{0}\) & 0 & 0 & \(\mathrm{~L}^{*}\) & \(\mathbf{M}^{*}\) & \(\mathrm{R}^{*}\) & Byte 1 \\
X 7 & X 6 & X 5 & X 4 & X 3 & X 2 & X 1 & X 0 & Byte 2 \\
Y 7 & Y 6 & Y 5 & Y 4 & Y 3 & Y 2 & Y 1 & Y 0 & Byte 3 \\
\(\mathrm{X7}\) & X 6 & X 5 & X 4 & X 3 & X 2 & X 1 & X 0 & Byte 4 \\
Y 7 & Y 6 & Y 5 & Y 4 & Y 3 & Y 2 & Y 1 & Y 0 & Byte 5
\end{tabular}
\(L^{*}, M^{*}, R^{*}=\) Key data (Left, Middle, Right key), \(0=\) key depressed
X0-X7 \(=\mathrm{X}\) distance 8 -bit two's complement value -127 to +127
Y0-Y7 \(=\mathrm{Y}\) distance 8 -bit two's complement value -127 to +127
In the Five Byte Packed Binary Format data is transferred in the form of eight-bit bytes (eight data bits without parity). Bytes 4 and 5 are the movement of the mouse during the transmission of the first report.

\section*{THE COP822C MICROCONTROLLER}

The COP822C is an 8 -bit microcontroller with 20 pins, of which 16 are I/O pins. The I/O pins are separated into two ports, port L and port G. Port G has built-in Schmitt-triggered inputs. There is 1 k of ROM and 64 bytes of RAM. In the mouse application, the COP822C's features used can be summarized below. Port G is used for the photo-transistor's input. Pin G0 is used as the external interrupt input to monitor the RTS signal for the microsoft compatible protocol. The internal timer can be used for baud rate timing and interrupt generation. The COP822C draws only 4 mA at a crystal frequency of 5 MHz . The instruction cycle time when operating at this frequency is \(2 \mu \mathrm{~s}\).

\section*{A MOUSE EXAMPLE}

The I/O pins for the COP822C are assigned as follows:
\begin{tabular}{cl} 
Pin & \multicolumn{1}{c}{\(\quad\)\begin{tabular}{c} 
Function \\
G0
\end{tabular}} \\
G1 & Resterrupt Input (Monitoring RTS Toggle) \\
G2 & Output Data (RXD of Host) \\
G3-G6 & LED Sensor Input \\
L0-L2 & Button Input \\
L3 & Jumper Input (for Default Mouse Mode)
\end{tabular}

The timer is assigned for baud rate generation. It is configured in the PWM auto-reload mode (with no G3 toggle output) with a value of 1A0 hex in both the timer and the autoreload register. When operating at 5 MHz , it is equivalent to \(833 \mu \mathrm{~s}\) or 1200 baud. When the timer counts down, an interrupt is generated and the service routine will indicate in a timer status byte that it is time for the next bit. The subroutine that handles the transmission will look at this status byte to send the data.
The other interrupt comes from the G0 pin. This is implemented to satisfy the microsoft mouse requirement. As the RTS line toggles, it causes the microcontroller to be interrupted. The response to the toggling is the transmission of the character " M " to indicate the presence of the mouse.
The main program starts by doing some initializations. Then it loops through four subroutines that send the report, sense the movement, sense the buttons, and set up the report format.
Subroutine "SDATA" uses a state table to determine what is to be transmitted. There are 11 or 12 states because microsoft has only 7 data bits and mouse systems has 8. The state table is shown below:
\begin{tabular}{ll} 
SENDST & \multicolumn{1}{c}{ State } \\
0 & IDLE \\
1 & START BIT \\
\(2-8\) & DATA (FOR MICROSOFT) \\
\(2-9\) & DATA (FOR MOUSE SYSTEMS) \\
\(9-10\) & STOP BIT (FOR MICROSOFT) \\
\(10-11\) & STOP BIT (FOR MOUSE SYSTEMS) \\
11 & NEXT WORD (FOR MICROSOFT) \\
12 & NEXT WORD (FOR MOUSE SYSTEMS)
\end{tabular}

The G2 pin is set to the level according to the state and the data bit that is transmitted.
Subroutine "SENSOR" checks the input pins connected to the LEDs. The horizontal direction is checked first followed by the vertical direction. Two jump tables are needed to decode the binary value formed by combining the present and previous status of the wheels. The movements are recorded in two counters.
Subroutines "BUTUS" and "BUTMS" are used for polling the button input. They compare the button input with the value polled last time and set up a flag if the value changes. Two subroutines are used for the ease of setting up reports for different mice. The same applies for subroutines "SRPTMS" and "SRPTUS" which set up the report format for transmission. The status change flag is checked and the report is formatted according to the mouse protocol. The
movement counters are then cleared. Since the sign of the vertical movement of mouse systems and microsoft is reversed, the counter value in subroutine "SRPTMS" is complemented to form the right value.
There is an extra subroutine "SY2RPT" which sets up the last two bytes in the mouse systems' report. It is called after the first three bytes of the report are sent.
The efficiency of the mouse depends solely on the effectiveness of the software to loop through sensing and transmission subroutines. For the COP822C, one of the most effective addressing modes is the B register indirect mode.

It uses only one byte and one instruction cycle. With autoincrement or autodecrement, it uses one byte and two instruction cycles. In order to utilize this addressing mode more often, the organization of the RAM data has to be carefully thought out. In the mouse example, it can be seen that by placing related variables next to each other, the saving of code and execution time is significant. Also, if the RAM data can fit in the first 16 bytes, the load B immediate instruction is also more efficient. The subroutine "SRPTMS" is shown below and it can be seen that more than half the instructions are B register indirect which are efficient and compact.
```

;
; VARIABLES
;
WORDPT = 000 ; %ORD POINTER
WORD2 = 002
WORD3 = 003 ; 004 CHOVEMENT CHANGE OR BUTTON PRESSED
XINC = 005 ;X DIRECTION COUNTER
YINC = 006 ;Y DIRECTION COUNTER
NUMWORD = 007 ;NUMER OF BYTES TO SEND
SENDST = 008 ;SERIAL PROTOCOL STATE
;
;******************************************************
; SUBROUTINE SET UP REPORT 'SRPT' FOR MOUSE SYSTEMS
; CHANGE OF STATUS DETECTED
; SET UP THE FIRST 3 WORDS FOR REPORTING
; IF IN IDLE STATE
;**********************************************************
;
SRPTMS:
ID A,CHANGE
IFEQ A, \#O
RET
;
RBIT GIE, PSW
ID B,\#WORDPT
LD [B+], \#O1 ; (WORDPT) SET WORD POINTER
LD A, BUTSTAT
X A,[B+] ; (WORDl)
;
LD A, XINC
X A, [B+] ; (WORD2)
;
CLR A
SUBC A, YINC ; FOR MOUSE SYSTEM NEG Y
X A, [B+] ; (WORD3)
;
RBIT RPT, [B] ; (CHANGE) RESET CHANGE OF STATUS
SBIT SYRPT, [B] ; (CHANGE)
LD A, [B+] ; INC B
LD [B+], \#O ; (XINC)
LD [B+], \#O ; (YINC)
;
LD [B+], \#03 ; (NUMWORD) SEND 3 BYTES
LD [B], \#01 ; (SENDST) SET TO START BIT STATE
; SBIT GIE, PSW ; ENABLE INTERRUPT
;

```

CONCLUSION
The COP822C has been used as a mouse controller. The code presented is a minimum requirement for implementing a mouse systems and microsoft compatible mouse. About 550 bytes of ROM code has been used. The remaining ROM area can be used for internal diagnostics and for communicating with the host's mouse driver program. The unused I/O pins can be used to turn the LED's on only when necessary to save extra power. This report demonstrated the use of the efficient instruction set of the COP800 family. It can be seen that the architecture of the COP822C is most suitable for implementing a mouse controller. The table below summarizes the advantages of the COP822C.

\section*{APPENDIX A—MEMORY UTILIZATION}

RAM Variables
\begin{tabular}{lll} 
TEMP & \(=0 F 1 \quad\) Work Space \\
ASAVE & \(=0 F 4 \quad\) Save A Register \\
PSSAVE & \(=0 F 6 \quad\) Save PSW Register \\
& & \\
WORDPT & \(=000 \quad\) Word Pointer \\
WORD1 & \(=001 \quad\) Buffer to Store Report \\
WORD2 & \(=002 \quad\) Buffer \\
WORD3 & \(=003 \quad\) Buffer \\
CHANGE & \(=004 \quad\) Movement or Button Change \\
XINC & \(=005 \quad\) X Direction Counter \\
YINC & \(=006 \quad\) Y Direction Counter \\
NUMWORD & \(=007 \quad\) Number of Bytes to Send \\
SENDST & \(=008 \quad\) Serial Protocol State \\
TSTATUS & \(=00 A \quad\) Counter Status \\
MTYPE & \(=00 B \quad\) Mouse Type \\
GTEMP & \(=00 C \quad\) Track Input from G Port \\
TRACKS & \(=00 D \quad\) Previous Track Status \\
BTEMP & \(=00 E \quad\) Button Input from L Port \\
BUTSTAT & \(=00 F \quad\) Previous Button Status
\end{tabular}

\section*{APPENDIX B-SUBROUTINE SUMMARY}
\begin{tabular}{lll} 
Subroutine & Location & \multicolumn{1}{c}{ Function } \\
MLOOP & 03D & Main Program Loop \\
SENSOR & 077 & Sample Photo-Transistor Input \\
INTRP & \(0 F F\) & Interrupt Service Routines \\
SRPTUS & 136 & Set Up Report for Microsoft \\
SRPTMS & \(16 C\) & Set Up 1st 3 Bytes Report for Mouse Systems \\
SDATA & 191 & Drive Data Transmission Pin According to Bit \\
& & Value of Report \\
SY2RPT & \(1 D 1\) & Set Up Last 2 Bytes Report for Mouse Systems \\
BUTUS & 200 & Sample Button Input for Microsoft \\
BUTMS & 210 & Sample Button Input for Mouse Systems
\end{tabular}

\section*{APPENDIX C-SYSTEM SCHEMATIC, SYSTEM}

Flowchart, complete program listing.


TL/DD/10799-5
Note 1: All diodes are 1N4148.
Note 2: All resistor values are in ohms, \(5 \%, 1 / 8 \mathrm{~W}\).
Note: Unless otherwised specified
FIGURE 3. System Schematic

Flowchart for Mouse Systems and Microsoft Mouse


\section*{NATIONAL SEMICONDUCTOR CORPORATION}

COP800 CROSS ASSEMBLER,REV:D1,12 OCT 88
AMOUSE




\begin{tabular}{|c|c|c|c|}
\hline 205 & \multicolumn{3}{|l|}{; SELECT MOOSE TYPE} \\
\hline 206 & \multicolumn{3}{|l|}{} \\
\hline 207 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{SELECT:}} \\
\hline 208 & & & \\
\hline 2090067 B00273 & IFBIT & Sh, PORTLP & ;CHECK JUMPER \\
\hline 210 006A 06 & JP & & \\
\hline 211 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} \\
\hline 212 & & & \\
\hline 213006854 & 10 & B, IMTYPE & \\
\hline 214006 C 7 F & SBIT & USOFT, [B] & ; (MTYPE) IS MICROSOFT MOUSE \\
\hline 2150060 BCOF87 & ID & BUTSTAT, 1087 & ;MO KEY PRESSED \\
\hline 216007088 & RET & & \\
\hline 217 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{;}} \\
\hline 218 & & & \\
\hline 219007154 & LD & B, IMTYPE & \\
\hline 220007268 & RBIT & USOFT, [B] & ; (MTYPE) IS MOUSE SYSTEMS \\
\hline 2210073 BCOFOO & LD & BUTSTAT, 10 & ;NO KEY PRESSED \\
\hline 222007688 & RET & & \\
\hline 223 & ; & & \\
\hline 224 & \multicolumn{3}{|l|}{} \\
\hline 225 & \multicolumn{3}{|l|}{; SAMPLE SENSOR INPUT} \\
\hline 226 & \multicolumn{3}{|l|}{; INC OR DEC THE POSITION} \\
\hline 227 & \multicolumn{3}{|l|}{; -127 IS USED INSTEAD OR -128 IN CHECKING} \\
\hline 228 & \multicolumn{3}{|l|}{; NEGATIVE COING POSITION SO That both} \\
\hline 229 & \multicolumn{3}{|c|}{MICROSOFT AND MOUSE SYSTEMS FIT IN} \\
\hline 230 & \multicolumn{3}{|l|}{\(;^{* * * * * * * * * * * * * * * * * * * * * * * * * * t * * * * * * * * * * * * * * * * * * * * * * * ~}\)} \\
\hline 231 & \multicolumn{3}{|l|}{;} \\
\hline 232 & \multicolumn{3}{|l|}{SENSOR:} \\
\hline 233007753 & LD & B, IGTEMP & \\
\hline 2340078 9006 & L0 & A, PORTGP & \\
\hline 235 007a BCDOOF & LD & PORTID, 10F & ; (NOT USED) TURN OEF LED \\
\hline 236007 DBO & RRC & A & \\
\hline 237007 E 953 C & AND & A, 103 C & ;GS,G4,G3,G2 \\
\hline 2380080 A6 & \(X\) & A, [B] & ; (GTEPP) \\
\hline 239 & ; & & \\
\hline 240 & ; & & \\
\hline 291 & ; & (TRK1, TRKO)t-1 & (TRK1, TRKO) \\
\hline 242 & CCW & 01 & 001 \\
\hline 243 & ; & 11 & 010 \\
\hline 244 & ; & 10 & 11 B \\
\hline 245 & ; & 00 & 102 \\
\hline 246 & ; & & \\
\hline 247 & CW & 10 & 088 \\
\hline 248 & ; & 00 & 011 \\
\hline 249 & ; & 01 & 117 \\
\hline 250 & ; & 11 & 10 E \\
\hline 251 & , & & \\
\hline 2520081 AA & LD & A, \([B+]\) & : (GTELP) X IN 3,2 \\
\hline 2530082 B0 & RRC & A & \\
\hline 2540083 B0 & RRC & A & \\
\hline 25500849503 & AND & A, 103 & ;GET X TRACKS \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline 256008687 & OR & A, \({ }^{\text {(B) }}\) & ;OVERLAY NITH PREvious (tRacks) & \\
\hline 25700879780 & OR & A, 1080 & ; X HOVEVENT TABLE & \\
\hline 258008985 & JID & & & \\
\hline 259 & ; & & & \\
\hline 260 0088 OR & NOISEX: JP & YDIR & & \\
\hline 261 & ; & & & \\
\hline 262 & InCX: & & & \\
\hline 26300889005 & \({ }^{\text {L }}\) & A, XINC & & \\
\hline 26400808 A & INC & A & & \\
\hline 265 O08E 03 & JP & COHX & ;CHECK If LIMIT IS REACHED & \\
\hline 266 & DECX: & & & \\
\hline 26700889005 & \({ }^{1}\) & A, XIMC & & \\
\hline 268009183 & DEC & A & & \\
\hline 269 & COMX: & & ;CHECK FOR LIMIT & \\
\hline 27000929250 & IfEQ & A, 180 & & \\
\hline 271009405 & JP & YDIR & ;YES DO NOTHING & \\
\hline 27200959 905 & I & A, XINC & ;ELSE NEW POSITION & \\
\hline 273009758 & LD & B, CHANGE & & \\
\hline 274009878 & SBIT & RPT, [B] & ( (Change) & \\
\hline 275009952 & LD & B, ITRACKS & & \\
\hline 276 & ; & & & \\
\hline 277 & YOIR: & & & \\
\hline 278009 A 52 & \({ }^{1}\) D & B, ITRSCKS & & \\
\hline 279 0098 AB & \({ }_{\text {L }}\) D & \(\mathrm{A}_{1}\), \(\mathrm{B}-3\) & ; (TRRCKS) Y IN 5,4 & \\
\hline 280 009C 65 & SNAP & A & & \\
\hline 281009 D BO & RRC & \({ }^{\text {A }}\) & & \\
\hline 2820098 b0 & RRC & \({ }^{\text {A }}\) & & \\
\hline 2830098 B0 & RRC & A & & \\
\hline \(284008095 C 0\) & AND & A, 1000 & & \\
\hline 285008287 & OR & \({ }^{\text {A, }}\) [ \(\mathrm{B}^{\text {] }}\) & : (GTEMP) & \\
\hline 286 00A3 65 & Swap & A & & \\
\hline 287003497 CO & \({ }^{\text {OR }}\) & A, 1000 & ;y hoverent table & \\
\hline 2880086 A5 & JID & & & \\
\hline 289 & ; =000 & & & \\
\hline 290 0080 & \(=0 \mathrm{BO}\) & & & \\
\hline 291 & MOVEXX: & & & \\
\hline 29200808 A & .ADDR & NOISEX & ;0 & \\
\hline 29300818 F & .ADDR & DECX & ;1 & \\
\hline 294008288 & .ADDR & INCX & ;2 & \\
\hline 29500838 A & .ADDR & HoISEX & ; 3 & \\
\hline 296008488 & .ADDR & INCX & ; 4 & \\
\hline 29700858 A & .ADDR & NOISEX & ; 5 & \\
\hline 29800868 A & .ADDR & NOISEX & ; 6 & \\
\hline 299008788 & .ADDR & DECX & ; 7 & \\
\hline 300008888 & .ADDR & DECX & ;8 & \\
\hline 30100898 A & .ADDR & NOISEX & ;9 & \\
\hline 302 008A 8A & .ADDR & NOISEX & ;A & \\
\hline 303 OOBB 8B & .ADDR & ImCX & ; \({ }^{\text {B }}\) & \\
\hline 304 OOBC 8A & .ADDR & NOISEX & ; & \\
\hline 305003088 & .ADDR & \({ }_{\text {INCX }}\) & ; \({ }^{\text {B }}\) & \\
\hline 306 COBE 8F & .ADDR & DECX & ; & TL/DD/10799-12 \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|}
\hline 409 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{; SET UP THE 3 WORDS FOR REPORTING IF IN IDLE STATE}} \\
\hline 410 & & & \\
\hline 41. & ; & & \\
\hline 412 & \multicolumn{3}{|l|}{SRPTUS:} \\
\hline 413013658 & \(1 D\) & B, ICHANGE & \\
\hline 414013770 & IFBIT & RPT, (B) & \\
\hline 415013801 & JP & SROS1 & \\
\hline 416013988 & RET & & ;EXIT IF NOT CHANGE \\
\hline 417 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{SROSI:}} \\
\hline 418 & & & \\
\hline 419 013A BDEF68 & RBIT & GIE, PS & ;DISABLE INTERRUPT \\
\hline 42001305 F & LD & B, IMORDPT & \\
\hline \(421013 \mathrm{EAO1}\) & LD & [B+], I YORDI & ; (WORDPT) SET WORD POINTER \\
\hline 42201409805 & LD & A, XINC & \\
\hline 423014265 & SwAP & A & \\
\hline 4240143 BO & RRC & A & \\
\hline 4250144 BO & RRC & A & \\
\hline 42601459503 & AND & A, 103 & ; \(87, \times 6\) \\
\hline 4270147 A6 & \(\chi\) & \(\mathrm{A},_{\text {[ }}\) [ \(]\) & ; (WORDI) \\
\hline 428 & \multicolumn{3}{|c|}{\(\mathrm{A}_{1}(\mathrm{~B}) \mathrm{Cl}\) (} \\
\hline 42901489006 & LD & A, YINC & \\
\hline 430 014A 65 & SWAP & A & \\
\hline 431014 B 950 C & AND & A, 10C & ;Y7,Y6 \\
\hline 432 014D 87 & OR & \(\mathrm{A}_{1}\) [ B\(]\) & ; (WORDI) \\
\hline 433 O14E 9740 & OR & A, 1040 & ;SET BIT 6 \\
\hline 4340150 BDOF87 & OR & A, BUTSTAT & ;GET BUTTON STATUS \\
\hline 4350153 A 2 & X & \(A_{1}[B+]\) & ; (MORDI) \\
\hline 436 & \multicolumn{3}{|l|}{;} \\
\hline 43701549005 & LD & A, XINC & \\
\hline 4380156 953F & AND & B, 103 F & ; \(\mathrm{X0} 0 \mathrm{X} 5\) \\
\hline 4390158 A2 & X & A, \([\mathrm{B}+]\) & ; (WORD2) \\
\hline 440 & \multicolumn{3}{|l|}{;} \\
\hline 44101599006 & 10 & A, YINC & \\
\hline 442 015B 953F & AND & A, 103 F & ; YO-Y5 \\
\hline 4430150 A2 & K & A, [ \({ }^{\text {+ }}\) ] & ; (MORD3) \\
\hline 444 015E 68 & RBIT & RPT, [B] & ; (CHANGE) RESET CHANGE Of STATUS \\
\hline 445015 F A & ID & A, [B+] & ; INC B \\
\hline 44601609800 & LD & [ \(\mathrm{B}+1,10\) & ; (XINC) \\
\hline 4470162 9A00 & L 0 & \([B+], 10\) & ; (YINC) \\
\hline 448 & ; & & \\
\hline 14901649803 & LD & [ \(\mathrm{B}+\) ],103 & ; (NUMMORD)SEND 3 BYTES \\
\hline 4500166 9E01 & L & [B],101 & ; (SENDST) SET TO START BIT STATE \\
\hline 451 & ; & & \\
\hline 4520168 BDEF78 & SBIT & GIE, PSW & ;ENABLE INTERRUPT \\
\hline 453 016B 8E & RET & & \\
\hline 454 & \multicolumn{3}{|l|}{;} \\
\hline 455 & \multicolumn{3}{|l|}{} \\
\hline 456 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{SUBROUTINE SET UP REPORT 'SRPT' FOR MOUSE SYSTEMS}} \\
\hline 457 & & & \\
\hline 458 & \multicolumn{3}{|l|}{CHANGE Of STATUS DETECTED} \\
\hline 459 & \multicolumn{3}{|l|}{SET UP THE FIRST 3 RORDS FOR REPORTING} \\
\hline
\end{tabular}

TL/DD/10799-15

TL/DD/10799-17



TL/DD/10799-19


NATIONAL SEMICONDUCTOR CORPORATION
COP800 CROSS ASSEMBLER,REV:D1, 12 OCT 88
AMOUSE
SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline ASAVE & 00F4 & & B & OOFE & & BSAVE & 00F5 & * & BTEMP & 000E & \\
\hline BUSY & 0002 & * & BUTMS & 0210 & & BUTSTA & 000\% & & BUTUS & 0200 & \\
\hline CARRY & 0006 & * & CHANGE & 0004 & & CKO & 0007 & * & CNTRL & OOEE & \\
\hline COHX & 0092 & & COMY & 0008 & & CSEL & 0006 & * & DATAB & 019F & \\
\hline DECX & 008F & & DECY & 0005 & & ENDRPT & \(01 \mathrm{C9}\) & & ENI & 0001 & * \\
\hline ENTI & 0004 & * & ESENS & OOEO & & CIE & 0000 & & GTEMP & 000C & \\
\hline HCARRY & 0007 & * & IDLE & 019 & & IEDG & 0002 & * & INCX & 008B & \\
\hline INCY & 0001 & & INTR & 0000 & * & INTRET & 0109 & & INTRP & OOFF & * \\
\hline IPND & 0003 & & LPUS & OOSC & & LTIMER & 0027 & * & MLSOP & 003D & \\
\hline MOVEMX & OOBO & * & MOVEMY & 0000 & * & MSEL & 0003 & * & MTYPE & 000B & \\
\hline NEXT & 01AD & & MOISEX & 008A & & MOISEY & 0000 & & NOMWOR & 0007 & \\
\hline NXWORD & 0189 & & PORTCC & 0005 & & PORTGD & 0004 & & PORTCP & 0006 & \\
\hline PORTLC & 0001 & & PORTLD & OODO & & PORTIP & 0002 & & PSSAVE & 0076 & * \\
\hline PSW & OOEF & & RPT & 0000 & & RSVD & OOFO & * & RTSR2 & 012E & \\
\hline So & 0000 & \(\pm\) & Sl & 0001 & * & SDATA & 0191 & & SDATAl & 0195 & \\
\hline SELECT & 0067 & & SENDST & 0008 & & SENSOR & 0077 & & SI & 0006 & * \\
\hline SK & 0005 & * & S0 & 0004 & * & SP & OOFD & & SRMS1 & 0170 & \\
\hline SRPTMS & 016C & & SRPTUS & 0136 & & SROS1 & 013A & & START & 0000 & * \\
\hline STARTB & 01c5 & & STATll & 01B3 & & STAT9 & 019D & & STOPB & 0185 & \\
\hline SK & 0003 & & SY2RPT & 0101 & & SYM & 0071 & & SYRPT & 0001 & \\
\hline TAUHI & OOED & \(\pm\) & TAJLO & DOEC & * & tbad & 00F3 & * & TBAUB & 0002 & \\
\hline TBAOR & 0009 & \(\pm\) & TEDG & 0005 & * & TEMP & 00F1 & * & TINTR & 010 C & \\
\hline TIO & 0003 & * & TTR PH & DOEB & * & TRRLO & OOEA & & TPND & 0005 & \\
\hline TRACKS & 0000 & & TRUN & 0004 & & TSEL & 0007 & * & TSTATU & 000A & \\
\hline USM & 006B & & USOFT & 0007 & & WORD1 & 0001 & & WORD2 & 0002 & \\
\hline WORD3 & 0003 & * & WORDPT & 0000 & & X & 00RC & & XINC & 0005 & \\
\hline XINTR & 0113 & & XINTR1 & 0118 & & XMT & 0002 & & YDIR & 009A & \\
\hline YINC & 0006 & & & & & & & & & & \\
\hline
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION
COP800 CROSS ASSEMBLER,REV:D1,12 OCT 88
AMOUSE
MACRO TABLE

\section*{NO WARNING LINES}

NO ERROR LINES
556 ROM BYTES USED
SOURCE CHECKSUM \(=987 \mathrm{~A}\)
OBJECT CRECKSOM \(=0 \mathrm{~A} 39\)
INPUT EILE D:BMOUSE.MAC
LISTING FILE D:BMOUSE.PRN
OBJECT FILE D:BMOUSE.LM

\section*{Using COP800 Devices to Control DC Stepper Motors}

\section*{INTRODUCTION}

COP800 devices can be used to control DC stepper motors with limited effort. This application note describes the use of a COP820 to control the speed, direction and rotation angle of a stepper motor. In addition to the COP820, this application requires a quad high current peripheral driver (DS3658) to meet the high current needs of the stepper motor.

\section*{DC STEPPER MOTOR}

A DC stepper motor translates current pulses into rotor movement. A typical motor contains four winding coils labeled red, yellow/white, red/white, and yellow. Applying current to these windings forces the motor to step. For normal operation, two windings are activated (pulsed) concurrently. The motor moves clockwise one step per change in windings activated with the following activation sequence: red and yellow, yellow and red/white, red/white and yellow/ white, yellow/white and red, repeat. Half-steps may be generated by altering the sequence to: red and yellow, yellow, yellow and red/white, red/white, red/white and yellow/ white, yellow/white, yellow/white and red, red, repeat. The motor runs in a counterclockwise direction if either sequence is applied in reverse order. The speed of rotation (number of steps/second) is controlled by the frequency of the pulses.

\section*{COP820 CONTROL OF STEPPER MOTOR}

The COP820 controls the stepper motor by sending pulse sequences to the motor windings in response to control commands. Commands executed by the code in this application include: single step the motor in a clockwise or counterclockwise direction (i.e. rotate the rotor through a certain number of degrees), run the motor continuously at one of four speeds in a clockwise or counterclockwise direction, and stop the motor.

National Semiconductor Application Note 714
Michelle Giles


During continuous mode operation, the 16 -bit timer of the COP820 is used to control the speed of the stepper motor. The timer is set up with a value that causes an underflow once every \(x\) seconds or at a frequency of \(1 / x\). Each underflow of the timer interrupts the microcontroller. In response to the timer interrupt, the microcontroller generates a new pulse and causes a single step of the motor. Thus the motor steps at the frequency of the timer underflows. This application sets up the timer to generate interrupts at four different frequencies. These frequencies produce the following motor speeds: 25 steps/second, 100 steps/second, 200 steps/ second, and 400 steps/second.
The determination of which windings to activate and deactivate to step the motor is performed by a single subroutine in this example. A block of memory is allocated to store a step pointer and the four possible stepper drive values are shown in Table I (9,C,6,3). Consecutive memory locations are used to store the stepper drive values so that applying the value from location \(X\) and then location \(X+1\) (or \(X-1\) ) causes the motor to step once. The motor drive subroutine increments or decrements the pointer to the current drive value based on the selection of a clockwise or counterclockwise direction. Writing the value from the newly selected location to the motor causes a single step of the motor in the appropriate direction.
During single step operation, the microcontroller steps the motor the exact number of times requested in the control command. Each step corresponds to 1.8 degrees of rotor movement. Therefore, a request to perform 200 steps will rotate the rotor through one complete revolution ( 360 degrees) at a fixed speed.
A block diagram of the application is shown in Figure 1. A flowchart of the code used to control the motor is given in Figure 2. The complete code is given at the end.

Note: Half-stepping is not implemented in this example.

TABLE I. Stepper Motor Drive Sequence
\begin{tabular}{|c|c|c|c|c|c|}
\hline Step & Yellow & Red/White & Yellow/White & Red & Hex Value \\
\hline 0 & ON & OFF & OFF & ON & 9 \\
1 & ON & ON & OFF & OFF & C \\
2 & OFF & ON & ON & OFF & 6 \\
3 & OFF & OFF & ON & ON & 3 \\
4 & ON & OFF & OFF & ON & 9 \\
\hline
\end{tabular}


FIGURE 1. Schematic Dlagram


FIGURE 2. Program Flowchart

NATIONAL SEMICONDUCTOR CORPORATION
COP800 CROSS ASSEMBLER, REV: D1, 12 OCT 88
; STEPPER MOTOR CONTROL PROGRAM
;MAY 1990
;
; This program controls the speed, direction, and degree of rotation of
;a DC stepper motor.
;
Ram Contents Memory Map
\(\begin{array}{ll}\text { RAM } \\ 00 & \text { (MSO) step motor drive value } 09 H \\ 01 & \text { (MS1) step motor drive value } 0 C H\end{array} \quad\) (two windings active per pulse)
01 (MS1) step motor drive value 0CH
02 (MS2) step motor drive value 06 H
03 (MS3) step motor drive value 03H
04 (CMD) control command
bit7-bit4 = motor speed or upper nibble of single steps
blt \(3=\) unused
bit \(2=\) (MODE) singlestep or continuous mode select ( \(1=s \mathrm{~s}\) )
bit \(1=\) (DIR) cw or cow direction select (1 = cw)
bIt \(0=(G O)\) motor go or motor stop select ( \(=\) stop)
05 (STEPS) lower byte of number of single steps
07 (FLGREG) flag reglster
bit \(0 \quad\) (INT) ready to read in cmd (ext int occured) biti-bit7 = unused
14 (TVALO) value to load in lower byte of timer for speed \(X\)
15 (TVALI) value to load in upper byte of timer for speed \(X\)
D2 (PORTLP) port L input pins used for incomming commands
D4 (PORTGD) port G data pins used to drive status LEDs
DC (PORTD) port D data pins used to ouput pulses to the stepper motor
F0 (CREG0) step counter register zero
F1 (CREG1) step counter register one
F2 (STPPTR) pointer to current step motor drive value (RAM 00-03)
;REGISTER AND CONSTANT DEFINITIONS
; COMMAND BITS
0000
\begin{tabular}{rl}
;COMMAND BITS & \(=0\) \\
GO & \(=0\) \\
DIR & \(=1\) \\
MODE & \(=2\) \\
& \\
;PORTG BITS & \\
INT & \(=0\) \\
READY & \(=1\) \\
CW & \(=2\) \\
CCW & \(=3\) \\
SS & \(=4\) \\
NS & \(=5\) \\
;REGISTERS & \\
CMD & \(=04\)
\end{tabular}
```

;GO COMMAND bIT
; 1 = STOP 0 = G0
;DIRECTION COMMAND BIT
; 1 = CW 0 = CCW
;MODE COMMAND BIT
; 1 = SINGLE STEP 0 = CONTINUOUS
;FLAG BIT (SET IF EXTINT OCCURS)
;READY LED
;CLOCKWISE LED
COUNTER CLOCKWISE LED
;SINGLE STEP LED
;CONTINUOUS (NON-STOP) LED
;INPUT COMMAND STORAGE REGISTER

```


NATIONAL SEMICONDUCTOR CORPORATION
COP800 CROSS ASSEMBLER, REV: D1, 12 OCT 88
\begin{tabular}{|c|c|c|c|c|c|}
\hline 103 & 0005 & BCEF03 & & LD & PSW, 003 \\
\hline 104 & 0008 & BCD401 & & LD & PORTGD, 01 \\
\hline 105 & 000B & BCD53E & & LD & PORTGC, \#03E \\
\hline 108 & 000E & BCDC09 & & LD & PORTD, 09 \\
\hline 107 & 0011 & BCD100 & & LD & PORTLC, 00 \\
\hline 108 & 0014 & BCDOFF & & LD & PORTLD, \#OFF \\
\hline 109 & 0017 & 5F & & LD & B, MSO \\
\hline 110 & 0018 & 9A09 & & LD & [ \(\mathrm{B}+], 09\) \\
\hline 111 & 001A & 9A0C & & LD & [ \(\mathrm{B}+], \# 0 \mathrm{C}\) \\
\hline 112 & 001 C & 9A06 & & LD & [B+],\$06 \\
\hline 113 & 001E & 9E03 & & LD & [B], \#03 \\
\hline 114 & 0020 & D200 & & LD & STPPTR, 00 \\
\hline 115 & 0022 & BC0700 & & LD & FLGREG, \%00 \\
\hline \multicolumn{6}{|l|}{116} \\
\hline \multicolumn{6}{|l|}{117} \\
\hline 118 & & & ; READ, & DECODE, A & ND EXECUTE COM \\
\hline \multicolumn{6}{|l|}{119} \\
\hline 120 & 0025 & BDD479 & TOP: & SBIT & READY, PORTGD \\
\hline 121 & 0028 & 3081 & & JSR & WAIT \\
\hline 122 & 002A & BDD469 & & RBIT & READY, PORTGD \\
\hline 123 & 002 D & 9 C 04 & & X & A, CMD \\
\hline 124 & 002F & BD0470 & & IFBIT & GO, CMD \\
\hline 125 & 0032 & 08 & & JP & STOP \\
\hline 126 & 0033 & BD0472 & & IFBIT & MODE, CMD \\
\hline 127 & 0036 & 3041 & & JSR & SSTEP \\
\hline 128 & 0038 & 305F & & JSR & CONT \\
\hline 129 & 003A & EA & & JP & TOP \\
\hline 130 & & & STOP: & & \\
\hline 131 & 003B & 308 E & & JSR & TMRSET \\
\hline 132 & 003 D & BCD401 & & LD & PORTGD, 01 \\
\hline 133 & 0040 & E4 & & JP & TOP \\
\hline \multicolumn{6}{|l|}{\multirow[b]{2}{*}{135}} \\
\hline & & & & & \\
\hline 136 & & & ; SINGLE & STEP THE & MOTOR (SS) \\
\hline \multicolumn{6}{|l|}{137} \\
\hline 138 & & & SSTEP: & & \\
\hline 139 & 0041 & 308 E & & JSR & TMRSET \\
\hline 140 & 0043 & BCD410 & & LD & PORTGD, \#010 \\
\hline 141 & 0046 & 3081 & & JSR & WAIT \\
\hline 142 & 0048 & 8A & & INC & \(\wedge\) \\
\hline 143 & 0049 & 9CFO & & X & A, Crego \\
\hline 144 & 004B & 9D04 & & LD & A, CMD \\
\hline 145 & 004D & 65 & & SWAP & \(A\) \\
\hline 146 & 004E & 950F & & AND & A, \# 0 F \\
\hline 147 & 0050 & 8A & & INC & A \\
\hline 148 & 0051 & 9CF1 & & X & A, CREG1 \\
\hline 149 & 0053 & C0 & TP2: & DRSZ & CREGO \\
\hline 150 & 0054 & 05 & & JP & DO \\
\hline 151 & 0055 & C1 & MID: & DRSZ & CREG1 \\
\hline 152 & 0056 & 01 & & JP & DO2 \\
\hline 163 & 0057 & 8D & & RETSK & \\
\hline
\end{tabular}
; GLOBAL INT ENABLE/EXTINT ENABLE
; CONFIG PORTG FOR OUTPUTS
; START MOTOR DRIVE VALUE
; CONFIG PORTL FOR INPUTS
; CONFIG PORTL FOR WEAK PULL-UPS ; SETUP MOTOR DRIVE VALUES
;INIT STEP POINTER
;INIT FLAG REGISTER
; ******************************
;TURN ON READY FOR NEXT CMD LED
; HAIT FOR CMD AND READ CMD
; TURN OFF READY FOR NEXT CMD LED
;STORE IN CMD REGISTER
; IF STOP BIT SET
; THEN STOP MOTOR
; ELSE CHEK MODE
;IF MODE SET THEN GO SINGLE STEP
; ELSE GO CONTINUOUS
; GO WAIT FOR NEXT COMMAND
; STOP THE MOTOR
; STOP THE TIMER
;TURN OFF ALL LEDS
;GO WAIT FOR NEXT CMD
;******************************
;STOP TIMER
;TURN ON SS LED (RST ALL OTHER LEDS)
; HAIT FOR CMD BYTE 2 (\# STEPS)
;ADD I TO CORRECT FOR LOOP
;STORE ESTEPS IN LOBYTE COUNT REG
;LOAD HIBYTE STEPS
;MOVE TO LOWER NIBBLE
;GET RID OF UPPER BITS
;ADD 1 TO CORRECT FOR LOOP
;MOVE TO HIBYTE OF COUNT REG
;DECR LOBYTE AND IF NOT ZERO
;THEN GO DO A STEP
;ELSE DECR HIBYTE AND IF NOT ZERO
;THEN GO DO A STEP AND RST LO COUNT
;ELSE END OF LOOP RETURN
******************************
;STOP TIMER
; TURN ON SS LED (RST ALL OTHER LEDS)
WAIT FOR CMD BYTE 2 (\# STEPS)
ADD 1 TO CORRECT FOR LOOP
; STORE ESTEPS IN LOBYTE COUNT REG
;LOAD HIBYTE STEPS
- GET RID OF UPPER BITS
;GET RID OF UPPER BITS
;ADD 1 TO CORRECT FOR LOOP
;MOVE TO HIBYTE OF COUNT REG
DECR LOBYTE AND IF NOT ZERO
;THEN GO DO A STEP
THEN GO DO STEP AND ST ZOR
;ELSE END OF LOOP RETURN
TL/DD/11044-5

\section*{NATIONAL SEMICONDUCTOR CORPORATION COP800 CROSS ASSEMBLER, REV: D1, 12 OCT 88}


;WAIT FOR AN EXTERNAL INTERRUPT TO SIGNAL AN INCOMMING COMMAND READ THE INCOMMING COMMAND FROM PORT L
0081 BD0770
008401
0085 FB
0086 BD0768
0089 9DD2
008B 96FF
008D 8E
195
196
197
198
199 008E BDEE6C
2000091 BDEF6D
0094 BDEF6C
0097 8E
204

```

NATIONAL SEMICONDUCTOR CORPORATION
COP800 CROSS ASSEMBLER, REV: D1, 12 OCT }8

```



TL/DD/11044-8

NATIONAL SEMICONDUCTOR CORPORATION
COP800 CROSS ASSEMBLER, REV: D1, 12 OCT 88
\begin{tabular}{|c|c|c|c|c|c|}
\hline 307 & 0158 & D301 & & LD & 0F3, 01 \\
\hline 308 & \(015 A\) & D4FF & DLY1: & LD & OF4, \#0FF \\
\hline 309 & 015 C & C4 & DL.Y2: & DRSZ & 0F4 \\
\hline 310 & 015D & FE & & JP & DLY2 \\
\hline 311 & 015 E & C3 & & DRSZ & 0F3 \\
\hline 312 & 0165 & FA & & JP & DLYI \\
\hline 313 & 0160 & 8E & & RET & \\
\hline 314 & & & & & \\
\hline 315 & & & & . END & \\
\hline
\end{tabular}
;FOR SINGLE STEP \& EXTINT DEBOUNCE ;APPROX .258mS X 6
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & & & & & & TL/DD/11044-9 \\
\hline B & OOFE & & BUSY & 0002 & * & CCW & 0003 & & CHKSPD & 0064 & & \\
\hline CMD & 0004 & & CNTRL & 00EE & & CONT & 005F & & CREG0 & 00F0 & & \\
\hline CREG1 & 00F1 & & CH & 0002 & & delay & 0158 & & DIR & 0001 & & \\
\hline DLY1 & 015A & & DLY2 & 015 C & & DO & 005A & & D02 & 0058 & & \\
\hline DPTR & 00A0 & * & ENI & 0001 & * & ENT 1 & 0004 & & EXTINT & 011 D & & \\
\hline FAST & 0139 & & FASTER & 0134 & * & FLGREG & 0007 & & GIE & 0000 & & \\
\hline G0 & 0000 & & IEDG & 0002 & * & INT & 0000 & & IPND & 0003 & & \\
\hline IPTR & 0081 & & MID & 0055 & * & MODE & 0002 & & MSO & 0000 & & \\
\hline MS1 & 0001 & * & MS2 & 0002 & * & MS3 & 0003 & * & NSEL & 0003 & * & \\
\hline NS & 0005 & * & NXTVAL & 0098 & & OUT & 0086 & & PORTD & 00DC & & \\
\hline PORTGC & 00D5 & & PORTGD & 00D4 & & PORTGP & 00D6 & * & PORTI & 00D7 & * & \\
\hline PORTLC & 00D1 & & PORTLD & 00D0 & & PORTLP & 00D2 & & PSW & 00EF & & \\
\hline READY & 0001 & & SETGO & 0067 & & SIOR & 00E9 & * & SLOW & 013 E & & \\
\hline SLOWER & 0143 & & SP & 00FD & & SPEED & 0148 & & SS & 0004 & * & \\
\hline SSTEP & 0041 & & STEPS & 0005 & * & STOP & 003B & & STPPTR & 00F2 & & \\
\hline TAUHI & 00ED & & TAULO & 00EC & & TC1 & 0007 & * & TC2 & 0008 & * & \\
\hline TC3 & 0005 & * & TIMVAL & 0126 & & TMRH I & 00EB & & TMRINT & 010 B & & \\
\hline TMRLO & 00EA & & TMRSET & 008E & & TOP & 0025 & & TP2 & 0053 & & \\
\hline TPND & 0005 & & TRUN & 0004 & & TSTHI & 0151 & & TValo & 0014 & & \\
\hline TVALI & 0015 & & WAIT & 0081 & & WRYAL & 00A7 & & X & 00FC & & \\
\hline
\end{tabular}

MACRO TABLE
no Warning lines
NO ERROR LINES
282 ROM BYTES USED
SOURCE CHECKSUM \(=80 \mathrm{CO}\)
OBJECT CHECKSUM \(=0520\)
INPUT FILE C:MOTOR.MAC
LISTING FILE C:MOTOR.PRN
OBJECT FILE C:MOTOR.LM

\section*{MF2 Compatible Keyboard with COP8 Microcontrollers}

\begin{abstract}
This application note describes the implementation of an IBM MF2 compatible keyboard with National Semiconductor's COP888CL or COP943C/COP880CL microcontrollers. Two different solutions have been developed. One solution, suitable for laptop/notebook keyboards is based on the COP888CL with special power saving techniques. The other for most price competitive standard desktop keyboards is based on the COP943C/COP880C microcontrollers. The same principles can be applied to all types of keyboards or data input devices.
\end{abstract}

\section*{FEATURES}
- Single chip solution
- Low cost R/C or ceramic oscillator optional
- LED direct drive capability
- I/Os with software programmable on chip pull-ups
- Current saving M2CMOS technology
- Multi-input wakeup and HALT mode for further power consumption reduction (COP888CL only)
- Software key rollover
- Schmitt triggers on keyboard data and clock lines

\section*{INTRODUCTION}

The expression MF2 keyboard stands for multi-functional keyboard version 2. This type of keyboard was first developed and defined by IBM for use with all types of PC (XT,

National Semiconductor
Application Note 734
Volker Soffel

AT, PS/2). In the meantime it has become an industry standard and today nearly all PCs have an MF2 compatible keyboard. As the name suggests, this keyboard features all operation modes which are necessary to stay compatible with the older XT and AT type keyboards. In the following chapters the features and functions of an MF2 keyboard as well as their implementation with a COP8 microcontroller are described.

\section*{MF2 KEYBOARD KEY-LAYOUT}

Figure 1 shows the key layout of the U.S. version of an MF2 keyboard. Its outer appearance is characterized by 101 keys ( 102 for some countries), a separate cursor and numeric key pad, and 12 function keys in the upper row. The keyboard sends a "make" code if a key is depressed and a "break" code if the key is released. These make and break codes are independent of any country-specific keyboard layouts, which means they are independent of the symbols printed on the keys. These codes are solely determined by the physical position of a key on the keyboard. The physical position of a key on an MF2 keyboard is defined by its assigned key number, which is shown in Figure 1.

\section*{HARDWARE}

\section*{Laptop/Notebook Keyboard With COP888CL}

Figure 2 shows the schematics of an MF2 keyboard with a COP888CL microcontroller. The G, C and L ports of the COP888CL are software programmable I/Os and can be programmed either as TRI-STATE® inputs, inputs with weak pull-up, push-pull output low, or push-pull output high.


TL/DD/11091-10
FIGURE 1. MF2 Keyboard U.S. Layout


Note 1: \(\mathbf{C} 2\) ( \(47 \mu \mathrm{~F}\) level off capacitor) can be removed when the power supply ripple \(< \pm 10 \%, 0.5 \mathrm{~V} / \mathrm{ms}\).
Note 2: Jumper P1: Mode select: \(0=\) XT-mode, \(1=\) AT-mode. Jumper P2, P3: not used.
Note 3: Care must be taken if there are pullups in the computer system that clock/data line current \(<3 \mathrm{~mA}\).
Note 4: Diodes D2-D6 should be removed if keyboard has hardware keyrollover (diodes in matrix).
FIGURE 2. MF-2 Keyboard Schematics with a 44-Pin COP888CL

The keyboard is organized as an 8 input by 16 output matrix. The COP888CL's L port is configured as a weak pull-up input port, thus allowing the use of the multi-input wakeup feature. Most of the time the chip is in the current saving HALT mode (ldd \(\leq 10 \mu \mathrm{~A}\) ). Any keystroke or a data transmission from the computer will create a high to low transition on one of the \(L\) lines, which wakes up the \(\mu \mathrm{C}\) from HALT mode. After returning from the HALT mode, the keyboard is scanned in order to detect which key is pressed and the appropriate key code is sent to the computer. This event-driven keyboard scanning results in lowest possible current consumption as HALT mode is even entered between successive single keystrokes. The diodes in the D-lines of the key matrix prevent a high current from being drawn. When two keys in the same column are pressed, two outputs could be potentially connected together: one of the D output lines, which is high and the polled line, which is pulled low. In this case, excessive current would be drawn without the protection diodes. These diodes can be omitted if the keyboard already has decoupling diodes in its matrix (hardware key rollover). All other matrix lines source current in the \(\mu \mathrm{A}\) range and there is no need for current limiting diodes.
The G0 and G3 pins are used for the keyboard data and clock lines. The pull-ups on these lines ensure a defined logic " 1 " level. The keyboard interface on the computer side uses open collector drivers and the G0, G3 pins of the COP888CL are configured as TRI-STATE (Hi-Z) inputs when a " 1 " is written to the data or clock line. To output a logic " 0 " the \(\mu \mathrm{C}\) pulls the data or clock line low (push-pull low output). A maximum current of 3 mA can be sunk into the data and clock pins. Schmitt triggers on the data and clock line inputs reduce the risk of errors in the data received by the keyboard.

The microcontroller provides the option of using a low cost R/C oscillator with frequency variation tight enough to fulfill the requirements for a keyboard, in addition to the option of using a crystal or a ceramic clock.
The XT or AT/PS-2 operation mode can be selected via a hardware switch. Additional inputs for customer specific settings are available.
The three LEDs of an MF2 keyboard are driven directly by three of the COP888CL's high sink D-lines (max. 15 mA for each pin), thus eliminating the need for additional LED drivers or transistors.
The keyboard logic generates a Power-On Reset (POR) signal when the power is first applied to the keyboard. After POR the keyboard performs the Basic Assurance Test (BAT). The BAT consists of a keyboard controller self-test. During the BAT, any activity on the data and clock lines is ignored. The 3 keyboard LEDs are turned on at the beginning and turned off at the end of the BAT. Upon satisfactory completion of the BAT, the keyboard sends the BAT completion code (hex AA) to the computer and keyboard scanning begins. Any code other than hex \(A A\) is interpreted by the computer as a BAT error.

\section*{Desktop Keyboard with COP943C or COP880C}

Figure 3 shows the schematic for an MF2 keyboard with the COP943C/COP880C. The only difference compared to COP888CL solution is that the COP943C/COP880C microcontrollers do not have the multi-input wakeup feature, which allows an event driven keyboard scanning. The key matrix is therefore continuously scanned in a loop. With the COP943C/COP880C solution a part of the I port is used as the key matrix input. The I port is a TRI-STATE (Hi-Z) input port (requires external pull-ups).


Note 1: C 2 ( \(47 \mu \mathrm{~F}\) level off capacitor) can be removed when the power supply ripple \(< \pm 10 \%, 0.5 \mathrm{~V} / \mathrm{ms}\).
Note 2: Jumper P1: Mode select: \(0=\) XT-mode, 1 = AT-mode. Jumper P2: P3: not used.
Note 3: Care must be taken if there are pullups in the computer system that clock/data line current \(<3 \mathrm{~mA}\).
Note 4: Diodes D2-D4 should be removed if keyboard has hardware keyrollover (diodes in matrix).
FIGURE 3. MF-2 Keyboard Schematic with a 40-Pin COP943C/COP880C

\section*{Key Matrix Organization}

Figure 4 shows an example of what an MF2 keyswitch matrix could look like. Each key position in the matrix is marked with its key number.
For example: Key number " 58 " is located at the key matrix position number " 2 " and has the AT-set make code " 14

Hex". Looking at Figure 1, one can see that key number " 58 " belongs to the left "CNTRL" key. Note that the "SHIFT", "CNTRL" and "ALT" keys are located in their own matrix lines, separate from all other keys. The reasons for that will be explained in the chapter "Software Key Rollover".


FIGURE 4. Keyboard Matrix COP888CL AT Code Set

\section*{Code Sets}

The MF2 keyboard supports 3 different sets of make and break codes. Code set 1 is used for XT/PC and PS/2-30 compatible computers. Code set 2 is used for AT and all other PS/2 models compatible computers and code set 3 is used for workstations and terminal emulations on the PC. The country specific keyboard driver on the PC side converts the "key position" codes from the keyboard into the ASCII codes that correspond to the characters printed on the keycaps (as long as the right driver is installed on the PC ). Appendix 1 gives a complete overview of the key numbers and their make and break codes for all 3 code sets. The symbols of the U.S. keyboard layout are only listed for reference and are different for other country layouts. The break code for code set 1 is equal to the make code with the most significant bit set. The make codes preceded with a "FO Hex" code give the break codes of code sets 2 and 3.

\section*{KEYBOARD SOFTWARE}

The software of the keyboard microcontroller can be subdivided into the following five main tasks:
- key detection
- software key rollover
- key decoding and encoding
- keycode transmission
- keyboard command set

\section*{Key Detection}

Key detection is done by scanning the keyboard matrix in the following way. Sequentially each of the 16 matrix output lines are pulled low, while all the others are high. The 8
matrix input lines are read and the 8 -bit input value is compared with the result of the previous scanning of the same matrix output line (a history of the previous scan is kept in the \(\mu\) C's RAM). Thus the keyboard microcontroller's key detection routine detects any key change in that matrix output line (key pressed or released) since the previous scan. It is important to recognize released keys, as the MF2 keyboard not only sends a key's "make" code when the key is pressed, but also a key's "break" code when the key is released. Key debouncing is performed by software by making sure that the time between two scans is bigger than the key bounce time (typically 8 ms ).

\section*{Software Key Rollover}

Software key rollover means that no decoupoing diodes are used in the key switch matrix. However, the keyboard action is still N key rollover in nature. That is, if N keys are depressd in some sequence and held down, the make code of these keys is transmitted in that sequence. However, if three keys from three corners of a rectangle in the key switching matrix are depressed, a "ghost" key (a key which is not really pressed) would be created (see Figure 5). To prevent this, a special algorithm, which checks for such special key combinations, has been implemented into the keyboard software. If a "ghost" key has been detected the keyboard outputs the "key detection error code" and the \(N\) key rollover reverts to a 2 key rollover. To ensure that all 3-key combinations used on a PC (e.g., CNTRL+ALT+DEL) are still possible, keyboard manufacturers using this method organize the key switch matrix accordingly (an example is given in Figure 4).


FIGURE 5. Software Key Rollover
```

; SOFTWARE KEY ROLLOVER
;
;LENGTHC: COUNTER FOR NO. OF BYTES (15 FOR A 16 BY 8 MATRIX)
; WHICH HAVE TO BE COMPARED WITH THE ACTUAL SCANNED
; BYTE.
;LASTSCN: RAM LOCATION WHICH CONTAINS THE RESULT OF THE ACTUAL
; SCANNED LINE
;
;PNTSCAN: RAM LOCATION WHICH CONTAINS A POINTER TO THE RAM
; CELL IN THE SCAN HISTORY TABLE THAT STORES THE RESULT
; OF THE PREVIOUS SCAN FOR THE ACTUAL SCANNED MATRIX
; LINE
; SCNLOT: START ADRESS OF THE RAM SCAN HISTORY TABLE (16 BYTES)
;MATLEN: MATRIX LENGTH (IN THIS CASE MATLEN=16dec)
;BITC : SHIFT COUNTER FOR BYTE SHIFT
;TYPSAV: RAM ADRESS OF TYPEMATIC RATE SAVE REGISTER
;TYPST : RAM ADRESS FOR TYPEMATIC RATE VALUE
;STATUS: RAM ADRESS OF GENERAL STATUS FLAG REGISTER
;STAT2 : RAM ADRESS OF GENERAL STATUS FLAG REGISTER 2
;TYPCO1: RAM ADRESS OF REGISTER THAT CONTAINS TYPEMATIC KEY
; MAKE CODE
;SCNCNT: SCAN COUNTER FOR 16 MATRIX LINES
;
;
;
KEYROL:

| LD | LENGTHC, \#OOF ; | ; LOAD TABLE LENGTH COUNTER |
| :---: | :---: | :---: |
| LD | X, \#LASTSCN ; | ; POINT TO RAM LOCATION WHERE |
|  |  | ;RESULT OF PREVIOUS SCAN IS |
|  |  | ; STORED |
| LD | A, PNTSCAN | ; LOAD POINTER TO ACTUAL SCAN |
|  |  | ; LINE |
| INC | A |  |
| X | A,B ; | ;POINT TO THE NEXT SCAN LINE |
| IFBNE | \# ( $(S C N L O T+M A T L E N)$\$1 | ) \&OOF) ; IF END OF HISTORY SCANTABLE |
|  |  | . ;IN RAM NOT REACHED |
| JP |  | ; THEN OK |
| LD | B, \#SCNLOT | ;ELSE POINT TO BEGINNING OF TABLE |
| LD | A, [X] ; | ; COMPARE NEW SCANNED MATRIX LINE |
| OR | A, [B] | ; WITH ALL OTHER PREVIOUS SCANNED |
|  |  | ; BYTES IN TABLE |
| IFEQ | A, \# OFF | ;IF NO KEYS PRESSED IN |
|  |  | ; SAME INPUT LINE |
| JP | \$ INCB | ; THEN COMPARE WITH NEXT BYTE |
|  |  | ; IN SCAN TABLE |
|  |  | ;ELSE LOOK IF MORE THAN |
|  |  | ; TWO KEYS ARE PRESSED |
|  |  | ; IN ONE OF THE TWO |
|  |  | ; COMPARED BYTES |
| LD | A, [X] | ;LOAD 1ST OF COMP.BYTES |

```
\$ZERO1:
RRC
IFNC
JP
DRSZ
JP
JP
\$ZERO2:
RRC
IFNC
JP
\$2ERO3: DRSZ
JP
\$INCB:
LD
DRSZ

JP
SC
\$ENDLP:
\begin{tabular}{ll} 
LD & B, \#STAT2 \\
IFNC & \\
JP & \$ERROR \\
IFBIT & ERR2, [B] \\
& \\
JP & \$RESTORE
\end{tabular}

RET
\$RESTORE:
RBIT ERR2,[B]
JSR TSTOP
LD A,TYPSAV
X
A, TYPST
RET
\$ERROR:
\begin{tabular}{ll} 
IFBIT & ERR2,[B] \\
JP & SERREND \\
SBIT & ERR2,[B] \\
LD & B,\#TYPST \\
LD & A, [B] \\
X & A, TYPSAV \\
LD & [B],\#07F
\end{tabular}
; LOAD BIT COUNTER
```

;IF 1 KEY PRESSED
;THEN TEST IF 2ND
;KEY IS PRESSED
;IF NOT ALL BITS CHECKED
;THEN CONTINUE CHECK

```
```

;IF 2ND KEY PRESSED
;THEN ERROR: "GHOST KEY"
;IF NOT ALL BITS CHECKED
;THEN CONTINUE CHECK

```
; INC B
; IF NEW SCANNED MATRIX LINE
; NOT COMPARED WITH ALL OTHER
; BYTES IN TABLE
; THEN COMP. WITH NEXT
;BYTE IN TABLE
; IF ALL COMPARED, SET NO ERROR
;FLAG
;POINT TO STATUS FLAG REGISTER
;ERROR DURING THIS SCAN?
; YES, DO ERROR PROCEDURE
;ERROR DURING PREVIOUS SCANS,
;BUT NO ERROR DURING THIS
; SCAN?
; YES, RESTORE TYPEMATIC RATE
```

;STOP TYPEMATIC TIMER
;LOAD SAVED TYPEMATIC VALUE
;RESTORE OLD TYPEMATIC VALUE
;NO ERROR DURING THIS SCAN:
;RETURN

```
```

;IF ERROR OCURRED ALREADY
;DURING PREVIOUS SCAN
;THEN DO NOTHING
;ELSE SET PREVIOUS ERROR FLAG
;POINT TO TYPEMATIC VALUE
;REGISTER
;SAVE TYPEMATIC RATE/DELAY
;SET TYPEMATIC TO 1s DELAY,
;2 CHARACTERS/s FOR ERROR CODE

```
```

;REPETITION
LD A,\#000 ;IF SET2,3 ERROR CODE 00
LD B,\#STATUS
IFBIT SET1,[B]
LD A,\#OFF
X
JSR
\$ERREND:
LD
INCA
X
RETSK
. LOCAL
. END
; IF SET2,3 ERROR CODE 00
;POINT TO STATUS FLAG REGISTER
; ELSE ERROR CODE FF
;PUT IN TYPEMATIC BUFFER
;INIT \& START TYPEMATIC TIMER
;INCREMENT SCAN COUNTER
; RET AND SKIP FOR ROLLOVER ERROR

```

TL/DD/11091-3

\section*{Key Decoding and Encoding}

After detection of a key change (pressing or releasing a key), the software first has to determine the physical location of the key in the key matrix. This decoding process is done by calculating an internal key number out of the key matrix column and row position of the changed key. At the same time, it is determined if the key has been pressed or released. A pressed or released key is then signaled by setting or resetting a "key down" flag in RAM. The internal key number and the "key down" status flag are the input parameters to the key encoding procedure. The internal key number is used to get the "make" code for the key out of a ROM look-up table, which has been matched to the physical matrix organization of the keyboard. If the "key down" flag is reset (key is released) the software calculates the key "break" code out of the previously fetched key "make" code. In this way, each pressed or released key is encoded with its appropriate "make" or "break" code, which is then written to the keyboard controllers 16 byte output buffer (FIFO) until the computer interface is ready to receive it. Before writing to the FIFO the software checks whether there is still enough capacity to store the key code.

\section*{Key Repetition}

All keys are typematic (repetitive) by default. That means when a key is pressed and held down, the \(\mu \mathrm{C}\) continues to send the "make" code for that key until it is released. When two or more keys are held down, only the code for the last key pressed is repeated. Typematic operation will stop
when this key is released, even if other keys are still held down.
The default values for typematic operation are:
\[
\text { delay time }=500 \mathrm{~ms}
\]
repetition rate \(=10\) characters/second,
where the delay time is the time which is inserted before a character is repeated for the first time.

\section*{Operating Protocol}

There are two different transmission protocols for an MF2 keyboard: the AT transmission protocol and the XT transmission protocol. Data transmission to and from the keyboard is synchronous serial, the data format for the XT mode is:

9 bits in length
1 start bit (high)
8 data bits (LSB first)
The data format for AT and PS/2 modes is:
11 bits in length
1 start bit (low)
8 data bits (LSB first)
1 parity bit (odd)
1 stop bit (high)
If no data is transmitted, both data and clock lines are in the high state. The clock signal is always provided by the keyboard. Figure 6 shows the XT and the AT protocol timings.


AT-Protocol


TL/DD/11091-16
FIGURE 6. XT and AT Protocol Timings

\section*{Keyboard Data Transmission in XT Format}

At the falling edge of the clock, the start bit (high) is shifted out, followed by the 8 data bits (least significant bit first). Data is valid on the rising edge of the clock and changes after the falling edge of the clock.

\section*{Keyboard Data Transmission in AT Format}

Before sending data, the keyboard monitors the clock and data lines. If the clock line is low, then the keyboard is disabled by the computer and no data is transmitted. The microcontroller continues to scan the keyboard and stores key data in its output buffer. If the data line is low, while the clock line is high, the computer requests to send and the
keyboard goes into receive mode. The keyboard is only allowed to transmit data when both data and clock lines are high.
The keyboard pulls the data line low (start bit) and starts the clock. The 8 data bits (least significant bit first) are shifted out, followed by the parity (odd) and stop bit (high). Data is valid after the falling edge of the clock and changes after the rising edge of the clock. If no data is transmitted both data and clock lines are high. If the computer pulls the clock line low for at least \(60 \mu\) s before the 10th bit is transmitted, the keyboard stops transmission and stores the aborted data in its output buffer.
```

; SENDBY: SEND BYTE TO COMPUTER
;INPUT PARAMETER:
;BYTSEN: RAM LOCATION CONTAINING THE
; BYTE TO BE TRANSMITTED
;OUTPUT:
; DATSEN FLAG IN STATUS REGISTER
; l=BYTE SENT,0=BYTE NOT SENT
;PARCNT: PARITY COUNTER REGISTER
;BITC : DATA LENGTH COUNTER FOR TRANSMISSION LOOP
;
;CLOCK HIGH TIME (=CLOCK LOW TIME) = 40us
;AT 3.58MHz CLOCK (INSTR. CYCLE = 2.79us)
;
;DATA REGISTER OF PORT G DATA AND CLOCK LINES IS
;PRESET WITH "0"
. LOCAL
SendBy:

| LD | B,\#STATUS | ;POINT TO STATUS FLAG REGISTER |
| :--- | :--- | :--- |
| RBIT | DatSen, [B] | ;RESET "BYTE SEND" FLAG |
| LD | A,BytSen | ;LOAD BYTE TO SEND |
| LD | BITC,\#009 | ;DATA LENGTH |
| IFBIT | PCXT,[B] | ;IF XT MODE |
| JMP | PCMOde | ;THEN JUMP TO XT |
|  |  | ;SEND ROUTINE |
|  |  | ;ELSE SEND AT PROTOCOI |
|  |  |  |
| LD | PARCNT,\#10 | ;LOAD PARITY COUNTER |
| LD | B,\#PORTGP | ;POINT TO GPORT INPUT |
|  |  | ;REGISTER |

```

WAITS:


```

    RET
    \$CLKHI:
RBIT ClockL,[B] ;SET CLOCKLINE HIGH
RRC A ;SHIFT NEXT BIT TO TRANSMIT
NOP ;DELAY
NOP
NOP
NOP
\$PCOK:
DRSZ BITC ;IF NOT ALL BITS SENDED
JP
\$PCSEND
;THEN CONTINUE
SBIT CLOCKL,[B]
SBIT DATALN,[B] ;DATA LOW
;ELSE CLOCKLINE LOW
JSR DELAYD
JP \$ENDSB
DEL12: NOP
DEL11: NOP
DELAYD: RET
LOCAL
.END

```

\section*{Keyboard Receives Data}

The keyboard can only receive data from the computer in AT-PS/2 mode. The computer pulls the data line low (start bit) after which the keyboard starts to shift out 11 clock pulses within 15 ms . Transmission has to be completed within 2 ms . Data from the computer changes after the falling edge of the clock and is valid before the rising edge of
the clock. After the start bit, 8 data bits (least significant bit first), followed by the parity bit (odd) and the stop bit (high) are shifted out by the computer with the clock signal provided by the keyboard. The keyboard pulls the stop bit low in order to acknowledge the receipt of the data. If a transmission error occurred (parity error or similar) the keyboard issues the "RESEND" command to the PC.
```

; RECDAT: RECEIVE DATA COMMING FROM PC
;
;RETURN, IF PARITY ERROR
;
;RETURN SKIP , IF BYTE WAS RECEIVED
;WITHOUT ERROR
;
;BTRECV: RAM LOCATION CONTAINING THE
; RECEIVED BYTE
;
;
;BITC : RECEIVE LOOP COUNTER REGISTER
;PARCNT: PARITY COUNTER REGISTER
;

```

RecDat:
CLRA
LD B,\#PORTGC ;B POINT TO PORT G
LD \(X, \# B T R E C V \quad\); CONFIGURATION \(\quad\); X POINT TO RECEIVED BYTE
LD PARCNT,\#10 \(\quad\);LOAD PARITY COUNTER
LD BITC, \#009 ; LOAD RECEIVE LOOP COUNTER ; (8 DATABITS + 1 PARITY BIT) ; START BIT= "0"
RdByte:
SBIT ClockL,[B] ;SET CLOCKLINE LOW
; (CLOCK IN START BIT)
DRSZ PARCNT ;THEN DECR. PARITY COUNTER
RRC A ;SHIFT CARRY TO BIT 7 OF ACCU
\(\mathrm{X} \quad \mathrm{A},[\mathrm{X}]\) ; STORE RECEIVED BYTE
LD A, \([\mathrm{X}]\);RESTORE AS LONG AS NOT ;FULL BYTE RECEIVED

RBIT ClockL,[B] ;SET CLOCKLINE HIGH
;READ IN RECEIVED BIT
RC ;RECEIVED BIT= "0"
IFBIT DataLn, PORTGP ; IF DATALINE = "1"
SC ;THEN RECEIVED BIT= "1"
DRSZ BITC ;9 BITS RECEIVED?
JP RdByte ;NO,LOOP
;CLOCK LOW PULSE AFTER PARITY HAS BEEN RECEIVED
SBIT ClockL,[B] ;SET CLOCKLINE LOW
JSR DELAYD ;INSERT 10 INSTR. CYCLES DELAY RBIT Clockl,[B] ;SET CLOCKLINE HIGH
;PC SENDS STOP BIT
SBIT DataLn,[B] ;PULL STOP BIT LOW
```

                                    ;TO ACKNOWLEDGE RECEIPT OF BYTE
                                    ;INSERT DELAY
    ;CLOCK LOW PULSE (CLOCK ACKNOWLEDGE FOR PC)
SBIT ClockL,[B] ;SET CLOCKLINE LOW
JSR DELAYD ;INSERT DELAY
RBIT ClockL,[B] ;SET CLOCKLINE HIGH
RBIT DataLn,[B] ;RETURN DATA TO HIGH
;PARITY CHECK
IFBIT 00,PARCNT
JP PARO
ParOne:
IFC
RETSK
JP PARERR
PAR0:
IFNC
RETSK
ParErr: LD BytSen,\#OFE ;LOAD "RESEND" CODE
JSR SByWPO
RET
.END

```
```

;IF RECEIVED PARITY BIT =0

```
;IF RECEIVED PARITY BIT =0
;THEN OK,RETURN SKIP
;THEN OK,RETURN SKIP
    ;ELSE PARITY ERROR
    ;ELSE PARITY ERROR
; SEND RESEND CODE TO PC
; SEND RESEND CODE TO PC
```

;IF NO. OF RECEIVED DATA "1"=ODD

```
;IF NO. OF RECEIVED DATA "1"=ODD
;THEN PARITY BIT MUST BE "0"
;THEN PARITY BIT MUST BE "0"
;ELSE PARITY BIT MUST BE "1"
;ELSE PARITY BIT MUST BE "1"
;IF RECEIVED PARITY BIT=1
;IF RECEIVED PARITY BIT=1
;THEN OK,RETURN SKIP
;THEN OK,RETURN SKIP
;ELSE PARITY ERROR
;ELSE PARITY ERROR
;ERROR,RETURN
```

;ERROR,RETURN

```

\section*{Commands from the Computer}

The following table shows the commands and their hexadecimal values the computer may send to the keyboard. Only AT-PS/2 compatible computers can send commands to the keyboard and the keyboard can only receive the commands when operated in the AT-mode.
The commands can be sent to the keyboard at any time. The keyboard responds within 20 ms to any valid transmission with ACK (FA Hex), except for the ECHO command where the keyboard responds with EE Hex, the RESEND command and the reserved commands.
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Command } & Hex Value \\
\hline Set/Reset Mode Indicators & ED \\
Echo & EE \\
Reserved & EF \\
Select Alternate Code Set & F0 \\
Reserved & F1 \\
Read Keyboard ID & F3 \\
Set Typematic Rate/Delay & F4 \\
Enable & F5 \\
Default Disable & F6 \\
Set Default & \\
Set All Keys & F7 \\
Typematic/No Break & F8 \\
Make/Break/No Typematic & F9 \\
Make/No Typematic & FA \\
Typem./Make/Br. & \\
Set Key Type & FB \\
Typematic/No Break & FC \\
Make/Break/No Typematic & FD \\
Make/No Typematic & FE \\
Resend & FF \\
Reset & \\
\hline
\end{tabular}

In the XT mode the keyboard only accepts the RESET command, which is assumed when the computer pulls the clock line low for at least 10 ms .

\section*{Commands to the Computer}

The following table shows the commands and their hexadecimal values the keyboard may send to the system.
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Command } & Hex Value \\
\hline Key Detection Error/ & 00 \\
Buffer Overrun & (Code Sets 2 and 3) \\
Keyboard ID & 83 AB \\
BAT Completion Code & AA \\
BAT Failure Code & FC \\
Echo & EE \\
Acknowledge & FA \\
Resend & FE \\
Key Detection Error/ & FF \\
Buffer Overrun & (Code Set 1) \\
\hline
\end{tabular}

\section*{SUMMARY}

When using National Semiconductor's microcontroller to implement the functions of an MF2 keyboard, very few external components are necessary. Figure 2 shows the complete schematic of an MF2 keyboard based on the COP888CL. The implementation of software key rollover eliminates the need for decoupling diodes in the 16 by 8 key matrix. LED direct drive capability of the COP8 and a RC oscillator with tolerances tight enough to meet the requirements for a keyboard further reduce component count and price. Schmitt triggers on the ports used for the keyboards data and clock lines add additional security against transmission errors. Where low power consumption is the most important design factor (e.g., laptop or notebook computers) the COP8's M2CMOS technology and the multi-input wakeup feature offer a remarkable improvement over the NMOS controllers used in most of today's existing solutions.

National Semiconductor offers three chips tailored for the needs of a keyboard designer. Starting with the most price competitive 2.5 k ROM device COP943C, an upgrade path is provided with the COP880C to 4 k ROM. Both devices are intended for the use in standard MF2 desktop keyboards. The COP888CL is ideally suited for notebook or lap-
top keyboards, as it has special power saving features. The complete software for an MF2 keyboard as well as complete demo keyboards and keyboard evaluation boards for the COP888CL and COP943C/COP880C microcontrollers are available. Contact National Semiconductor's \(\mu \mathrm{C}\) marketing or applications for further information.

\section*{APPENDIX I. KEY NUMBERS AND THEIR CORRESPONDING MAKE/BREAK CODES FOR ALL THREE CODE SETS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Key Position and Symbol}} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Table I \\
(XT and PS/2 30)
\end{tabular}} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Table II \\
(AT and PS/2 50, 60, 80)
\end{tabular}} & \multicolumn{2}{|r|}{Table III (Terminal MODE)} \\
\hline & & Make & Break & Make & Break & Code & Type \\
\hline 01 & \(\sim\) & 29 & A9 & OE & F0-0E & OE & Typematic \\
\hline 02 & 1 & 02 & 82 & 16 & F0-16 & 16 & Typematic \\
\hline 03 & @ 2 & 03 & 83 & 1E & F0-1E & 1E & Typematic \\
\hline 04 & \# 3 & 04 & 84 & 26 & F0-26 & 26 & Typematic \\
\hline 05 & \$ 4 & 05 & 85 & 25 & F0-25 & 25 & Typematic \\
\hline 06 & \% 5 & 06 & 86 & 2E & F0-2E & 2E & Typematic \\
\hline 07 & \(\wedge 6\) & 07 & 87 & 36 & F0-36 & 36 & Typematic \\
\hline 08 & \& 7 & 08 & 88 & 3D & F0-3D & 3D & Typematic \\
\hline 09 & * 8 & 09 & 89 & 3E & F0-3E & 3E & Typematic \\
\hline 10 & \((9\) & OA & 8A & 46 & F0-46 & 46 & Typematic \\
\hline 11 & \() 0\) & OB & 8B & 45 & F0-45 & 45 & Typematic \\
\hline 12 & - - & 0 C & 8 C & 4E & F0-4E & 4E & Typematic \\
\hline 13 & \(+\quad=\) & OD & 8D & 55 & F0-55 & 55 & Typematic \\
\hline 15 & B.S. \(\leftarrow\) & OE & 8 E & 66 & F0-66 & 66 & Typematic \\
\hline 16 & TAB & OF & 8 F & OD & F0-0D & OD & Typematic \\
\hline 17 & Q & 10 & 90 & 15 & F0-15 & 15 & Typematic \\
\hline 18 & W & 11 & 91 & 1D & F0-1D & 1D & Typematic \\
\hline 19 & E & 12 & 92 & 24 & F0-24 & 24 & Typematic \\
\hline 20 & R & 13 & 93 & 2D & F0-2D & 2D & Typematic \\
\hline 21 & T & 14 & 94 & 2 C & F0-2C & 2 C & Typematic \\
\hline 22 & Y & 15 & 95 & 35 & F0-35 & 35 & Typematic \\
\hline 23 & U & 16 & 96 & 3C & F0-3C & 3C & Typematic \\
\hline 24 & 1 & 17 & 97 & 43 & F0-43 & 43 & Typematic \\
\hline 25 & 0 & 18 & 98 & 44 & F0-44 & 44 & Typematic \\
\hline 26 & P & 19 & 99 & 4D & F0-4D & 4D & Typematic \\
\hline 27 & 1 [ & 1A & 9A & 54 & F0-54 & 54 & Typematic \\
\hline 28 & ) \(]\) & 1B & 9 B & 5B & F0-5B & 5B & Typematic \\
\hline 29* & 1 & 2B & \(A B\) & 5D & F0-5D & 5C & Typematic \\
\hline 30 & Caps Lk & 3A & BA & 58 & F0-58 & 14 & Make/Break \\
\hline 31 & A & 1 E & 9 E & 1 C & F0-1C & 1 C & Typematic \\
\hline 32 & S & 1F & 9 F & 1B & F0-1B & 1 B & Typematic \\
\hline 33 & D & 20 & AO & 23 & F0-23 & 23 & Typematic \\
\hline 34 & F & 21 & A1 & 2B & F0-2B & 2B & Typematic \\
\hline 35 & G & 22 & A2 & 34 & F0-34 & 34 & Typematic \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Key Position and Symbol}} & \multicolumn{2}{|l|}{Table I （XT and PS／2 30）} & \multicolumn{2}{|l|}{Table II （AT and PS／2 50，60，80）} & \multicolumn{2}{|r|}{Table III （Terminal MODE）} \\
\hline & & Make & Break & Make & Break & Code & Type \\
\hline 36 & H & 23 & A3 & 33 & F0－33 & 33 & Typematic \\
\hline 37 & J & 24 & A4 & 3B & F0－3B & 3B & Typematic \\
\hline 38 & K & 25 & A5 & 42 & F0－42 & 42 & Typematic \\
\hline 39 & L & 26 & A6 & 4B & F0－4B & 4B & Typematic \\
\hline 40 & ：； & 27 & A7 & 4C & F0－4C & 4C & Typematic \\
\hline 41 & ＂ & 28 & A8 & 52 & F0－52 & 52 & Typematic \\
\hline 42＊＊ & 1 & 2B & AB & 5D & F0－5D & 53 & Typematic \\
\hline 43 & Enter（L） & 1 C & 9 C & 5A & F0－5A & 5A & Typematic \\
\hline 44 & Shift（L） & 2A & AA & 12 & F0－12 & 12 & Typematic \\
\hline 45＊＊ & Macro & 56 & D6 & 61 & F0－61 & 13 & Typematic \\
\hline 46 & Z & 2 C & AC & 1A & F0－1A & 1A & Typematic \\
\hline 47 & X & 2D & AD & 22 & F0－22 & 22 & Typematic \\
\hline 48 & C & 2 E & AE & 21 & F0－21 & 21 & Typematic \\
\hline 49 & V & 2 F & AF & 2A & F0－2A & 2A & Typematic \\
\hline 50 & B & 30 & B0 & 32 & F0－32 & 32 & Typematic \\
\hline 51 & N & 31 & B1 & 31 & F0－31 & 31 & Typematic \\
\hline 52 & M & 32 & B2 & 3 A & F0－3A & 3A & Typematic \\
\hline 53 & \(<\quad\) ， & 33 & B3 & 41 & F0－41 & 41 & Typematic \\
\hline 54 & ＞ & 34 & B4 & 49 & F0－49 & 49 & Typematic \\
\hline 55 & ？ 1 & 35 & B5 & 4A & F0－4A & 4A & Typematic \\
\hline 57 & Shift（R） & 36 & B6 & 59 & F0－59 & 59 & Make／Break \\
\hline 58 & \(\mathrm{Ctrl}(\mathrm{L})\) & 1 D & 9D & 14 & F0－14 & 11 & Make／Break \\
\hline 60 & Alt（L） & 38 & B8 & 11 & F0－11 & 19 & Make／Break \\
\hline 61 & Space & 39 & B9 & 29 & F0－29 & 29 & Typematic \\
\hline 62 & Alt（R） & E0－38 & E0－B8 & E0－11 & E0－F0－11 & 39 & Make \\
\hline 64 & Ctrl（R） & E0－1D & E0－9D & E0－14 & E0－F0－14 & 58 & Make \\
\hline 90 & Num Lk & 45 & C5 & 77 & F0－77 & 76 & Make \\
\hline 91 & 7 Home & 47 & C7 & 6C & F0－6C & 6C & Make \\
\hline 92 & \(4 \leftarrow\) & 4B & CB & 6B & F0－6B & 6 B & Make \\
\hline 93 & 1 End & 4F & CF & 69 & F0－69 & 69 & Make \\
\hline 96 & 8 个 & 48 & C8 & 75 & F0－75 & 75 & Make \\
\hline 97 & 5 & 4C & CC & 73 & F0－73 & 73 & Make \\
\hline 98 & \(2 \downarrow\) & 50 & D0 & 72 & F0－72 & 72 & Make \\
\hline 99 & 0 Ins & 52 & D2 & 70 & F0－70 & 70 & Make \\
\hline 100 & ＊ & 37 & B7 & 7 C & F0－7C & 7E & Make \\
\hline
\end{tabular}
＊101－Keyboard only
＊＊102－Keyboard only
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Key Position and Symbol}} & \multicolumn{2}{|l|}{Table I
(XT and PS/2 30)} & \multicolumn{2}{|l|}{Table II
(AT and PS/2 50, 60, 80)} & \multicolumn{2}{|l|}{Table III (Terminal MODE)} \\
\hline & & Make & Break & Make & Break & Code & Type \\
\hline 101 & 9 Pg UP & 49 & C9 & 7D & F0-7D & 7D & Make \\
\hline 102 & \(6 \rightarrow\) & 4D & CD & 74 & F0-74 & 74 & Make \\
\hline 103 & 3 Pg DN & 51 & D1 & 7A & F0-7A & 7A & Make \\
\hline 104 & Del & 53 & D3 & 71 & F0-71 & 71 & Make \\
\hline 105 & - & 4A & CA & 7B & F0-7B & 84 & Make \\
\hline 106 & \(+\) & 4E & CE & 79 & F0-79 & 7C & Make \\
\hline 108 & Enter & E0-1C & E0-9C & E0-5A & E0-F0-5A & 79 & Typematic \\
\hline 110 & Esc & 01 & 81 & 76 & F0-76 & 08 & Make \\
\hline 112 & F1 & 3B & BB & 05 & F0-05 & 07 & Make \\
\hline 113 & F2 & 3C & BC & 06 & F0-06 & OF & Make \\
\hline 114 & F3 & 3D & BD & 04 & F0-04 & 17 & Make \\
\hline 115 & F4 & 3E & BE & 0 C & FO-0C & 1F & Make \\
\hline 116 & F5 & 3 F & BF & 03 & F0-03 & 27 & Make \\
\hline 117 & F6 & 40 & C0 & OB & F0-0B & 2 F & Make \\
\hline 118 & F7 & 41 & C1 & 83 & F0-83 & 37 & Make \\
\hline 119 & F8 & 42 & C2 & OA & F0-0A & 3 F & Make \\
\hline 120 & F9 & 43 & C3 & 01 & F0-01 & 47 & Make \\
\hline 121 & F10 & 44 & C4 & 09 & F0-09 & 4F & Make \\
\hline 122 & F11 & 57 & D7 & 78 & F0-78 & 56 & Make \\
\hline 123 & F12 & 58 & D8 & 07 & F0-07 & 5 E & Make \\
\hline 125 & Scr Lk & 46 & C6 & 7E & F0-7E & 5F & Make \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow{3}{*}{Key Position and Symbol}} & \multicolumn{4}{|c|}{Cursor Pad < NUM Lock Off/Shift Off> or <NUM Lock On/Shift On>} & \multicolumn{2}{|r|}{\multirow{2}{*}{Table III (Terminal Mode)}} \\
\hline & & \multicolumn{2}{|l|}{Table I (XT and PS/2 30)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Table II \\
(AT and PS/2 50, 60, 80)
\end{tabular}} & & \\
\hline & & Make & Break & Make & Break & Code & Type \\
\hline 75 & Insert & E0-52 & E0-D2 & E0-70 & E0-F0-70 & 67 & Make \\
\hline 76 & Delete & E0-53 & E0-D3 & E0-71 & E0-F0-71 & 64 & Typematic \\
\hline 79 & \(\leftarrow\) & E0-4B & E0-CB & E0-6B & E0-F0-6B & 61 & Typematic \\
\hline 80 & Home & E0-47 & E0-C7 & E0-6C & E0-F0-6C & 6 E & Make \\
\hline 81 & End & E0-4F & E0-CF & E0-69 & E0-F0-69 & 65 & Make \\
\hline 83 & \(\uparrow\) & E0-48 & E0-C8 & E0-75 & E0-F0-75 & 63 & Typematic \\
\hline 84 & \(\downarrow\) & E0-50 & E0-D0 & E0-72 & E0-F0-72 & 60 & Typematic \\
\hline 85 & PG UP & E0-49 & E0-C9 & E0-7D & E0-F0-7D & 6 F & Make \\
\hline 86 & PG DN & E0-51 & E0-D1 & E0-7A & E0-F0-7A & 6D & Make \\
\hline 89 & \(\rightarrow\) & E0-4D & E0-CD & E0-74 & E0-F0-74 & 6A & Typematic \\
\hline
\end{tabular}
*. Cursor Pad Key-<NUM Lock On/Shift Off>
Table I: Make Code \(==\) E0-2A-Make Code
Break Code \(==\) Break Code-E0-AA
Table II: Make Code \(==\) E0-12-Make Code
Break Code \(==\) Break Code E0-F0-12
*. Cursor Pad Key—<NUM Lock Off/Shift On>
Table l: Make Code \(=\) E0-AA-Make Code
Break Code \(=\) Break Code-E0-2A
Table II: Make Code = E0-F0-12-Make Code
Break Code \(=\) Break Code E0-12
\begin{tabular}{|c|c|c|c}
\hline \multicolumn{3}{c}{\begin{tabular}{c} 
Key Code of "Pause", "PRTSC" and "/" Keys \\
TABLE I. XT and PS/2 30
\end{tabular}} \\
\hline \multicolumn{2}{c|}{\begin{tabular}{c} 
Key Position \\
and Symbols
\end{tabular}} & Make & Break \\
\hline 126 & Pause & E1-1D-45-E1-9D-C5 & No Break Code (Make Only) \\
\hline & Ctrl-"Pause"" & E0-46-E0-C6 & No Break Code (Make Only) \\
\hline 124 & Print Screen & E0-2A-E0-37 & E0-B7-E0-AA \\
\hline & Shift-"PRTSC" & E0-37 & E0-B7 \\
\hline & Ctrl-"PRTSC" & E0-37 & E0-B7 \\
\hline 95 & Alt-"PRTSC" & 54 & D4 \\
\hline & \(/\) & E0-35 & E0-B5 \\
\hline & Shift-"/" & E0-AA-E0-35 & E0-B5-E0-2A \\
\hline
\end{tabular}

TABLE II. AT and PS/2 50, 60, 80
\begin{tabular}{c|c|c|c}
\hline \multicolumn{2}{c|}{\begin{tabular}{c} 
Key Position \\
and Symbols
\end{tabular}} & Make & Break \\
\hline 126 & Pause & E1-14-77-E1-F0-14-F0-77 & No Break Code (Make Only) \\
\hline & Ctrl-"Pause" & E0-7E-E0-F0-7E & No Break Code (Make Only) \\
\hline 124 & Print Screen & E0-12-E0-7C & E0-F0-7C-E0-F0-12 \\
\hline & Shift-"PRTSC" & E0-7C & E0-F0-7C \\
\hline & Ctrl-"PRTSC" & E0-7C & E0-F0-7C \\
\hline & Alt-"PRTSC" & 84 & F0-84 \\
\hline 95 & \(/\) & E0-4A & E0-F0-4A \\
\hline & Shift-"/" & E0-F0-12-E0-4A & E0-F0-4A-E0-12 \\
\hline
\end{tabular}

TABLE III. Terminal Mode
\begin{tabular}{c|c|c|c}
\hline \multicolumn{2}{|c|}{ Key Position and Symbols } & Code & Type \\
\hline 126 & Pause & 62 & Make \\
\hline 124 & Print Screen & 57 & Make \\
\hline 95 & \(/\) & 77 & Make \\
\hline
\end{tabular}

\section*{APPENDIX II. REFERENCES}
1. IBM Technical Reference Manuals XT, AT and PS/2
2. Chicony, Chicony Keyboards General Specification, 1988
3. C' T Magazin fuer Computertechnik, No. 6, 1988, pages 148ff. No. 7, 1988, pages 178ff. Martin Gerdes, "Knoepfchen, Knoepfchen"

\section*{RS-232C Interface with COP800}

\section*{INTRODUCTION}

This application note describes an implementation of the RS-232C interface with a COP888CG. The COP888CG 8-bit microcontroller features three 16 -bit timer/counters, MICROWIRE/PLUSTM Serial I/O, multi-source vectored interrupt capability, two comparators, a full duplex UART, and two power saving modes (HALT and IDLE). The COP888CG feature set allows for efficient handling of RS-232C hardware handshaking and serial data transmission/reception.

\section*{SYSTEM OVERVIEW}

In this application, a COP888CG is connected to a terminal using the standard RS-232C interface. The serial port of the terminal is attached to the COP888CG interface hardware using a standard ribbon cable with DB-25 connectors on either end. The terminal keyboard transmits ASCII characters via the cable to the COP888CG interface. All characters received by the COP888CG are echoed back to the terminal screen. If the COP888CG detects a parity or framing error, it transmits an error message back to the terminal screen.

\section*{HARDWARE DESCRIPTION}

The COP888CG features used in this application include the user programmable UART, the 8 -bit configurable L PORT, and vectored interrupts. In addition to the COP888CG, the RS-232C interface requires a DS14C88 driver and a DS14C89A receiver. The DS14C88 converts TTL/CMOS level signals to RS-232C defined levels and the DS14C89A does the opposite. Figure 1 contains a diagram of the COP888CG interface hardware.
The COP888CG is configured as data communications equipment (DCE) and the terminal is assumed to be data terminal equipment (DTE). The following RS-232C signals are used to communicate between the COP888CG (DCE) and the terminal (DTE):
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ RS-232C Signal Name } & Signal Origin \\
\hline TXD (Transmit Data) & DTE \\
RxD (Receive Data) & DCE \\
CTS (Clear To Send) & DCE \\
RTS (Request To Send) & DTE \\
DSR (Data Set Ready) & DCE \\
DTR (Data Terminal Ready) & DTE \\
DCD (Data Carrier Detect) & DCE \\
\hline
\end{tabular}

Five general purpose I/O pins on the COP888CG L PORT are used for the control signals CTS, DSR, DCD, RTS and DTR. Two additional L PORT pins are used for TxD and RxD. These two general purpose pins are configured for their alternate functions, UART transmit (TDX) and UART receive (RDX). According to the RS-232C interface standard, DCE transmits data to DTE on RxD and receives data from DTE on TxD. Therefore, the UART transmit data pin (TDX) is used for the RS-232C receive data signal (RxD) and the UART receive data pin (RDX) is used for the RS232C transmit data signal (TxD). In this example, all handshaking between DCE and DTE is performed in hardware.

National Semiconductor
Application Note 739
Michelle Giles


The terminal is setup to interface with the COP888CG by selecting the 9600 baud, 7 bits/character, odd parity and one stop bit options. The local echo back of characters is disabled to allow the COP888CG to perform the echo back function. The terminal is also configured to use the hardware control signals (CTS, DSR, RTS, DTR) for handshaking.

\section*{SOFTWARE DESCRIPTION}

The software for this application consists of an initialization routine, several interrupt routines, and a disable routine. These routines handle RS-232C handshaking, transmitting and receiving of characters, error checking, and echoing back of received characters. Figures 2 thru 5 contain flowcharts of the routines. The complete code is given at the end of this application note.
The initialization routine configures the UART, initializes the transmit/receive data buffer, and enables the 8-bit L PORT handling of RS-232C control signals. In this particular example, the UART is configured to operate at 9600 BAUD in full duplex, asynchronous mode. The framing format is chosen to be: 7 bits/character, odd parity, and one stop bit. Different baud rates, modes of operation, and framing formats may be selected by setting the ENUCMD, ENUICMD, BAUDVAL and PSRVAL constants located at the beginning of the code to alternative values. (Refer to the COP888CG data sheet or COP888 Family User's Manual for details on configuring the UART.) Each RS-232C control signal is assigned to an L PORT pin. Pins L0, L2, L5 and L6 are configured as outputs for the DCD, TXD, CTS and DSR signals, respectively. Pins L3, L4 and L7 are configured as inputs for TxD, RTS and DTR, respectively. The transmit/receive data buffer is a circular buffer whose location and size is selected by setting the START and END constants located at the beginning of the program. The initialization routine sets up the buffer based on these constants.
The interrupt routines respond to transmit buffer empty, receive buffer full, and L PORT interrupts. A generic context switching routine is used for entering and exiting all interrupts. This routine saves the contents of the accumulator, the PSW register and the B pointer before vectoring to the appropriate interrupt routine. It also restores the contents of saved registers before a return from interrupt is executed.
The UART transmitter interrupt is called when the transmit buffer empty flag (TBMT) is set. This routine checks for active RTS and DTR control signals. If both signals are active and there is data to be transmitted, a byte of data is loaded into the UART transmit buffer. Otherwise, the UART transmitter is disabled.
The L PORT interrupts are used to indicate an active-low transition of RTS and/or DTR. When both signals are active (the remote receiver is ready to accept data), this routine enables the UART transmitter.
The UART receiver interrupt routine is called when the receive buffer full flag (RBFL) is set. This routine reads the

UART receive buffer and checks for errors. If no errors are detected, the incoming data is placed in the data buffer for echoing. If errors are detected, an error message is queued for transmission.
The receiver interrupt disables the remote transmitter by deactivating CTS whenever the transmit/receive data buffer is almost full. This action prevents the data buffer from overflowing. Note that CTS is turned off before the buffer is completely full to insure buffer space will exist for storing characters which are in the process of being sent when CTS is deactivated.
The disable routine clears the UART control registers, disables the L PORT interrupts, and de-activates the RS-232C control signals.

\section*{CONCLUSION}

The user configurable UART, multiple external interrupt capabilities, and vectored interrupt scheme of the COP888CG microcontroller allow for an efficient implementation of the RS-232C interface standard. This application note shows how the COP888CG may be configured for connection to a terminal using these features. However, the code for this application can be easily adapted to other applications requiring different baud rates or framing formats, connection to a modem (DCE), separate transmit and receive buffers, incoming command decoding and/or handling of character strings. The versatility of the RS-232C standard and the COP888CG provides a means to develop practical solutions for many applications.


TL/DD/11110-1
FIGURE 1. Interface Diagram


FIGURE 2. Main Program Flow


FIGURE 3. Receiver Interrupt Routine


FIGURE 4. Transmitter Interrupt Routine


FIGURE 5. L Port Interrupt Routine

NATIONAL SEMICONDUCTOR CORPORATION
COPBDO CROSS ASSEMBLER, REV:D1,12 OCT 88


NATIONAL SEMICONDUCTDR CDRPORATION
COP800 CROSS ASSEMBLER, REV:D1, 12 OCT 88
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 52 & & 0000 & & DCD & \(=0\); & ; Bit p & position of DCD signal on \(L\) port pins \\
\hline 53 & & 0005 & & CTS & \(=05\); & ; it p & position of CTS signal on \(L\) port pins \\
\hline 54 & & 0007 & & DTR & = 07 ; & ; Bit p & position of DTR signal on \(L\) port pins \\
\hline 55 & & 0004 & & RTS & \(=04\); & ; Bit po & position of RTS signal on \(L\) port pins \\
\hline 56 & & 0006 & & DSR & \(=063\); & ; Bit p & position of DSR signal on \(L\) port pins \\
\hline 57 & & 0005 & & ETDX & = 05 ; & ; Bit p & position of TDX enable pin in ENUI \\
\hline 58 & & 0000 & & TIE & \(=0\); & ; Bit p & position of TX interrupt enable bit \\
\hline 59 & & 0001 & & RIE & = 01 ; & ; Bit p & position of RX interrupt enable bit \\
\hline 60 & & 0005 & & PE & \(=05\) i & ; Bit p & position of parity error in ENUR \\
\hline 61 & & 0006 & & FE & \(=06\); & ; Bit p & position of framing error in ENUR \\
\hline 62 & & 0007 & & DOE & \(=07\); & ;Bit p & position of data overrun error in ENUR \\
\hline 63 & & & & & & & \\
\hline 64 & & & & & & & \\
\hline 65 & & & & & & & \\
\hline 66 & & & & . INCLD & COPB8B. INC & & \\
\hline 67 & & & & & & & \\
\hline 68 & 0002 & 3008 & MAIN: & JSR & INIT & & ; INITIALIZE URRT \\
\hline 69 & 0004 & FF & & JP & & & ; DO OTHER TASKS \\
\hline 70 & 0005 & 3044 & & JSR & DISABLE & & ; DISABLE UART \\
\hline 71 & 0007 & FF & & JP & . & & ;DO OTHER TASKS \\
\hline 72 & & & & & & & \\
\hline 73 & & & INIT: & & & & \\
\hline 74 & 0008 & 9FEF & & LD & B, \#PSW & & \\
\hline 75 & 000 A & 68 & & RBIT & GIE, [B] & & ;DISABLE ALL INTERRUPTS \\
\hline 76 & 000 B & BCBEOO & & LD & PSR, \#00 & & ; UART OFF (POWERDOWN) \\
\hline 77 & \(\square 00 \mathrm{E}\) & BCD165 & & LD & PORTLC, \#065 & & ;SET 1/D \\
\hline 78 & 0011 & 9FDO & & LD & B, \#PORTLD & & ; NOT READY TO RECEIVE \\
\hline 79 & 0013 & 7E & & SBIT & DSR, [B] & & ; TURN OFF DATR SET READY \\
\hline 80 & 0014 & 7 D & & SEIT & CTS, [B] & & ; TURN DFF CLEAR TO SEND \\
\hline 81 & 0015 & 68 & & RBIT & DCD, [日] & & ; TURN ON DATA CARRIER DETECT \\
\hline 82 & 0016 & EC1E10 & & LD & HEAD, \#START & & ; INIT HEAD POINTER \\
\hline 83 & 0019 & EC1F10 & & LD & TAIL, \#START & & ; InIt tail pointer \\
\hline 84 & 0015 & 9FE8 & & LD & B, \#ICNTRL & & ;CONFIGURE PORTL INTERRUPTS \\
\hline 85 & 001 E & \(6 E\) & & RBIT & LPEN, [B] & & ; DISABLE PDRTL INTERRUPTS \\
\hline 86 & \(001 F\) & BCC890 & & LD & WKEDG, \#D90 & & ; SELECT FALLING EDGE FOR RTS AND DTR \\
\hline 87 & 0022 & BCC990 & & LD & WKEN, \#090 & & ; ENABLE RTS AND DTR INTERRUPT \\
\hline 88 & 0.025 & BCCAOO & & LD & WKPND, \#00 & & ; CLEAR PORTL INTERRUPT PENDING FLAGS \\
\hline 89 & 0028 & 7 E & & SEIT & LPEN, [B] & & ; ENABLE PORT L INTERRUPTS \\
\hline 90 & 0029 & BCBA89 & & LD & ENU, \#ENUCMD & & ; SELECT BITS/CHAR AND PARITY OPTION \\
\hline 91 & \(002 C\) & ECBEOO & & LD & ENUR, \#00 & & iclear error bits \\
\hline 92 & 0025 & BCBC20 & & LD & ENUI, \#ENUICMD & & ;SELECT CLOCK, INTERRUPTS, STOPBITS \\
\hline 93 & 0032 & ECBD04 & & LD & BAUD, \#BAUDVAL & & ; SETUP BRG \\
\hline 94 & 0035 & 9FBC & & LD & B, \#ENUI & & \\
\hline 95 & 0037 & 78 & & SBIT & TIE, [B] & & ; ENABLE TRANSMITTER INTERRUPT \\
\hline 96 & 0038 & 79 & & SBIT & RIE, [B] & & ; ENable receiver interrupt \\
\hline 97 & 0039 & BCBECB & & LD & PSR, \#PSRVAL & & ;UART ON \\
\hline 98 & 003C & 9FD0 & & LD & B, \#PDRTLD & & ; READY TO RECEIVE \\
\hline 99 & 003 E & 6E & & RBIT & DSR, [日] & & ; TURN ON DATA SET RERDY \\
\hline 100 & 003F & 6D & & RBIT & CTS, [B] & & ; TURN ON CLEAR TO SEND \\
\hline 101 & 0040 & GFEF & & LD & B, \#PSW & & \\
\hline 102 & 0042 & 78 & & SBIT & GIE, [B] & & ;ENABLE ALL INTERRUPTS \\
\hline
\end{tabular}

TL/DD/11110-7

NATIONAL SEMICONDUCTOR CORPORATION
COPBOD CROSS ASSEMBLER, REV:D1, 12 OCT 88
\begin{tabular}{|c|c|c|c|c|c|}
\hline 103 & 0043 8E & \multicolumn{3}{|c|}{RET} & \\
\hline \multicolumn{6}{|l|}{104} \\
\hline 105 & & DISABL & & & \\
\hline 106 & D044 BDEF68 & & RBIT & GIE, PSW & ; DISABLE INTERRUPTS \\
\hline 107 & 0047 ECD061 & & LD & PORTLD, \#®61 & ;TURN OFF HANDSHAKING SIGNALS \\
\hline 108 & 004 A BCBEDD & & LD & PSR, \#00 & ;UART POWERDOWN \\
\hline 109 & 004 D BCBR00 & & LD & ENU, \#00 & ;CLEAR URRT CDNTROL REGISTERS \\
\hline 110 & 0050 BCBCOD & & LD & ENUI, \#OD & \\
\hline 111 & 0053 BCBE00 & & LD & ENUR, \#00 & \\
\hline 112 & 0056 9FC9 & & LD & B, \#WKEN & ;DISABLE RTS AND DTR INTERRUPTS \\
\hline 113 & 0058 6C & & RBIT & RTS, [B] & \\
\hline 114 & 0059 EF & & RBIT & DTR, [B] & \\
\hline 115 & 005A BDEF78 & & SBIT & GIE, PSW & ; ENABLE INTERRUPTS \\
\hline 116 & 005D 8E & & RET & & \\
\hline \multicolumn{6}{|l|}{117} \\
\hline \multicolumn{6}{|l|}{118} \\
\hline 119 & & ; INTER & JPT ROL & NES & \\
\hline \multicolumn{6}{|l|}{120} \\
\hline 121 & ODFF & & . \(=0 \mathrm{~F}\) & & ; INTERRUPT START ADDRESS \\
\hline 122 & DOFF 67 & & PUSH & A & ;CONTEXT SAVE \\
\hline 123 & 0100 9DFE & & LD & A, B & \\
\hline 124 & 010267 & & PUSH & A & \\
\hline 125 & 0103 9DEF & & LD & A, PSW & \\
\hline 126 & 010567 & & PUSH & A & \\
\hline 127 & 0106 B4 & & VIS & & \\
\hline 128 & 01078 8 & REST: & POP & A & ; CONTEXT RESTORE \\
\hline 129 & 0108 9CEF & & X & A, PSW & \\
\hline 130 & D10A 8C & & POP & A & \\
\hline 131 & 010B 9CFE & & X & A, B & \\
\hline 132 & 010D 8C & & POP & A & \\
\hline 133 & 010E BF & & RETI & & \\
\hline \multicolumn{6}{|l|}{134} \\
\hline \multicolumn{6}{|l|}{135} \\
\hline 136 & & ;PORT L & INTERR & & \\
\hline 137 & & ; The & port L & terrupts are & indicate a return to active \\
\hline 138 & & ; stat & of the & DTR and RTS & from the remote receiver. \\
\hline 139 & & ; If b & th DTR & nd RTS are ac & he remote receiver is ready \\
\hline 140 & & i to a & ept da & and the COP & tter is enabled. \\
\hline \multicolumn{6}{|l|}{141} \\
\hline 142 & & LINT: & & & ; PORT L INTERRUPT \\
\hline 143 & O10F BCCADO & & LD & WKPND, \#00 & ; RESET PENDING BITS \\
\hline 144 & 0112 9DD2 & & LD & A, PORTLP & ;READ PORT L PINS \\
\hline 145 & 01146010 & & IFBIT & \#RTS, A & ; IF RTS (ACTIVE LOW) NDT PRESENT \\
\hline 146 & 011606 & & JP & NOTRDY & ; THEN REMOTE NOT READY TO RECEIVE \\
\hline 147 & 01176080 & & IFBIT & \#DTR, A & ; IF DTR (ACTIVE LDW) NOT PRESENT \\
\hline 148 & 011903 & & JP & NOTRDY & ;THEN REMOTE NOT READY TO RECEIVE \\
\hline 149 & 011A 9FBC & READY: & LD & B, \#ENUI & \\
\hline 150 & 011C 78 & & SBIT & TIE, [B] & ; RE-ENABLE TRANSMITTER INTERRUPT \\
\hline 151 & 011D E9 & NOTRDY & JP & REST & ;EXIT INTERRUPT \\
\hline \multicolumn{6}{|l|}{152} \\
\hline 153 & & & & & \\
\hline
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION
COP8DD CROSS ASSEMBLER, REV:D1, 12 OCT 88


NATIONAL SEMICONDUCTOR CORPORATION
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{205} \\
\hline 206 & & \multicolumn{4}{|l|}{;UART TRANSMIT INTERRUPT} \\
\hline 207 & & \multicolumn{4}{|l|}{The UART transmit interrupt does the following:} \\
\hline 208 & & \multicolumn{4}{|l|}{; 1. Checks for RTS and DTR signals (OK to transmit?)} \\
\hline 209 & & ; & 3. If & K to transmi & fer not empty, transmits data. \\
\hline 210 & & & \multirow[t]{2}{*}{4. If} & not DK to tra & buffer empty, disables transmitter. \\
\hline 211 & & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{XMITINT:}} & \\
\hline 212 & & & & & ; TRANSMITTER INTERRUPT \\
\hline 213 & 016E 9DD2 & & LD & A, PORTLP & \\
\hline 214 & 01706090 & & ANDSZ & A, \#090 & ; IS IT OK TO TRANSMITT? \\
\hline 215 & 0172 219C & & JMP & IDLE & ;NO: GO TURN OFF TRANSMITTER \\
\hline 216 & 0174 9D1E & & LD & A, HEAD & ;YES: GET PTR TO DATA \\
\hline 217 & 0176 BD1F82 & & IFEQ & A, TAIL & ; IF DATA BUFFER EMPTY \\
\hline 218 & 0179 219C & & JMP & IDLE & ; THEN TURN DFF TRANSMITTER \\
\hline 219 & 017B SCFE & & X & A, B & ;ELSE \\
\hline 220 & 017D AA & & LD & A, [B+] & GGEt TRANSMIT DATA \\
\hline 221 & 017E 9CB8 & & X & A, TBUF & ; SEND TRANSMIT DATA \\
\hline 222 & 0180 9DFE & & LD & A, B & ;LORD ACC WITH NEW HEAD PTR \\
\hline 223 & 0182 921E & & IFEQ & A, \#END+1 & ; IF END DF DATA BUFFER \\
\hline 224 & 0184 9810 & & LD & A, \#STRRT & ; SET HEAD PTR TO START DF BUFFER \\
\hline 225 & 0186 9C1E & & X & A, HEAD & ; SAVE HEAD PTR \\
\hline 226 & 0188 9DIE & & LD & A, HEAD & ; IS DATA BUFFER FULL? \\
\hline 227 & 018A BD1F82 & & IFEQ & A, TAIL & ; IF BUFFER EMPTY \\
\hline 228 & 018D 09 & & JP & NFULL & ; THEN NOT FULL \\
\hline 229 & 018E A1 & & SC & & ; ELSE CHECK HOW FULL \\
\hline 230 & 018F BD1F81 & & SUBC & A, TAIL & ; \(\mathrm{A}=\mathrm{HEAD}\) - TAIL \\
\hline 231 & 019289 & & IFNC & & ; IF BORROWED (TAIL ) HEAD) \\
\hline 232 & 0193 940E & & ADD & A, \#SIIE & ; THEN ADD BUFFER SIZE TO RESULT \\
\hline 233 & 01959303 & & IFGT & A, \#03 & ; IF DATA BUFFER NOT FULL \\
\hline 234 & 0197 BDD06D & NFULL: & RBIT & CTS, PORTLD & ; THEN TURN ON REMOTE TRANSMITTER \\
\hline 235 & 019A 2107 & & JMP & REST & ; ELSE EXIT INTERRUPT \\
\hline 236 & 019C 9FBC & IDLE: & LD & B, \#ENUI & \\
\hline 237 & 019E 68 & & RBIT & TIE, [B] & ;DISABLE TRANSMITTER INTERRUPT \\
\hline 238 & \(019 F 2107\) & & JMP & REST & ; EXIT INTERRUPT \\
\hline 239 & & & & & \\
\hline 240 & & ;Softwa & Trap & & \\
\hline 241 & & ; & & & \\
\hline 242 & 01A1 B5 & SFTINT: & RPND & & \\
\hline 243 & 01A2 2000 & & JMP & 00 & ; RESTART \\
\hline 244 & & & & & \\
\hline 245 & & ; VECTOR & INTERR & PT TABLE & \\
\hline 246 & & & & & \\
\hline 247 & Q1E2 & & - \(=01 \mathrm{ES}\) & & \\
\hline 248 & D1E2 D10F & & . ADDRW & LINT & ; P PORT INTERRUPT \\
\hline 249 & O1EC & & - = ロIEC & & \\
\hline 250 & O1EC 016E & & . ADDRW & XMITINT & ;TRANSMITTER INTERRUPT \\
\hline 251 & D1EE 011E & & . ADDRW & RCVINT & ; RECEIVER INTERRUPT \\
\hline 252 & 01FE & & . \(=01 \mathrm{FE}\) & & \\
\hline 253 & 01FE O1A1 & & . ADDRW & SFTINT & ;SOFTWARE INTERRUPT/TRAP \\
\hline 254 & & & . END & & \\
\hline
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION COPBOD CROSS RSSEMBLER,REV:DI, 12 OCT 88

SYMBDL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline B & 00 FE & BAUD & 00 BD & & BAUDVA & 0004 & & CNTRL & OQEE & * \\
\hline CTS & 0005 & DCD & 0000 & & DISABL & 0044 & & DOE & 0007 & \\
\hline DSR & 0006 & DTR & 0007 & & END & 0010 & & ENU & 00BA & \\
\hline ENUCMD & 0089 & ENUI & 00 BC & & ENUICM & 0020 & & ENUR & 00BB & \\
\hline ERROR & 0147 & ETDX & 0005 & * & FE & 0006 & & GIE & 0000 & \\
\hline HEAD & 001 E & ICNTRL & D0E8 & & IDLE & 019C & & INIT & 0008 & \\
\hline LINT & 010F & LPEN & 0006 & & MAIN & 0002 & * & NFULL & 0197 & \\
\hline NOTRDY & 011D & OUTERR & 0168 & * & PE & 0005 & & PORTLC & 00D1 & \\
\hline PORTLD & ORDO & PDRTLP & 00 D & & PSR & 00BE & & PSRVAL & 00c8 & \\
\hline PSW & D0EF & RBUF & 0089 & & RCVINT & D11E & & READY & 011A & * \\
\hline REST & 0107 & RIE & 0001 & & RTS & 0004 & & RXCFF & 0142 & * \\
\hline SFTINT & 0181 & SIZE & OODE & & Sp & OOFD & & START & 0010 & \\
\hline TAIL & \(001 F\) & TBUF & 0088 & & TIE & 0000 & & WKEDG & 00C8 & \\
\hline WKEN & 00009 & WHPND & DOCA & & X & O日FC & & XMITIN & 016E & \\
\hline
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION
COPBOO CROSS ASSEMBLER, REV:D1, 12 OCT B8
MACRD TABLE

ND WARNING LINES

ND ERROR LINES
267 ROM BYTES USED
SOURCE CHECKSUM \(=6884\)
OBJECT CHECKSUM = 096B
INPUT FILE C:UART.MAC
LISTING FILE C:UART. PRN
OBJECT FILE C:UART.LM

\section*{Quadrature Signal Interface to a COP400 Microcontroller}

\section*{INTRODUCTION}

Switches have always been a popular way of getting information into a microcontroller. Two-bit quadrature output devices, also known as two-bit gray code output, use two switches that are mechanically coupled together thru a shaft so that as the shaft is rotated the switches generate two square waves that are 90 degrees out of phase with each other. This is also known as being in quadrature, see Figure 1. The reason for doing this is that within the two signals there is the information to detect the direction of rotation, i.e., clockwise (CW) or counterclockwise (CCW). This type of device allows an input variable to be increased or decreased by CW or CCW rotation of the shaft. Additionally, these devices allow continuous rotation in either direction, which lets the span and resolution of the input variable to be a function of the software.


FIGURE 1

\section*{OPERATION}

Figure 2 shows a hardware connection of a quadrature output device to the COP400 microcontroller. Although in this example the G0 and G1 I/O pins are used, any pin that can be used as an input could be used with the appropriate changes in the software.

In this example the output of device QD1 is processed to detect a state change in the quadrature signal and which direction the change was in. A 3 -digit BCD variable, which is stored in RAM, is then incremented or decremented. The variable is defined to have a range of 200 to 350 units. The routine allows the variable to saturate at it's upper and lower limits when reached.

Figure 3 displays the two waveforms that are generated by QD1 as it's shaft is rotated from an arbitrary starting position. Each edge represents a change of state. By keeping track of the state that was moved from and the state that currently exists, it can be determined which direction the rotation was in.
Referring to Figure 3, there are 4 possible states for a starting position, \((00,01,11,10)\), and they will be referred to as the previous state. There are also 4 possible states to move to, \((00,01,11,10)\), and they will be referred to as the current state. Figure 4 lists the 8 possible combinations of bits that can be formed by starting from each previous state and rotating CW or CCW to the current state. If the two bits of the previous state and current state are concatenated into one 4 -bit value, each value will be unique. The routine


TL./DD/11147-2
FIGURE 2


TL/DD/11147-3
FIGURE 3. Quadrature Signal Output (Gray Code)
used in this example assigns the two bits of the current state to the low 2 bits of a 4-bit value, and the 2 bits of the previous state to the high 2 bits of a 4 -bit value. This 4-bit value (see the column under the PS/CS heading in Figure 4 ) is then used as a pointer into a jump table which branches to the add or subtract part of the routine. This method takes advantage of the "jump indirect" instruction which implements a multiway branch based on the value of a pointer.
The routine to input data from the quadrature device reads the value of G0 and G1 and compares it to the value stored from the previous read operation. If the two values are equal there is no input to process. If the two values are not equal there is an input and the data is processed to determine if one is to be added to or subtracted from the variable.

The flow chart details the operation of the subroutine "QUAD".
In Figure 4, only 8 of the possible 16 combinations are used. To account for potential spurious operation if one of the 8 undefined combinations occur, they are ignored by this routine by branching to a return instruction which bypasses any additional processing.
The source listing for this example subroutine, which is named "QUAD", is provided. An initialization routine that is required to set up the starting parameters is also included.

\section*{CONCLUSION}

This application note demonstrates the relative ease of interfacing a quadrature device to a COP400 microcontroller. The combination of a low cost microcontroller and input device can provide the basis for a cost effective instrument or appliance design.
\begin{tabular}{|l|c|c|l|}
\hline Direction & PS/CS & \begin{tabular}{c} 
Hex \\
Value
\end{tabular} & Operation \\
\hline CW & 0010 & 2 & Add 1 \\
CCW & 0001 & 1 & Subtract 1 \\
\hline CW & 0100 & 4 & Add 1 \\
CCW & 0111 & 7 & Subtract 1 \\
\hline CW & 1101 & D & Add 1 \\
CCW & 1110 & E & Subtract 1 \\
\hline CW & 1011 & B & Add 1 \\
CCW & 1000 & 8 & Subtract 1 \\
\hline
\end{tabular}

PS \(=\) Previous State
CS = Current State
FIGURE 4




TL/DD/11147-8


NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER,REV:D, 8 MAY 85 QUAD
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 52 & & & \multicolumn{4}{|l|}{;******} \\
\hline 53 & & & ; & & & \\
\hline 54 & & & \multicolumn{4}{|l|}{; Start of Jump table for processing inputs} \\
\hline 55 & & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{; \({ }^{\text {a***** }}\)}} \\
\hline 56 & & & & & & \\
\hline 57 & & & \multicolumn{4}{|l|}{;} \\
\hline 58 & & \multirow[t]{18}{*}{QUADJT :} & & & \multicolumn{2}{|l|}{; POINTER VALUE IN HEX} \\
\hline 59 & 020010 & & . ADDR & IGNOR & ; 0 & \\
\hline 60 & 020128 & & . ADDR & ADD1 & ;1 & \\
\hline 61 & 0202 3D & & . ADDR & SUB1 & ; & \\
\hline 62 & 020310 & & . ADDR & IGNOR & ; 3 & \\
\hline 63 & 0204 3D & & . ADDR & SUB1 & ; 4 & \\
\hline 64 & 020510 & & . ADDR & IGNOR & ; 5 & \\
\hline 65 & 020610 & & . ADDR & IGNOR & ; 6 & \\
\hline 66 & 020728 & & . ADDR & ADD1 & ; 7 & \\
\hline 67 & 020828 & & . ADDR & ADD1 & ; 8 & \\
\hline 68 & 020910 & & . ADDR & IGNOR & ; 9 & \\
\hline 69 & 020A 10 & & . ADDR & IGNOR & ; \({ }^{\text {A }}\) & \\
\hline 70 & 020B 3D & & . ADDR & SUB1 & ; B & \\
\hline 71 & 020C 10 & & . ADDR & IGNOR & ; C & \\
\hline 72 & 020D 3D & & . ADDR & SUB1 & ; & \\
\hline 73 & 020E 28 & & .ADDR & ADD1 & ; & \\
\hline 74 & 020F 10 & & . ADDR & IGNOR & ; F E & END Of Jump table \\
\hline 75 & & & \multicolumn{4}{|l|}{;} \\
\hline 76 & & IGNOR: & & & & ; BYPASS ANY ADDItIONAL PROCESSING \\
\hline 77 & 021048 & & \multicolumn{4}{|l|}{RET} \\
\hline 78 & & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{; ********}} \\
\hline 79 & & & & & & \\
\hline 80 & & & & & & \\
\hline 81 & & & \multicolumn{4}{|l|}{; PRocess input to check for a change of state} \\
\hline 82 & & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{; ********}} \\
\hline 83 & & & & & & \\
\hline 84 & & & \multicolumn{4}{|l|}{} \\
\hline 85 & & QUAD: & & & & \\
\hline 86 & 0211 3E & & LBI & SCR2 & & ; GET CURRENT INPUT STATE \\
\hline 87 & 0212 332A & & ING & & & ; AND MASK HIGH TWO BITS \\
\hline 88 & 021406 & & X & & & ; THEN COMPARE PREVOIUS AND CURRENT \\
\hline 89 & 021542 & & RMB & 2 & & ; STATE \\
\hline 90 & 021643 & & RMB & 3 & & \\
\hline 91 & 021735 & & \(\mathrm{LD}_{\text {L }}\) & 3 & & ; COPY MASKED VALUE TO ACCUM. AND POINT \\
\hline 92 & 021821 & & SKE & & & ;TO PREVIOUS STATE. CHECK IF EQUAL \\
\hline 93 & 0219 DB & & \multicolumn{4}{|l|}{JP QUAD2} \\
\hline 94 & 021A 48 & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{RET ; THEY ARE EQUAL SO RETURN}} \\
\hline 95 & & & & & & \\
\hline 96 & & QUAD2 : & & & & \\
\hline 97 & 0218 36 & & X & 3 & & ; ExChange current and previous values \\
\hline 98 & 021C 06 & & x & & & ;AND POINT TO SCRATCH LOCATION \\
\hline 99 & 021D 00 & & CLRA & & & \\
\hline 100 & 021E 31 & & ADD & & & ; DO A LEFT SHIFT OF 2 bITS \\
\hline 101 & 021F 31 & & ADD & & & ; THIS FORMS THE 2 high bits of the \\
\hline 102 & 022031 & & ADD & & & ; JUMP POINTER \\
\hline
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION COP 400 CROSS ASSEMBLER,REV:D, 8 MAY 85 QUAD

```

NATIONAL SEMICONDUCTOR CORPORATION
COP400 CROSS ASSEMBLER,REV:D,8 MAY 85
QUAD

```


TL/DD/11147-12

NATIONAL SEMICONDUCTOR CORPORATION
COR 400 CROSS ASSEMBLER,REV:D, 8 MAY 85
QUAD
SYMBOL TABLE
\begin{tabular}{lllllllll} 
ADD1 & 0228 & ADD1L & 022A & ADDLIM & 0253 & & ADLIM1 & 0255 \\
IDLE & 000 D & IGNOR & 0210 & POR & 0000 & \(*\) & PV & 000 F \\
QUAD & 0211 & QUAD2 & \(021 B\) & QUADJT & 0200 & \(*\) & SCRO & \(003 D\) \\
SCR1 & \(003 E *\) & SCR2 & \(003 F\) & SUB1 & \(023 D\) & SUB1L & \(023 F\) \\
SUB2 & \(024 E\) & VHD & \(001 F *\) & VLD & \(001 D\) & VMD & \(001 E *\)
\end{tabular}

NO ERROR LINES
108 ROM BYTES USED
COP 420 ASSEMBLY
SOURCE CHECKSUM \(=2177\)
OBJECT CHECKSUM \(=01 \mathrm{FF}\)
INPUT FILE C:QUAD.MAC
LISTING FILE C:QUAD.PRN
OBJECT FILE C:QUAD.LM

Section 4 HPC Family

\section*{Section 4 Contents}
The 16-Bit HPC Family: Optimized for Performance ..... 4-3
HPC16083/HPC26083/HPC36083/HPC46083/HPC16003/HPC26003/HPC36003/ HPC46003 High-Performance Microcontrollers ..... 4-6
HPC36164/HPC46164/HPC36104/HPC46104 High-Performance Microcontrollers with
A/D ..... 4-39
HPC16064/HPC26064/HPC36064/HPC46064/HPC16004/HPC26004/HPC36004/
HPC46004 High-Performance Microcontrollers ..... 4-75
HPC36400E/HPC46400E High-Performance Communications Microcontrollers ..... 4-108
HPC167064/HPC467064 High-Performance Microcontrollers with a 16K UV Erasable CMOS EPROM ..... 4-134
HPC46100 High-Performance Microcontroller with DSP Capability ..... 4-165

\title{
The 16-Bit HPC \({ }^{\text {TM }}\) Family: Optimized for Performance
}

\section*{Key Features}

■ World's first 16-bit CMOS microcontroller
- World's fastest CMOS microcontroller
- 100 ns for fastest instruction at 40 MHz

■ Full 16-bit architecture and implementation
■ 64 kbyte address space
- High code efficiency with single-byte, multiple-function instructions
- \(16 \times 16\)-bit multiply, \(32 \times 16\)-bit divide
- Eight vectored interrupt sources
- Watchdog logic monitors
- 16-bit timer/counters
- Up to 52 general-purpose high-speed I/O lines
- On-chip ROM to 16 kbytes
- On-chip RAM to 1 kbyte
- On-chip peripherals
- DMA
- HDLC
- Timers
- Input-capture registers
- UART
- User-programmable memory
- High speed SRAM
- High speed timers
-A/D
— DSP
- \({ }^{2}{ }^{2}\) CMOS fabrication
- MICROWIRE/PLUSTM serial interface
- ROMless versions available
- Wide operating voltage range:
+4.5 V to +5.5 V
- Military temp range available \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\)
- MIL-STD-883C versions available

68-pin PGA, PLCC, LDCC packages and 80-pin PQFP
National's High Performance Controller (HPC) family is not only the world's first 16-bit CMOS microcontroller family, but also the world's fastest.

Currently operating at a clock rate of 40 MHz , the HPC fabricated in scalable \(\mathrm{M}^{2}\) CMOSTM, allowing die-shrinks ultimately, to submicron levels. Meaning the HPC will be operating at much higher frequencies in the future.
The HPC is designed for high-performance applications. With its \(16 \times 16\)-bit multiply and \(32 \times 16\)-bit divide, the HPC is appropriate for compute-intensive environments that used to be the sole domain of the microprocessor.

The HPC is ideal, for example, for signal conditioning applications. The HPC's high throughput helps eliminate external components from typical signal processing/control circuits, and allows key parts of the application to be implemented in software rather than hardware.
This not only reduces system cost and development time, but also increases the flexibility and market life of the product.
At the same time, because the HPC has a control-oriented architecture, important functions are still implemented in hardware, providing critical performance advantages unavailable in a pure-software solution, such as a general mi-croprocessor-based design.
It is this powerful performance capability that, when combined with the wide range of peripheral functions that aro available (such as UARTs and HDLC), make the HPC a true systems solution on a chip.

\section*{The Powerful HPC Core}

The HPC is an "application-specific" microcontroller.
Based on a common, high-performance CPU "core", each HPC family member is "customized" to meet the exact needs of a particular application.
The core, based on a microprocessor-like von Neumann architecture, contains seven key functional elements:
1. Arithmetic Logic Unit (ALU)
2. 6 working registers
3. 8 interrupts
4. 3 timers
5. Control logic
6. Watchdog circuitry
7. MICROWIRE/PLUS interface

The internal data paths, registers, timers, and ALU are all 16 bits wide.
So the HPC can directly address up to 64 kbytes of "external" memory.
The external data bus, however, is configurable as 8 or 16 bits, allowing it to efficiently interface with a variety of peripheral devices.

\section*{Flexible Peripheral Support}

The HPC core can support a full range of peripheral functions:
■ High-level Data Link Control (HDLC) for ISO-standard data communications
- Universal Asynchronous Receiver/Transmitters (UARTs) for full-duplex, 300/1200/2400/9600-baud serial communications
- High-Speed Outputs and Pulse-Width Modulated (PWM) timers for efficient external interfaces
- User-programmable memory
- Analog-to-Digital (A/D) converters for interfacing "realworld" inputs
- Multiply/Accumulate Unit for fast signed multiply or mul-tiply-accumulate Plus:
- Up to 64 kbytes of direct-addressable memory
- Up to 52 I/O ports on a 68 -pin package
- Chip select output logic with programmable control

\section*{Efficient Instruction Set}

The HPC family achieves much of its performance through its unique, highly optimized instruction set. Unlike the instruction set of a typical microprocessor, the HPC instruction set is designed for maximum code efficiency. Because ROM-space is necessarily limited on a single-chip solution, programs must be compact and economical.
The HPC instruction set supports nine addressing modes, like a high-performance 16-bit microprocessor. And each instruction in the set is designed to execute a number of individual functions, so the same operations can be executed with tighter code.
As a result, the typical HPC instruction cycle is only 50 ns at 40 MHz . And the typical HPC 16-bit multiply or divide takes less than \(4 \mu \mathrm{~s}\).
To achieve the same level of performance in other 16-bit and high-end 8 -bit microcontrollers, as indicated by recent benchmark studies, would require up to two times the memory space as the HPC.

\section*{Low Power Operation}

The HPC uses power as efficiently as it uses memory space.
The HPC draws only 47 mA of current at 20 MHz . And its even less at lower clock rates.
In addition, the HPC has two software-selectable powerdown modes:
1. IDLE, which stops all operations except for the oscillator and one timer, thereby maintaining all RAM, registers, and I/O in a static state.
2. HALT, which stops all operations including the oscillator and timers, but holds RAM, registers, and I/O stable.

\section*{Key Applications}
- Signal conditioning/processing/control
- Automotive systems
- Data processing
- Telecommunications
- Hard disk drives
- Military

■ Embedded controllers
- Medical
- Factory automation
- Industrial control
- Compute-intensive environments
- High-end control
- Tape and disk drives
- Security systems
- Laser printers
- SCSI control

\section*{High Level Language Support}

A C compiler and C-source level debugger is available for software development on standard platforms: the IBM PC running DOS Sun system running UNIX.
With powerful tools such as these, the HPC can be quickly and efficiently programmed for any high-performance application.
For further information, see Section 7 on Microcontroller Development Support.

\section*{HPC Family}

\section*{COMMON FEATURES}
- M²CMOS Process Technology
- Instruction Cycle Time:

100 ns @ 20 MHz
67 ns @ 30 MHz
50 ns @ 40 MHz for HPC46100
- WATCHDOG
- 64k Address Space
- MICROWIRE/PLUS Serial Interface
- UART
- Minimum of four 16-Bit Timer/Counters with Synchronous Outputs
- Idle and Halt Modes
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Part Prefix} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { COMM } \\
& \text { Temp. } \\
& 0^{\circ} \mathrm{C} \text { to } \\
& +70^{\circ} \mathrm{C}
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IND } \\
\text { Temp. } \\
-40^{\circ} \mathrm{C} \text { to } \\
+85^{\circ} \mathrm{C}
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
AUTO \\
Temp. \\
\(-40^{\circ} \mathrm{C}\) to \\
\(+125^{\circ} \mathrm{C}\)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{array}{c|}
\text { MIL } \\
\text { Temp. } \\
-55^{\circ} \mathrm{C} \text { to } \\
+125^{\circ} \mathrm{C}
\end{array}
\]} & \multicolumn{2}{|l|}{Memory} & \multicolumn{4}{|c|}{Features} & \multicolumn{4}{|c|}{Packages} & \multicolumn{2}{|r|}{1/0} & \multicolumn{3}{|c|}{Development Support} \\
\hline & & & & & \[
\begin{gathered}
\text { ROM } \\
\text { (Bytes) }
\end{gathered}
\] & \[
\begin{gathered}
\text { RAM } \\
\text { (Bytes) }
\end{gathered}
\] & Interrupt & Stack & Timers & Additional Features & v & U & VF & \[
\begin{aligned}
& \text { \# of } \\
& \text { Pins }
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 1 / 0 \\
\text { Pins } \\
\hline
\end{array}
\] & \begin{tabular}{l}
Serial \\
I/O
\end{tabular} & Emulator & Emulator Programmer & Development* System \\
\hline \multicolumn{20}{|l|}{ROMLESS HPC} \\
\hline HPC & 46003 & 36003 & 26003 & 16003 & 0 & 256 & 8 Sources & In RAM & 8 & 4 ICRs & x & MIL & x & 68/80 & 52 & Yes & N/A & N/A & HPC-DEV-SYS1 \\
\hline HPC & 46004 & 36004 & 26004 & 16004 & 0 & 512 & 8 Sources & In RAM & 8 & 4 ICRs & x & MIL & x & 68/80 & 52 & Yes & N/A & N/A & HPC-DEV-SYS3 \\
\hline HPC & 46100 & & & & 0 & 1 k & 8 Sources & In RAM & 7 & A/D \& MAC/CS & & MIL & x & 80 & 31 & Yes & N/A & N/A & HPC-DEV-KIT1 \\
\hline \multicolumn{20}{|l|}{ROM'D HPC} \\
\hline HPC & 46083 & 36083 & 26083 & 16083 & 8 k & 256 & 8 Sources & In RAM & 8 & 4 ICRs & \(x\) & MIL & \(x\) & 68/80 & 52 & Yes & Future (HPC467064) & HPC-DEV-SYS1 & HPC-DEV-SYS1 \\
\hline HPC & 46064 & 36064 & 26064 & 16064 & 16k & 512 & 8 Sources & In RAM & 8 & 4 ICRs & x & MIL & x & 68/80 & 52 & Yes & Future (HPC467064) & Future (Data 1/O) & HPC-DEV-SYS3 \\
\hline HPC & 46164 & 36164 & 26164 & 16164 & 16k & 512 & 8 Sources & In RAM & 8 & 4 ICRs, A/D & & & x & 80 & 52 & Yes & Future (HPC467164) & Future (Data 1/O) & \\
\hline
\end{tabular}

\section*{SINGLE CHIP EMULATOR FOR HPC46083, HPC46064 AND HPC46164}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline HPC & 467064 & & 167064 & 16k & 512 & 8 Sources & In RAM & 8 & 4 ICRs & x & MIL & x & 68/80 & 52 & Yes & N/A & Future (Data & \\
\hline \multicolumn{19}{|l|}{DATA COMMUNICATIONS HPC} \\
\hline HPC & 46400E & 36400E & & 0 & 256 & 8 Sources & In RAM & 4 & \[
\begin{aligned}
& 2 \mathrm{Ch} \text { HDLC, } \\
& 4 \mathrm{Ch} \text { DMA }
\end{aligned}
\] & x & & & 68 & 36 & Yes & N/A & N/A & HPC-DEV-SYS2 \\
\hline
\end{tabular}
*Hewlett Packard Corporation supports HPC development with the HPC64775
V = Plastic Leaded Chip Carrier (PLCC)
\(U=\) Pin Grid Array (PGA)-MIL temperature range product only
VF = Plastic Quad Flat Pack (PQFP)-B0 pins
EL = Leaded Chip Carrier-Prototyping package and Military temperature product only

\title{
HPC16083/HPC26083/HPC36083/HPC46083/ HPC16003/HPC26003/HPC36003/HPC46003 High-Performance microControllers
}

\section*{General Description}

The HPC16083 and HPC16003 are members of the HPCTM family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC16083 has 8k bytes of on-chip ROM. The HPC16003 has no on-chip ROM and is intended for use with external direct memory. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, ROM, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16 -bit timers with 4 input capture registers, vectored interrupts, WATCHDOGTM logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips. The term "HPC16083" is used throughout this datasheet to refer to the HPC16083 and HPC16003 devices unless otherwise specified.
The microCMOS process results in very low current drain and enables the user to select the optimum speed/power product for his system. The IDLE and HALT modes provide further current savings. The HPC is available in 68 -pin PLCC, LDCC, PGA and 80-Pin PQFP packages.

\section*{Features}

■ HPC family-core features:
- 16-bit architecture, both byte and word
- 16-bit data bus, ALU, and registers
- 64k bytes of external direct memory addressing
- FAST-200 ns for fastest instruction when using 20.0 MHz clock, 134 ns at 30 MHz
- High code efficiency-most instructions are single byte
\(-16 \times 16\) multiply and \(32 \times 16\) divide
- Eight vectored interrupt sources
- Four 16-bit timer/counters with 4 synchronous outputs and WATCHDOG logic
- MICROWIRE/PLUS serial I/O interface
- CMOS-very low power with two power save modes: IDLE and HALT
- UART-full duplex, programmable baud rate
- Four additional 16 -bit timer/counters with pulse width modulated outputs
- Four input capture registers
- 52 general purpose I/O lines (memory mapped)
- 8k bytes of ROM, 256 bytes of RAM on chip
- ROMless version available (HPC16003)
- Commercial \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\), industrial \(\left(-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}\) ), automotive ( \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) ) and military \(\left(-55^{\circ} \mathrm{C}\right.\) to \(+125^{\circ} \mathrm{C}\) ) temperature ranges

For applications requiring more RAM and ROM see HPC16064 data sheet.

Block Diagram (HPC16083 with 8k ROM shown)


\section*{Absolute Maximum Ratings}

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availablity and specifications.

Total Allowable Source or Sink Current
100 mA
Storage Temperature Range \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) \(300^{\circ} \mathrm{C}\)
\(V_{C C}\) with Respect to GND
-0.5 V to 7.0 V All Other Pins \(\quad\left(\mathrm{V}_{\mathrm{CC}}+0.5\right) \mathrm{V}\) to (GND -0.5\() \mathrm{V}\)
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC \(46083 / \mathrm{HPC} 46003,-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 36083 / \mathrm{HPC} 36003,-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for HPC26083/HPC26003, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16083/HPC16003
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Test Conditions & Min & Max & Units \\
\hline \multirow[t]{3}{*}{\({ }^{\prime} \mathrm{CC}_{1}\)} & \multirow[t]{3}{*}{Supply Current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30 \mathrm{MHz}\) (Note 1) & & 65 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}\) (Note 1) & & 47 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{in}}=2.0 \mathrm{MHz}\) (Note 1) & & 10 & mA \\
\hline \multirow[t]{3}{*}{\(\mathrm{ICC}_{2}\)} & \multirow[t]{3}{*}{IDLE Mode Current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30 \mathrm{MHz}\) (Note 1) & & 5.0 & mA \\
\hline & & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}\), (Note 1) & & 3.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{in}}=2.0 \mathrm{MHz}\), (Note 1) & & 1 & mA \\
\hline \multirow[t]{2}{*}{\(\mathrm{ICC}_{3}\)} & \multirow[t]{2}{*}{HALT Mode Current} & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}\), (Note 1) & & 200 & \(\mu \mathrm{A}\) \\
\hline & & \(V_{C C}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}\), (Note 1) & & 50 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

INPUT VOLTAGE LEVELS FOR SCHMITT TRIGGERED INPUTS RESET, NMI AND WO; AND ALSO CKI
\begin{tabular}{l|l|l|l|l|l}
\hline \(\mathrm{V}_{\mathrm{IH}_{1}}\) & Logic High & & \(0.9 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}_{1}}\) & Logic Low & & & \(0.1 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline
\end{tabular}

\section*{ALL OTHER INPUTS}
\begin{tabular}{l|l|l|c|c|c}
\hline \(\mathrm{V}_{\mathrm{IH}_{2}}\) & Logic High & & \(0.7 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(\mathrm{V}_{\mathrm{IL} 2}\) & Logic Low & & & \(0.2 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{I}_{\mathrm{LI} 1}\) & Input Leakage Current & \(\mathrm{V}_{\mathrm{IN}}=0\) and \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}\) & & \(\pm 2\) & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{I}_{\mathrm{LI2}}\) & \begin{tabular}{l} 
Input Leakage Current \\
RDY/HLD, EXUI
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=0\) & -3 & -50 & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{I}_{\mathrm{LI}}\) & \begin{tabular}{l} 
Input Leakage Current \\
B 12
\end{tabular} & \(\overline{\text { RESET }}=0, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}\) & 0.5 & 7 & mA \\
\hline \(\mathrm{C}_{\mathrm{I}}\) & Input Capacitance & (Note 2) & & 10 & pF \\
\hline \(\mathrm{C}_{\mathrm{IO}}\) & I/O Capacitance & (Note 2) & & 20 & pF \\
\hline
\end{tabular}

\section*{OUTPUT VOLTAGE LEVELS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{\mathrm{OH}_{1}}\) & Logic High (CMOS) & \(\mathrm{IOH}=-10 \mu \mathrm{~A}\) ( Note 2 ) & \(\mathrm{V}_{\text {CC }}-0.1\) & & V \\
\hline \(\mathrm{V}_{\mathrm{O}} \mathrm{L}_{1}\) & Logic Low (CMOS) & \(\mathrm{IOH}^{\text {O }}=10 \mu \mathrm{~A}\) (Note 2) & & 0.1 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}^{2}\) & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Port A/B Drive, CK2 } \\
& \left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)
\end{aligned}
\]} & \(1 \mathrm{IOH}=-7 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL} 2}\) & & \(\mathrm{IOL}^{\text {O }}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multirow[t]{2}{*}{Other Port Pin Drive, \(\overline{\text { WO }}\) (open drain) \(\left(\mathrm{B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}, \mathrm{~B}_{14}, \mathrm{P}_{0}-\mathrm{P}_{3}\right)\)} & \(\mathrm{IOH}^{\mathrm{O}}=-1.6 \mathrm{~mA}\) (except \(\left.\overline{\mathrm{WO}}\right)\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & & \(\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH} 4}\) & \multirow[t]{2}{*}{ST1 and ST2 Drive} & \(\mathrm{IOH}=-6 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & & \(\mathrm{OLL}=1.6 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH} 5}\) & \multirow[t]{2}{*}{Port A/B Drive ( \(A_{0}-A_{15}\), \(\mathrm{B}_{10}, \mathrm{~B}_{11}, \mathrm{~B}_{12}, \mathrm{~B}_{15}\) ) when used as External Address/Data Bus} & \(\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(V_{\text {OL5 }}\) & & \(\mathrm{lOL}^{\prime}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\text {RAM }}\) & RAM Keep-Alive Voltage & (Note 3) & 2.5 & \(\mathrm{V}_{\text {CC }}\) & V \\
\hline loz & TRI-STATE® Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}\) & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note 1: \(I_{C_{C}}, I_{C_{C}}, I_{C_{C}}\) measured with no external drive ( \(I_{\mathrm{OH}}\) and \(I_{\mathrm{OL}}=0, I_{\mathrm{IH}}\) and \(\mathrm{I}_{\mathrm{IL}}=0\) ). \(\mathrm{I}_{\mathrm{C}}{ }_{1}\) is measured with \(\overline{R E S E T}=V_{S S}\), \(I_{C C_{3}}\) is measured with \(\mathrm{NMI}=V_{C C}\). CKI driven to \(\mathrm{V}_{\mathrm{IH} 1}\) and \(\mathrm{V}_{\mathrm{IL}}\), with rise and fall times less than 10 ns .
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is 100 ms .

\section*{20 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 thru Figure 5) \(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46083/HPC46003, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36083/HPC36003, \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for HPC26083/HPC26003, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16083/HPC16003
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{\[
\begin{aligned}
& \stackrel{n}{0} \\
& \text { O}
\end{aligned}
\]} & Symbol and Formula & Parameter & Min & Max & Units & Note \\
\hline & \begin{tabular}{l}
\(f_{C}\)
\[
\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}
\] \\
\({ }^{t_{\text {CKIH }}}\) \\
\(t_{\text {CKIL }}\) \\
\(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f} \mathrm{C}\) \\
\({ }_{t}\) wait \(=t_{C}\) \\
\({ }^{t}\) DC1C2R \\
\({ }^{t} \mathrm{DC1C2F}\)
\end{tabular} & \begin{tabular}{l}
CKI Operating Frequency \\
CKI Clock Period CKI High Time CKI Low Time CPU Timing Cycle CPU Wait State Period Delay of CK2 Rising Edge after CKI Falling Edge Delay of CK2 Falling Edge after CK1 Falling Edge
\end{tabular} & \[
\begin{gathered}
2 \\
50 \\
22.5 \\
22.5 \\
100 \\
100 \\
0 \\
0
\end{gathered}
\] & \begin{tabular}{l}
20 \\
500 \\
55 \\
55
\end{tabular} & \[
\begin{gathered}
\hline \mathrm{MHz} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\hline \text { ns }
\end{gathered}
\] & \begin{tabular}{l}
(Note 1) \\
(Note 1)
\end{tabular} \\
\hline & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8 \\
& \mathrm{f}_{\mathrm{MW}}
\end{aligned}
\] & External UART Clock Input Frequency External MICROWIRE/PLUS Clock Input Frequency & & \[
\begin{gathered}
2.5^{* *} \\
1.25
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{MHz} \\
& \mathrm{MHz}
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \text { en } \\
& \text { © } \\
& \text { ㅌ }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs & 100 & 0.91 & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns}
\end{gathered}
\] & \\
\hline \multirow[t]{3}{*}{} & tuws & MICROWIRE Setup Time-Master -Slave & \[
\begin{gathered}
100 \\
20
\end{gathered}
\] & & ns & \\
\hline & tuwh & MICROWIRE Hold Time-Master -Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & MICROWIRE Output Valid Time-Master -Slave & & \[
\begin{gathered}
50 \\
150
\end{gathered}
\] & ns & \\
\hline  & \[
\begin{aligned}
& t_{\mathrm{SALE}}=3 / 4 \mathrm{t}_{\mathrm{C}}+40 \\
& \mathrm{t}_{\mathrm{HWP}}=\mathrm{t}_{\mathrm{C}}+10 \\
& \mathrm{t}_{\mathrm{HAE}}=\mathrm{t}_{\mathrm{C}}+100 \\
& \mathrm{t}_{\mathrm{HAD}}=3 / 4 \mathrm{t}_{\mathrm{C}}+85 \\
& \mathrm{t}_{\mathrm{BF}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66 \\
& \mathrm{t}_{\mathrm{BE}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
HLD Falling Edge before ALE Rising Edge HLD Pulse Width \\
HLDA Falling Edge after HLD Falling Edge HLDA Rising Edge after HLD Rising Edge Bus Float after HLDA Falling Edge Bus Enable after HLDA Rising Edge
\end{tabular} & \begin{tabular}{l}
115 \\
110 \\
116
\end{tabular} & \[
\begin{aligned}
& 200 \\
& 160 \\
& 116
\end{aligned}
\] & ns ns ns ns ns ns & \begin{tabular}{l}
(Note 3) \\
(Note 5) \\
(Note 5)
\end{tabular} \\
\hline \multirow{10}{*}{} & tUAS & Address Setup Time to Falling Edge of URD & 10 & & ns & \\
\hline & tUAH & Address Hold Time from Rising Edge of URD & 10 & & ns & \\
\hline & \(\mathrm{t}_{\text {RPW }}\) & URD Pulse Width & 100 & & ns & \\
\hline & toe & URD Falling Edge to Output Data Valid & 0 & 60 & ns & \\
\hline & tod & Rising Edge of \(\overline{\text { URD }}\) to Output Data Invalid & 5 & 35 & ns & (Note 6) \\
\hline & tDRDY & \(\overline{\text { RDRDY }}\) Delay from Rising Edge of URD & & 70 & ns & \\
\hline & twow & UWR Pulse Width & 40 & & ns & \\
\hline & tuds & Input Data Valid before Rising Edge of UWR & 10 & & ns & \\
\hline & tudh & Input Data Hold after Rising Edge of UWR & 20 & & ns & \\
\hline & \(t_{\text {A }}\) & \(\overline{\text { WRRDY }}\) Delay from Rising Edge of UWR & & 70 & ns & \\
\hline
\end{tabular}
**This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.

\section*{20 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 thru Figure 5) \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46083/HPC46003, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 36083 / \mathrm{HPC} 36003,-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 26083 / \mathrm{HPC} 26003,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16083/HPC16003 (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{8}{*}{} & Symbol and Formula & Parameter & Min & Max & Units & Note \\
\hline & \(t_{\text {dcialer }}\) & Delay from CKI Rising Edge to ALE Rising Edge & 0 & 35 & ns & (Note 1) \\
\hline & toctalef & Delay from CKI Rising Edge to ALE Falling Edge & 0 & 35 & ns & (Note 1) \\
\hline & \(t_{\text {DC2ALER }}=1 / 4 \mathrm{tC}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 45 & ns & \\
\hline & \(t_{\text {DC2ALEF }}=1 / 4 \mathrm{tC}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 45 & ns & (Note 2) \\
\hline & \(t_{\text {LL }}=1 / 2 t^{\text {c }}\) - 9 & ALE Pulse Width & 41 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{ST}}=1 / 4 \mathrm{t}_{\mathrm{C}}-7\) & Setup of Address Valid before ALE Falling Edge & 18 & & ns & \\
\hline & \(t_{V P}=1 / 4 t_{C}-5\) & Hold of Address Valid after ALE Falling Edge & 20 & & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {ARR }}=1 / 4 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{\mathrm{RD}}\) Falling Edge & 20 & & ns & \\
\hline & \(t_{\text {ACC }}=t_{C}+W S-55\) & Data Input Valid after Address Output Valid & & 145 & ns & (Note 2) \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-65\) & Data Input Valid after \(\overline{R D}\) Falling Edge & & 95 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 t_{C}+W S-10\) & \(\overline{\text { RD Pulse Width }}\) & 140 & & ns & \\
\hline & \(t_{D R}=3 / 4 t_{C}-15\) & Hold of Data Input Valid after \(\overline{\mathrm{RD}}\) Rising Edge & 0 & 60 & ns & \\
\hline & \(t_{\text {RDA }}=t_{C}-15\) & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & 85 & & ns & \\
\hline \multirow{4}{*}{} & \(t_{\text {ARW }}=1 / 2 t_{C}-5\) & ALE Falling Edge to WR Falling Edge & 45 & & ns & \\
\hline & \(t_{\text {WW }}=3 / 4 t_{C}+W S-15\) & WR Pulse Width & 160 & & ns & \\
\hline & \(t_{V}=1 / 2 t_{C}+W S-5\) & Data Output Valid before \(\overline{W R}\) Rising Edge & 145 & & ns & \\
\hline & \(t_{H W}=1 / 4 t_{C}-5\) & Hold of Data Valid after WR Rising Edge & 20 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & 75 & ns & \\
\hline & \(\mathrm{t}_{\text {RWP }}=\mathrm{t}_{\mathrm{C}}\) & RDY Pulse Width & 100 & & ns & \\
\hline
\end{tabular}

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\text {CKIR }}\) and \(\mathrm{T}_{\text {CKIU }}\) ) on CKI input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \({ }^{\text {HAE }}\) is spec'd for case with \(\overline{H L D}\) falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If \(\overline{H L D}\) falling edge occurs later, \(t_{\text {HAE }}\) as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait state and ready input.
Note 4: WS (twAIT) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{t}_{\mathrm{C}}=20 \mathrm{MHz}\), with one wait programmed.
Note 5: Due to emulation restrictions-actual limits will be better.
Note 6: This is guaranteed by design and not tested.

\section*{30 MHz}

\section*{AC Electrical Characteristics (Continued)}
(See Notes 1 and 4 and Figure 1 thru Figure 5) \(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46083/HPC46003, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36083/HPC36003, \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 26083 / \mathrm{HPC} 26003,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16083/HPC16003
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{\[
\begin{aligned}
& \text { N } \\
& \text { 믕 } \\
& \text { O}
\end{aligned}
\]} & Symbol and Formula & Parameter & Min & Max & Units & Note \\
\hline & \begin{tabular}{l}
\(\mathrm{f}_{\mathrm{C}}\) \(\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}\) \(t_{\text {CKIH }}\) \({ }^{\text {t.KIL }}\) \(t_{C}=2 / f_{C}\) \(t_{\text {WAIT }}=t_{C}\) tDC1C2R \\
toctc2F
\end{tabular} & \begin{tabular}{l}
CKI Operating Frequency \\
CKI Clock Period CKI High Time CKI Low Time CPU Timing Cycle CPU Wait Sate Period Delay of CK2 Rising Edge after CKI Falling Edge Delay of CK2 Falling Edge after CK1 Falling Edge
\end{tabular} & \[
\begin{gathered}
2 \\
33 \\
15 \\
16.6 \\
66 \\
66 \\
0 \\
0
\end{gathered}
\] & \begin{tabular}{l}
30 \\
500 \\
55 \\
55
\end{tabular} & \begin{tabular}{l}
MHz \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns
\end{tabular} & \begin{tabular}{l}
(Note 1) \\
(Note 1)
\end{tabular} \\
\hline & \[
\begin{aligned}
& f_{U}=f_{C} / 8 \\
& f_{\text {MW }}
\end{aligned}
\] & External UART Clock Input Frequency External MICROWIRE/PLUS Clock Input Frequency & & \[
\begin{gathered}
3.75^{* *} \\
1.875
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{MHz} \\
& \mathrm{MHz}
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \stackrel{\text { N }}{\mathbf{\omega}} \\
& \underset{F}{E}
\end{aligned}
\] & \[
\begin{aligned}
& f_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs & 66 & 1.364 & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns}
\end{gathered}
\] & \\
\hline \multirow[t]{3}{*}{} & tuws & MICROWIRE Setup Time-Master -Slave & \[
\begin{aligned}
& 100 \\
& 20
\end{aligned}
\] & & ns & \\
\hline & tuWH & MICROWIRE Hold Time-Master -Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & MICROWIRE Output Valid Time-Master -Slave & & \[
\begin{gathered}
50 \\
150 \\
\hline
\end{gathered}
\] & ns & \\
\hline  & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{SALE}}=3 / 4 \mathrm{t}_{\mathrm{C}}+40 \\
& \mathrm{t}_{\mathrm{HWP}}=\mathrm{t}_{\mathrm{C}}+10 \\
& \mathrm{t}_{\mathrm{HAE}}=\mathrm{t}_{\mathrm{C}}+85 \\
& \mathrm{t}_{\mathrm{HAD}}=3 / 4 \mathrm{t}_{\mathrm{C}}+85 \\
& \mathrm{t}_{\mathrm{BF}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66 \\
& \mathrm{t}_{\mathrm{BE}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
HLD Falling Edge before ALE Rising Edge HLD Pulse Width \\
HLDA Falling Edge after सLD Falling Edge HLDA Rising Edge after पLLD Rising Edge Bus Float after HLDA Falling Edge Bus Enable after HLDA Rising Edge
\end{tabular} & \begin{tabular}{l}
90 \\
76 \\
99
\end{tabular} & \[
\begin{gathered}
151 \\
135 \\
99
\end{gathered}
\] & ns ns ns ns ns ns & \begin{tabular}{l}
(Note 3) \\
(Note 5) \\
(Note 5)
\end{tabular} \\
\hline \multirow{10}{*}{\begin{tabular}{l} 
을 \\
틀 \\
\hline \(\mathbf{D}\) \\
\hline
\end{tabular}} & tUAS & Address Setup Time to Falling Edge of URD & 10 & & ns & \\
\hline & tuah & Address Hold Time from Rising Edge of URD & 10 & & ns & \\
\hline & \(t_{\text {RPW }}\) & URD Pulse Width & 100 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{OE}}\) & URD Falling Edge to Output Data Valid & 0 & 60 & ns & \\
\hline & \({ }^{\text {tod }}\) & Rising Edge of URD to Output Data Invalid & 5 & 35 & ns & (Note 3) \\
\hline & \({ }_{\text {t }}\) & RDRDY Delay from Rising Edge of URD & & 70 & ns & \\
\hline & twow & UWR Pulse Width & 40 & & ns & \\
\hline & tuds & Input Data Valid before Rising Edge of UWR & 10 & & ns & \\
\hline & tUDH & Input Data Hold after Rising Edge of UWR & 15 & & ns & \\
\hline & \(t_{A}\) & WRRDY Delay from Rising Edge of UWR & & 70 & ns & \\
\hline
\end{tabular}
**This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.

\section*{30 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 thru Figure 5) \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46083/HPC46003, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 36083 / \mathrm{HPC} 36003,-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 26083 / \mathrm{HPC} 26003,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16083/HPC16003 (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{8}{*}{} & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline & \(t_{\text {DC1ALER }}\) & Delay from CKI Rising Edge to ALE Rising Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(\mathrm{t}_{\text {dCiAlef }}\) & Delay from CKI Rising Edge to ALE Falling Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(t_{\text {DC2ALER }}=1 / 4 t_{C}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 37 & ns & (Note 2) \\
\hline & \(t_{\text {DC2ALEF }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & Delay from CK2 Falling Edge to ALE Falling Edge & & 37 & ns & (Note 2) \\
\hline & \(\mathrm{t}_{\text {LL }}=1 / 2 \mathrm{t}_{\mathrm{C}}-9\) & ALE Pulse Width & 24 & & ns & \\
\hline & \(\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-7\) & Setup of Address Valid before ALE Falling Edge & 9 & & ns & \\
\hline & \(t_{V P}=1 / 4 t_{C}-5\) & Hold of Address Valid after ALE Falling Edge & 11 & & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {ARR }}=1 / 4 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{R D}\) Falling Edge & 12 & & ns & \\
\hline & \(t_{\text {ACC }}=t_{C}+W S-32\) & Data Input Valid after Address Output Valid & & 100 & ns & (Note 2) \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-39\) & Data Input Valid after \(\overline{\mathrm{RD}}\) Falling Edge & & 60 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 t_{C}+W S-14\) & \(\overline{\text { RD Pulse Width }}\) & 85 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{DR}}=3 / 4 \mathrm{t}_{\mathrm{C}}-15\) & Hold of Data Input Valid after \(\overline{\mathrm{RD}}\) Rising Edge & 0 & 35 & ns & \\
\hline & \(t_{\text {RDA }}=t_{C}-15\) & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & 51 & & ns & \\
\hline \multirow[t]{4}{*}{\[
\begin{aligned}
& \mathscr{0} \\
& \frac{0}{0} \\
& \vdots \\
& \stackrel{1}{2} \\
& \vdots
\end{aligned}
\]} & \(\mathrm{t}_{\text {ARW }}=1 / 2 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{\text { WR }}\) Falling Edge & 28 & & ns & \\
\hline & \(t_{W W}=3 / 4 t_{C}+W S-15\) & \(\overline{\text { WR Pulse Width }}\) & 101 & & ns & \\
\hline & \(t_{V}=1 / 2 t_{C}+W S-5\) & Data Output Valid before \(\overline{W R}\) Rising Edge & 94 & & ns & \\
\hline & \(t_{\text {HW }}=1 / 4 \mathrm{t}_{\mathrm{C}}-10\) & Hold of Data Valid after WR Rising Edge & 7 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & 33 & ns & \\
\hline & \(t_{\text {RWP }}=t_{C}\) & RDY Pulse Width & 66 & & ns & \\
\hline
\end{tabular}

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO wih rise and fall times ( \(\mathrm{t}_{\mathrm{CKIR}}\) and \(\mathrm{t}_{\mathrm{CKIL}}\) ) on CKl input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either
CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \(t_{\text {HAE }}\) is spec'd for case with \(\overline{H L D}\) falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If \(\overline{H L D}\) falling edge occurs later, \(t_{\text {HAE }}\) as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait states and ready input.
Note 4: WS twait \(\times\) (number of pre-programmed wait states). Minimum and maximum values are calculated from maximum operating frequency, \(\mathrm{t}_{\mathrm{C}}=30 \mathrm{MHz}\), with one wait state programmed.
Note 5: Due to emulation restrictions-actual limits will be better.
Note 6: This is guaranteed by design and not tested.


FIGURE 2. Input and Output for AC Tests


TL/DD/8801-33
FIGURE 3. CKI, CK2, ALE Timing Diagram


TL/DD/8801-4
FIGURE 5. Read Cycle


FIGURE 6. Ready Mode Timing

Timing Waveforms (Continued)


FIGURE 7. Hold Mode Timing


TL/DD/8801-9
FIGURE 9. UPI Read Timing


TL/DD/8801-10
FIGURE 10. UPI Write Timing
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{11}{|l|}{\begin{tabular}{l}
The following is the Military 883 Electrical Specification for HPC16083 and HPC16003. For latest information on RETS 1608 contact NSC local sales office. \\
DC Electrical Specifications Test Conditions \(V_{C C}=5 \mathrm{~V} \pm 10 \%\) (Unless Otherwise Specified) (Note 1)
\end{tabular}} \\
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { SBGRP } 1 \\
& +25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { SBGRP } 2 \\
+125^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \text { SBGRP } 3 \\
-55^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{Units} & \multirow[t]{2}{*}{Notes} \\
\hline & & & Min & Max & Min & Max & Min & Max & & \\
\hline \[
\begin{aligned}
& \mathrm{V}_{\mathrm{H} 1} \\
& \mathrm{~V}_{\mathrm{H} 2} \\
& \mathrm{~V}_{\mathrm{H} 3}
\end{aligned}
\] & Logical "1" Input Voltage & \[
\begin{aligned}
& \hline \overline{\mathrm{RESET}}, \mathrm{NMI}, \mathrm{CKI} \text { and } \overline{\mathrm{WO}} \\
& \mathrm{~B}_{10}-\mathrm{B}_{13}, \mathrm{~B}_{15} \\
& \text { All Inputs except Port A } \\
& \\
& \\
& \text { Port } \mathrm{A}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\
& \text { Port } \mathrm{A}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
0.9 \\
\left(\mathrm{~V}_{\mathrm{cc}}\right) \\
0.7 \\
\left(\mathrm{~V}_{\mathrm{cc}}\right) \\
4.65 \\
3.95 \\
\hline
\end{gathered}
\] & & \begin{tabular}{c}
0.9 \\
\(\left(V_{C C}\right)\) \\
0.7 \\
\(\left(V_{C C}\right)\) \\
4.65 \\
3.95 \\
\hline
\end{tabular} & & \[
\begin{gathered}
0.9 \\
\left(V_{c c}\right) \\
0.7 \\
\left(V_{c c}\right) \\
4.65 \\
3.95 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{v} \\
& \hline
\end{aligned}
\] & (Note 2) (Note 2) \\
\hline VIL1
\(V_{\text {IL2 }}\)
\(V_{\text {IL3 }}\) & Logical "0" Input Voltage & \begin{tabular}{l}
\(\overline{\text { RESET, NMI, CKI and } \overline{\mathrm{WO}}}\) \\
All Inputs except Port A \\
Port \(\mathrm{A}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\) \\
Port \(\mathrm{A}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\)
\end{tabular} & & 0.1
\(\left(V_{C C}\right)\)
0.2
\(\left(V_{C C}\right)\)
0.7
0.5 & & 0.1
\(\left(V_{c C}\right)\)
0.2
\(\left(V_{c \mathrm{C}}\right)\)
0.7
0.5 & & 0.1
\(\left(V_{c C}\right)\)
0.2
\(\left(V_{c \mathrm{C}}\right)\)
0.7
0.5 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & (Note 3) (Note 3) \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OH} 2}\) \\
\(\mathrm{V}_{\mathrm{OH} 3}\) \\
\(\mathrm{V}_{\mathrm{OH} 4}\) \\
\(\mathrm{V}_{\mathrm{OH} 5}\)
\end{tabular} & Logical "1" Output Voltage & \[
\begin{array}{|l}
\mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA}\left(\mathrm{~A}_{0}-\mathrm{A}_{15},\right. \\
\left.\mathrm{B}_{10}-\mathrm{B}_{12}, \mathrm{~B}_{15}, \mathrm{CK} 2\right) \\
\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}\left(\mathrm{~B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}-\mathrm{B}_{14},\right. \\
\left.\mathrm{P}_{0}-\mathrm{P}_{3}\right), \mathrm{WO}(\text { Open Drain }) \\
\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}(\mathrm{ST}, \mathrm{ST}) \\
\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\left(\mathrm{~A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{10}-\mathrm{B}_{12}, \mathrm{~B}_{15}\right) \\
\text { When Used as an External } \\
\text { Address/Data Bus } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2.4 \\
& 2.4 \\
& 2.4 \\
& 2.4
\end{aligned}
\] & & \[
\begin{aligned}
& 2.4 \\
& 2.4 \\
& 2.4 \\
& 2.4
\end{aligned}
\] & & \[
\begin{aligned}
& 2.4 \\
& 2.4 \\
& 2.4 \\
& 2.4
\end{aligned}
\] & & \[
\begin{aligned}
& v \\
& v \\
& v \\
& v
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
VOL2 \\
Vol3 \\
\(V_{\text {OL4 }}\) \\
\(V_{\text {OL5 }}\)
\end{tabular} & Logical " 0 " Output Voltage & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}\left(\mathrm{CK} 2, \mathrm{~A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{10}-\mathrm{B}_{12}, \mathrm{~B}_{15}\right) \\
& \mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}\left(\mathrm{~B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}-\mathrm{B}_{14}, \mathrm{P}_{0}-\mathrm{P}_{3}\right. \\
& \mathrm{WO}(\text { Open Drain }) \\
& \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}(\mathrm{ST} 1, \mathrm{ST} 2) \\
& \mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}\left(\mathrm{~A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{10}-\mathrm{B}_{12}, \mathrm{~B}_{15}\right) \\
& \text { When Used as an External } \\
& \text { Address/Data Bus } \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& 0.4 \\
& 0.4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{v} \\
& \mathrm{v} \\
& \mathrm{v} \\
& \mathrm{v}
\end{aligned}
\] & \\
\hline loz & TRI-STATE Leakage & \[
\begin{aligned}
& V_{S S} \leq V_{I N} \leq V_{C C}(\overline{W O}, \text { Port } A, \\
& \text { Port B) }, V_{C C}=5.5 \mathrm{~V}
\end{aligned}
\] & & \(\pm 5\) & & \(\pm 5\) & & \(\pm 5\) & \(\mu \mathrm{A}\) & \\
\hline \({ }_{\text {LII }}\) & Input Leakage Current & \[
\begin{aligned}
& V_{S S} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\
& \left(I_{1}-I_{6}, \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{CKI},\right. \\
& \text { RESET, EXM, EI) } \\
& \hline
\end{aligned}
\] & & \(\pm 2\) & & \(\pm 2\) & & \(\pm 2\) & \(\mu \mathrm{A}\) & (Note 7) \\
\hline LLI2 & Input Pullup Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=0\left(\mathrm{I}_{0}, I_{7}, \mathrm{RDY} / \mathrm{HLD},\right. \\
& \mathrm{EXUI}), \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\
& \hline
\end{aligned}
\] & -50 & -3 & -50 & -3 & -50 & -3 & \(\mu \mathrm{A}\) & (Note 7) \\
\hline \(\mathrm{ILI3}\) & Port \(\mathrm{B}_{12}\) Pulldown during Reset & \[
\begin{aligned}
& V_{I N}=V_{C C}, \text { Port } B_{12}, \\
& V_{C C}=5.5 \mathrm{~V}
\end{aligned}
\] & 1 & 7 & 1 & 7 & 1 & 7 & mA & \\
\hline VRAM & RAM Keep Alive Voltage & Test Duration is 10 ms & 2.5 & & 2.5 & & 2.5 & & V & \\
\hline \(\mathrm{ICC1}\) & Supply Current Dynamic & \[
\begin{aligned}
& \mathrm{F}_{\mathrm{IN}}=20 \mathrm{MHz}, \overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}} \\
& \mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}, \mathrm{I}_{\mathrm{OL}}=0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}
\end{aligned}
\] & & 55 & & 55 & & 55 & mA & \\
\hline ICC2 & Idle Mode Current & \(\mathrm{F}_{\mathrm{IN}}=20 \mathrm{MHz}\), External Clock & & 3.5 & & 3.5 & & 3.5 & mA & \\
\hline ICC & Halt Mode Current & \(\mathrm{NMI}=\mathrm{V}_{\mathrm{CC}}\) & & 2 & & 2 & & 2 & mA & \\
\hline \(\mathrm{Cl} / \mathrm{O}\) & Input/Output Capacitance & \(\mathrm{f}_{\text {test }}=1.0 \mathrm{MHz}\), I/O Pin to Ground & & 20 & & & & & pF & (Note 4) \\
\hline & & & \multicolumn{2}{|l|}{SBGRP4} & & & & & & \\
\hline Cl & Input Capacitance & \[
\begin{aligned}
& \mathrm{f}_{\text {test }}=1.0 \mathrm{MHz}, \\
& \text { Input Pin to Ground }
\end{aligned}
\] & & 10 & & & & & pF & (Note 4) \\
\hline
\end{tabular}

Note 1: Electrical end point testing (when required) for Groups C \& D shall consist only of subgroups 1, 2, 9 and 10.
Note 2: Port A \(V_{I H}\) test limit includes 700 mV offset caused by output loads being on during Data Drive Time.
Note 3: Port A \(V_{I L}\) test limit includes 400 mV offset caused by output loads being on during Data Drive Time.
Note 4: Verified at initial qual only.
Note 7: Future revisions of this device will not have pullups on pins \(I_{0}, I_{7}\) which will be tested to \(I_{\mathrm{LI} 1}\) conditions.

AC Electrical Specifications Test Conditions \(V_{C C}=4.5 \mathrm{~V}\) and 5.5 V (Unless Othenwise Specified) (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { SBGRP } 9 \\
+25^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { SBGRP } 10 \\
+125^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { SBGRP } 11 \\
-55^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{Units} & \multirow[t]{2}{*}{Notes} \\
\hline & & & Min & Max & Min & Max & Min & Max & & \\
\hline \(\mathrm{f}_{\mathrm{C}}=\) CKI Freq. & Operating Frequency & & 2 & 20 & 2 & 20 & 2 & 20 & MHz & (Note 5) \\
\hline \(\mathrm{t}_{\mathrm{Cl}}=1 / \mathrm{FC}\) & Clock Period & & 50 & & 50 & & 50 & & ns & (Note 5) \\
\hline \(\mathrm{t}_{\mathrm{c}}=2 / \mathrm{FC}\) & Timing Cycle & & 100 & & 100 & & 100 & & ns & (Note 5) \\
\hline \(t_{L L}=1 / 2 t_{C}-9\) & ALE Pulse Width & & 41 & & 41 & & 41 & & ns & (Note 6) \\
\hline \(\mathrm{t}_{\mathrm{ST}}=1 / 4 \mathrm{t}_{\mathrm{C}}-7\) & Address Valid to ALE Falling Edge & & 18 & & 18 & & 18 & & ns & (Note 6) \\
\hline \(\mathrm{t}_{\text {WAIT }}=\mathrm{t}_{\mathrm{C}}=\mathrm{WS}\) & Wait State Period & & 100 & & 100 & & 100 & & ns & (Note 5) \\
\hline \(\mathrm{FMW}=0.0625 \mathrm{fC}\) & External MICROWIRE/PLUS CLK Input Frequency & & & 1.25 & & 1.25 & & 1.25 & MHz & (Note 6) \\
\hline \(\mathrm{fu}^{\prime}=0.125 \mathrm{fc}\) & \begin{tabular}{l}
External UART \\
Clock Input Frequency
\end{tabular} & & & 2.5 & & 2.5 & & 2.5 & MHz & (Note 5) \\
\hline \(t_{\text {DCIC2 }}\) & CK2 Delay From CK1 & & & 55 & & 55 & & 55 & ns & (Note 6) \\
\hline \(t_{\text {ARR }}=1 / 4 t_{C}-5\) & ALE Falling Edge to \(\overline{\mathrm{RD}}\) Falling Edge & & 20 & & 20 & & 20 & & ns & (Note 6) \\
\hline \[
\begin{aligned}
& t_{\mathrm{RW}}=1 / 2 \\
& \mathrm{t}_{\mathrm{C}}+W S-10 \\
& \hline
\end{aligned}
\] & \(\overline{\text { RD Pulse Width }}\) & & 140 & & 140 & & 140 & & ns & (Note 6) \\
\hline \(t_{\text {DR }}=3.4 \mathrm{t}_{\mathrm{C}}-15\) & \begin{tabular}{l}
Data Hold after \\
Rising Edge of \(\overline{R D}\)
\end{tabular} & & 0 & 60 & 0 & 60 & 0 & 60 & ns & (Note 6) \\
\hline \[
\begin{aligned}
& t_{R D}=1 / 2 \\
& t_{C}+W S-65
\end{aligned}
\] & \(\overline{\mathrm{RD}}\) Falling Edge to Data in Valid & & & 85 & & 85 & & 85 & ns & (Note 6) \\
\hline \(\mathrm{t}_{\mathrm{RDA}}=\mathrm{t}_{\mathrm{C}}-15\) & \(\overline{\mathrm{RD}}\) Rising Edge to Address Valid & & 85 & & 85 & & 85 & & ns & (Note 6) \\
\hline \(t_{V P}=1 / 4 t_{C}-5\) & Address Hold from ALE Falling Edge & & 20 & & 20 & & 20 & & ns & (Note 6) \\
\hline \(t_{\text {ARW }}=1 / 2 t_{C}-5\) & ALE Trailing Edge to WR Falling Edge & & 45 & & 45 & & 45 & & ns & (Note 6) \\
\hline \(t_{W W}=3 / 4 t_{C}+W S-15\) & WR Pulse Width & & 160 & & 160 & & 160 & & ns & (Note 6) \\
\hline \(t_{H W}=1 / 4 t_{C}-5\) & \begin{tabular}{l}
Data Hold after \\
Trailing Edge of WR
\end{tabular} & & 20 & & 20 & & 20 & & ns & (Note 6) \\
\hline \(t_{v}=1 / 2 t_{c}+W S-5\) & Data Valid before Rising Edge of \(\overline{W R}\) & & 145 & & 145 & & 145 & & ns & (Note 6) \\
\hline \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & & 75 & & 75 & & 75 & ns & (Note 6) \\
\hline
\end{tabular}

AC Electrical Specifications Test Conditions \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) and 5.5 V (Unless Otherwise Specified) (Note 1 )
(Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { SBGRP } 9 \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { SBGRP } 10 \\
+125^{\circ} \mathrm{C}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { SBGRP } 11 \\
-55^{\circ} \mathrm{C}
\end{gathered}
\]} & \multirow[t]{2}{*}{Units} & \multirow[t]{2}{*}{Notes} \\
\hline & & & Min & Max & Min & Max & Min & Max & & \\
\hline \(t_{\text {RWP }}=t_{C}\) & RDY Pulse Width & & 100 & & 100 & & 100 & & ns & (Note 6) \\
\hline \(\mathrm{t}_{\text {SALE }}=3 / 4 \mathrm{t}_{\mathrm{C}}+40\) & Falling Edge of \(\overline{\text { HLD }}\) to to Rising Edge of ALE & & 115 & & 115 & & 115 & & ns & (Note 6) \\
\hline \(t_{\text {HWP }}=t_{C}+10\) & HLD Pulse Width & & 110 & & 110 & & 110 & & ns & (Note 6) \\
\hline \(\mathrm{t}_{\text {HAD }}=3 / 4 \mathrm{t}_{\mathrm{C}}+85\) & Rising Edge on \(\overline{\text { HLD }}\) to Rising Edge on HLDA & & & 160 & & 160 & & 160 & ns & (Note 6) \\
\hline \(t_{H A E}=t_{C}+100\) & Falling Edge on \(\overline{\mathrm{HLD}}\) to Falling Edge on HLDA & & & 200 & & 200 & & 200 & ns & (Note 6) \\
\hline \(\mathrm{t}_{\mathrm{BF}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66\) & \begin{tabular}{l}
BUS Float before \\
Falling Edge on HLDA
\end{tabular} & & & 116 & & 116 & & 116 & ns & (Note 6) \\
\hline \(t_{B E}=1 / 2 t_{C}+66\) & \begin{tabular}{l}
BUS Enable from \\
Rising Edge of HLDA
\end{tabular} & & 116 & & 116 & & 116 & & ns & (Note 6) \\
\hline tuas & Address Setup Time to Falling Edge of \(\overline{U R D}\) & & 10 & & 10 & & 10 & & ns & (Note 6) \\
\hline tUAH & Address Hold Time from Rising Edge of \(\overline{\text { URD }}\) & & 10 & & 10 & & 10 & & ns & (Note 6) \\
\hline \(t_{\text {fPW }}\) & \(\overline{\text { URD Pulse Width }}\) & & 100 & & 100 & & 100 & & ns & (Note 6) \\
\hline toe & \(\overline{\text { URD Falling Edge to }}\) Data Out Valid & & & 60 & & 60 & & 60 & ns & (Note 6) \\
\hline \({ }^{\text {tr }}\) ( \({ }^{\text {d }}\) & \(\overline{\text { RDY Delay from }}\) Rising Edge of \(\overline{U R D}\) & . & & 70 & & 70 & & 70 & ns & (Note 6) \\
\hline twDW & UWR Pulse Width & & 40 & & 40 & & 40 & & ns & (Note 6) \\
\hline tuds & \begin{tabular}{l}
Data Invalid before \\
Trailing Edge of UWR
\end{tabular} & & 10 & & 10 & & 10 & & ns & (Note 6) \\
\hline tudh & \begin{tabular}{l}
Data In Hold after \\
Rising Edge of UWR
\end{tabular} & & 15 & & 15 & & 15 & & ns & (Note 6) \\
\hline \(t_{A}\) & WRRDY Delay from Rising Edge of UWR & & & 70 & & 70 & & 70 & ns & (Note 6) \\
\hline
\end{tabular}

Note 1: Electrical end point testing (when required) for groups \(C \& D\) shall consist only of subgroups 1, 2, 9 and 10.
Note 5: Tested in functional patterns. Not directly measured.
Note 6: \(C_{L}=70 \mathrm{pF}\). Input and output levels are per \(D C\) characteristics.

\section*{Pin Descriptions}

The HPC16083 is available in 68-pin PLCC, LDCC, PGA, and 80-pin PQFP packages.

\section*{I/O PORTS}

Port A is a 16 -bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory, port A is used as the multiplexed address/data bus.
Port B is a 16 -bit port with 12 bits of bidirectional I/O similar in structure to Port A. Pins B10, B11, B12 and B15 are general purpose outputs only in this mode. Port B may also be configured via a 16 -bit function register BFUN to individually allow each pin to have an alternate function.
\begin{tabular}{lll} 
B0: & TDX & UART Data Output \\
B1: & & \\
B2: & CKX & UART Clock (Input or Output) \\
B3: & T2IO & Timer2 I/O Pin \\
B4: & T310 & Timer3 I/O Pin \\
B5: & SO & MICROWIRE/PLUS Output \\
B6: & SK & MICROWIRE/PLUS Clock (Input or Output) \\
B7: & HLDA & Hold Acknowledge Output \\
B8: & TS0 & Timer Synchronous Output \\
B9: & TS1 & Timer Synchronous Output \\
B10: & UAO & Address 0 Input for UPI Mode \\
B11: & WRRDY & Write Ready Output for UPI Mode \\
B12: & & \\
B13: & TS2 & Timer Synchronous Output
\end{tabular}

Pin Descriptions (Continued)
\begin{tabular}{lll} 
B14: & TS3 & Timer Synchronous Output \\
B15: & RDRDY & Read Ready Output for UPI Mode
\end{tabular}

When accessing external memory, four bits of port B are used as follows:
\begin{tabular}{lll} 
B10: & \(\overline{A L E}\) & \begin{tabular}{l} 
Address Latch Enable Output \\
B11:
\end{tabular} \\
\(\overline{W R}\) & \begin{tabular}{l} 
Write Output \\
High Byte Enable Output/Input \\
(sampled at reset)
\end{tabular} & \(\overline{\mathrm{HBE}}\)
\end{tabular}

Port I is an 8 -bit input port that can be read as general purpose inputs and is also used for the following functions:
\(10:\)
11: NMI Nonmaskable Interrupt Input
12: INT2 Maskable Interrupt/Input Capture/पRD
13: INT3 Maskable Interrupt/Input Capture/UWR
14: INT4 Maskable Interrupt/Input Capture
15: SI MICROWIRE/PLUS Data Input
16: RDX UART Data Input
17:
Port \(D\) is an 8 -bit input port that can be used as general purpose digital inputs.
Port \(P\) is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4 through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

\section*{POWER SUPPLY PINS}
\(\mathrm{V}_{\mathrm{CC} 1}\) and
VCC2 Positive Power Supply
GND Ground for On-Chip Logic
DGND Ground for Output Buffers
Note: There are two electrically connected \(\mathrm{V}_{\mathrm{CC}}\) pins on the chip, GND and DGND are electrically isolated. Both \(\mathrm{V}_{\mathrm{CC}}\) pins and both ground pins must be used.

\section*{CLOCK PINS}

CKI The Chip System Clock Input
CKO The Chip System Clock Output (inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

\section*{OTHER PINS}
\(\overline{W O} \quad\) This is an active low open drain output that signals an illegal situation has been detected by the Watch Dog logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
ST2 Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycle).
RESET is an active low input that forces the chip to restart and sets the ports in a TRI-STATE mode.

RDY/HLD has two uses, selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
NC (no connection) do not connect anything to this pin.
EXM External memory enable (active high) disables internal ROM and maps it to external memory.
El External interrupt with vector address FFF1:FFF0. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
EXUI External interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2 (Active Low).

Connection Diagrams
Plastic and Ceramic Leaded Chip Carriers


Note: XXX designates the unique ROM code of a masked device.

Connection Diagrams (Continued)


TL/DD/8801-34

Pin Grid Array Pinout
INDEX MARK


\section*{Ports A \& B}

The highly flexible A and B ports are similarly structured. The Port A (see Figure 11), consists of a data register and a direction register. Port \(B\) (see Figures 12, 13, 14) has an alternate function register in addition to the data and direction registers. All the control registers are read/write registers.
The associated direction registers allow the port pins to be individually programmed as inputs or outputs. Port pins selected as inputs, are placed in a TRI-STATE mode by resetting corresponding bits in the direction register.

A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have the same value, reading the pins returns the value of the data register.
Primary and secondary functions are multiplexed onto Port \(B\) through the alternate function register (BFUN). The secondary functions are enabled by setting the corresponding bits in the BFUN register.


FIGURE 11. Port A: I/O Structure


FIGURE 12. Structure of Port B Pins B0, B1, B2, B5, B6 and B7 (Typical Pins)

Ports A \& B (Continued)


TL/DD/8801-15
FIGURE 13. Structure of Port B Pins B3, B4, B8, B9, B13 and B14 (Timer Synchronous Pins)


TL/DD/8801-16
FIGURE 14. Structure of Port B Pins B10, B11, B12 and B15 (Pins with Bus Control Roles)

\section*{Operating Modes}

To offer the user a variety of I/O and expanded memory options, the HPC16083 has four operating modes. The ROMless HPC16003 has one mode of operation. The various modes of operation are determined by the state of both the EXM pin and the EA bit in the PSW register. The state of the EXM pin determines whether on-chip ROM will be accessed or external memory will be accessed within the address range of the on-chip ROM. The on-chip ROM range of the HPC16083 is E000 to FFFF ( 8 k bytes). The HPC16003 has no on-chip ROM and is intended for use with external memory for program storage. A logic " 0 " state on the EXM pin will cause the HPC device to address on-chip ROM when the Program Counter (PC) contains addresses within the on-chip ROM address range. A logic " 1 " state on the EXM pin will cause the HPC device to address memory that is external to the HPC when the PC contains on-chip ROM addresses. The EXM pin should always be pulled high (logic "1") on the HPC16003 because no on-chip ROM is available. The function of the EA bit is to determine the legal addressing range of the HPC device. A logic " 0 " state in the EA bit of the PSW register does two things-addresses are limited to the on-chip ROM range and on-chip RAM and Register range, and the "illegal address detection" feature of the WATCHDOG logic is engaged. A logic " 1 " in the EA bit enables accesses to be made anywhere within the 64k byte address range and the "illegal address detection" feature of the WATCHDOG logic is disabled. The EA bit should be set to " 1 " by software when using the HPC16003 to disable the "illegal address detection" feature of WATCHDOG.
All HPC devices can be used with external memory. External memory may be any combination of RAM and ROM. Both 8 -bit and 16 -bit external data bus modes are available. Upon entering an operating mode in which external memory is used, port A becomes the Address/Data bus. Four pins of port \(B\) become the control lines \(A L E, \overline{R D}, \overline{W R}\) and \(\overline{H B E}\). The High Byte Enable pin ( \(\overline{\mathrm{HBE}}\) ) is used in 16 -bit mode to select high order memory bytes. The \(\overline{R D}\) and \(\overline{W R}\) signals are only generated if the selected address is off-chip. The 8 -bit mode is selected by pulling \(\overline{\mathrm{HBE}}\) high at reset. If \(\overline{\mathrm{HBE}}\) is left floating or connected to a memory device chip select at reset, the 16 -bit mode is entered. The following sections describe the operating modes of the HPC16083 and HPC16003.
Note: The HPC devices use 16-bit words for stack memory. Therefore, when using the 8 -bit mode. User's Stack must be in internal RAM.

\section*{HPC16083 Operating Modes}

\section*{SINGLE CHIP NORMAL MODE}

In this mode, the HPC16083 functions as a self-contained microcomputer (see Figure 15) with all memory (RAM and

ROM) on-chip. It can address internal memory only, consisting of 8 k bytes of ROM (E000 to FFFF) and 256 bytes of onchip RAM and registers ( 0000 to 01FF). The "illegal address detection" feature of the WATCHDOG is enabled in the Sin-gle-Chip Normal mode and a WATCHDOG Output ( \(\overline{\mathrm{WO}}\) ) will occur if an attempt is made to access addresses that are outside of the on-chip ROM and RAM range of the device. Ports \(A\) and \(B\) are used for I/O functions and not for addressing external memory. The EXM pin and the EA bit of the PSW register must both be logic " 0 " to enter the SingleChip Normal mode.

\section*{EXPANDED NORMAL MODE}

The Expanded Normal mode of operation enables the HPC16083 to address external memory in addition to the on-chip ROM and RAM (see Table II). WATCHDOG illegal address detection is disabled and memory accesses may be made anywhere in the 64k byte address range without triggering an illegal address condition. The Expanded Normal mode is entered with the EXM pin pulled low (logic " 0 ") and setting the EA bit in the PSW register to " 1 ".

\section*{SINGLE-CHIP ROMLESS MODE}

In this mode, the on-chip mask programmed ROM of the HPC16083 is not used. The address space corresponding to the on-chip ROM is mapped into external memory so 8 k bytes of external memory may be used with the HPC16083 (see Table II). The WATCHDOG circuitry detects illegal addresses (addresses not within the on-chip ROM and RAM range). The Single-Chip ROMless mode is entered when the EXM pin is pulled high (logic " 1 ") and the EA bit is logic " 0 ".

\section*{EXPANDED ROMLESS MODE}

This mode of operation is similar to Single-Chip ROMless mode in that no on-chip ROM is used, however, a full 64 k bytes of external memory may be used. The "illegal address detection" feature of WATCHDOG is disabled. The EXM pin must be pulled high (logic " 1 ") and the EA bit in the PSW register set to " 1 " to enter this mode.

TABLE II. HPC16083 Operating Modes
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
Operating \\
Mode
\end{tabular}} & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Single-Chip Normal & 0 & 0 & E000:FFFF on-chip \\
\hline Expanded Normal & 0 & 1 & \begin{tabular}{c} 
E000:FFFF on-chip \\
0200:DFFF off-chip
\end{tabular} \\
\hline Single-Chip ROMless & 1 & 0 & E000:FFFF off-chip \\
\hline Expanded ROMless & 1 & 1 & 0200:FFFF off-chip \\
\hline
\end{tabular}

Note: In all operating modes, the on-chip RAM and Registers (0000:01FF) may be accessed.

\section*{HPC16003 Operating Modes}

\section*{EXPANDED ROMLESS MODE (HPC16003)}

Because the HPC16003 has no on-chip ROM, it has only one mode of operation, the Expanded ROMless Mode. The EXM pin must be pulled high (logic " 1 ") on power up, the EA bit in the PSW register should be set to a "1". The HPC16003 is a ROMless device and is intended for use with external memory. The external memory may be any combination of ROM and RAM. Up to 64 k bytes of external memory may be accessed. It is necessary to vector on reset to an address between F000 and FFFF, therefore the user should have external memory at these addresses. The EA bit in the PSW register must immediately be set to "1" at the beginning of the user's program to disable illegal address detection in the WATCHDOG logic.

TABLE III. HPC16003 Operating Modes
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Operating \\
Mode
\end{tabular} & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Expanded ROMless & 1 & 1 & 0200:FFFF off-chip \\
\hline
\end{tabular}


FIGURE 15. SIngle-Chip Mode

Note: The on-chip RAM and Registers (0000:01FF) of the HPC16003 may be accessed at all times.


TL/DD/8801-18
FIGURE 16. 8-Bit External Memory


TL/DD/8801-19
FIGURE 17. 16-Bit External Memory

\section*{Wait States}

The internal ROM can be accessed at the maximum operating frequency with one wait state. With 0 wait states, internal ROM accesses are limited to \(2 / 3 \mathrm{f}_{\mathrm{C}}\) max.
The HPC16083 provides four software selectable Wait States that allow access to slower memories. The Wait States are selected by the state of two bits in the PSW register. Additionally, the RDY input may be used to extend the instruction cycle, allowing the user to interface with slow memories and peripherals.

\section*{Power Save Modes}

Two power saving modes are available on the HPC16083: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer TO are active but all other processor activities are stopped. In either mode, all on-board RAM, registers and I/O are unaffected.

\section*{HALT MODE}

The HPC16083 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities, including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC16083 are minimal and the applied voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The RESET input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

\section*{IDLE MODE}

The HPC16083 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer T0, is stopped. As with the HALT mode, the processor is returned to full operation by the RESET or NMI inputs, but without waiting for oscillator stabilization. A timer TO overflow will also cause the HPC16083 to resume normal operation.

\section*{HPC16083 Interrupts}

Complex interrupt handling is easily accomplished by the HPC16083's vectored interrupt scheme. There are eight possible interrupt sources as shown in Table IV.

TABLE IV. Interrupts
\begin{tabular}{|c|l|c|}
\hline \begin{tabular}{c} 
Vector \\
Address
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Interrupt \\
Source
\end{tabular}} & \begin{tabular}{c} 
Arbitration \\
Ranking
\end{tabular} \\
\hline FFFF:FFFE & \begin{tabular}{l} 
RESET \\
Nonmaskable external on \\
rising edge of I1 pin
\end{tabular} & 0 \\
FFFD:FFFC & 1 \\
FFFB:FFFA & External interrupt on I2 pin & 2 \\
FFF9:FFF8 & External interrupt on I3 pin & 3 \\
FFF7:FFF6 & External interrupt on I4 pin & 4 \\
FFF5:FFF4 & \begin{tabular}{l} 
Overflow on internal timers
\end{tabular} & 5 \\
FFF3:FFF2 & \begin{tabular}{l} 
Internal on the UART \\
transmit/receive complete
\end{tabular} & 6 \\
FFF1:FFF0 & \begin{tabular}{l} 
or external on EXUI \\
External interrupt on El pin
\end{tabular} & 7 \\
\hline
\end{tabular}

\section*{Interrupt Arbitration}

The HPC16083 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously. The arbitration ranking is given in Table IV. The interrupt on RESET has the highest rank and is serviced first.

\section*{Interrupt Processing}

Interrupts are serviced after the current instruction is completed except for the RESET, which is serviced immediately. \(\overline{\text { RESET }}\) and EXUI are level-LOW-sensitive interrupts and EI is programmable for edge-(RISING or FALLING) or level(HIGH or LOW) sensitivity. All other interrupts are edge-sensitive. NMI is positive-edge sensitive. The external interrupts on I2, I3 and I4 can be software selected to be rising or falling edge. External interrupt (EXUI) is shared with the UART interrupt. This interrupt is level-low sensitive. To select this interrupt disable the ERI and ETI UART interrupt bits in the ENUI register. To select the UART interrupt leave this pin floating or tie it high.

\section*{Interrupt Control Registers}

The HPC16083 allows the various interrupt sources and conditions to be programmed. This is done through the various control registers. A brief description of the different control registers is given below.

\section*{INTERRUPT ENABLE REGISTER (ENIR)}

RESET and the External Interrupt on 11 are non-maskable interrupts. The other interrupts can be individually enabled or disabled. Additionally, a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collectively enabled or disabled. Thus, in order for a particular interrupt to request service both the individual enable bit and the Global Interrupt bit (GIE) have to be set.

\section*{INTERRUPT PENDING REGISTER (IRPD)}

The IRPD register contains a bit allocated for each interrupt vector. The occurrence of specified interrupt trigger conditions causes the appropriate bit to be set. There is no indication of the order in which the interrupts have been received. The bits are set independently of the fact that the
interrupts may be disabled. IRPD is a Read/Write register. The bits corresponding to the maskable, external interrupts are normally cleared by the HPC16083 after servicing the interrupts.
For the interrupts from the on-board peripherals, the user has the responsibility of resetting the interrupt pending flags through software.
The NMI bit is read only and 12,13 , and 14 are designed as to only allow a zero to be written to the pending bit (writing a one has no affect). A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register. This allows a mask to be used, thus ensuring that the other pending bits are not affected.

\section*{INTERRUPT CONDITION REGISTER (IRCD)}

Three bits of the register select the input polarity of the external interrupt on 12,13 , and 14 .

\section*{Servicing the Interrupts}

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack thus incrementing the stack pointer (SP) twice. The Global Interrupt Enable bit (GIE) is copied into the CGIE bit of the PSW register; it is then reset, thus disabling further interrupts. The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point. At the end of the interrupt service routine, the user does a RETI instruction to pop the stack and re-enable interrupts if the CGIE bit is set, or RET to just pop the stack if the CGIE bit is clear, and then returns to the main program. The GIE bit can be set in the interrupt service routine to nest interrupts if desired. Figure 18 shows the Interrupt Enable Logic.

\section*{RESET}

The RESET input initializes the processor and sets ports A and \(B\) in the TRI-STATE condition and port \(P\) in the LOW state. \(\overline{\text { RESET }}\) is an active-low Schmitt trigger input. The processor vectors to FFFF:FFFE and resumes operation at the address contained at that memory location (which must correspond to an on board location). The Reset vector address must be between E000 and FFFF when using the HPC16003.


\section*{Timer Overview}

The HPC16083 contains a powerful set of flexible timers enabling the HPC16083 to perform extensive timer functions; not usually associated with microcontrollers.
The HPC16083 contains nine 16 -bit timers. Timer T0 is a free-running timer, counting up at a fixed CKI/16 (Clock Input/16) rate. It is used for WATCHDOG logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer T0 permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. A control bit in the register TMMODE configures timer T1 and its associated register R1 as capture registers I3CR and I2CR. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer TO when specific events occur on the interrupt pins 12,13 , and 14 . The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt (see Figure 19).
The HPC16083 provides an additional 16-bit free running timer, T8, with associated input capture register EICR (External Interrupt Capture Register) and Configuration Register, EICON. EICON is used to select the mode and edge of the El pin. EICR is a 16 -bit capture register which records the value of \(T 8\) (which is identical to TO ) when a specific event occurs on the El pin.
The timers T2 and T3 have selectable clock rates. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/ counter. The control register DIVBY programs the clock input to timers T2 and T3 (see Figure 20).
The timers T1 through T7 in conjunction with their registers form Timer-Register pairs. The registers hold the pulse duration values. All the Timer-Register pairs can be read from or written to. Each timer can be started or stopped under
software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.


FIGURE 19. Timers T0, T1 and T8 with Four Input Capture Registers

\section*{SYNCHRONOUS OUTPUTS}

The flexible timer structure of the HPC16083 simplifies pulse generation and measurement. There are four synchronous timer outputs (TS0 through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 20). Timer/register pairs 4-7 form four identical units which can generate synchronous outputs on port P (see Figure 21).


FIGURE 20. Timers T2-T3 Block

Timer Overview (Continued)


TL/DD/8801-23
FIGURE 21. Timers T4-T7 Block
Maximum output frequency for any timer output can be obtained by setting timer/register pair to zero. This then will produce an output frequency equal to \(1 / 2\) the frequency of the source used for clocking the timer.

\section*{Timer Registers}

There are four control registers that program the timers. The divide by (DIVBY) register programs the clock input to timers T2 and T3. The timer mode register (TMMODE) contains control bits to start and stop timers T1 through T3. It also contains bits to latch, acknowledge and enable interrupts from timers T0 through T3. The control register PWMODE similarly programs the pulse width timers T4 through T7 by allowing them to be started, stopped, and to latch and enable interrupts on underflows. The PORTP register contains bits to preset the outputs and enable the synchronous timer output functions.

\section*{Timer Applications}

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC16083.
Frequencies can be generated by using the timer/register pairs. A square wave is generated when the register value is a constant. The duty cycle can be controlled simply by changing the register value.


FIGURE 22. Square Wave Frequency Generation
Synchronous outputs based on Timer T2 can be generated on the 4 outputs TSO-TS3. Each output can be individually programmed to toggle on T2 underflow. Register R2 contains the time delay between events. Figure 23 is an example of synchronous pulse train generation.

\section*{WATCHDOG Logic}

The WATCHDOG Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the WATCHDOG logic are potentially infinite loops and illegal addresses. Should the


FIGURE 23. Synchronous Pulse Generation
WATCHDOG register not be written to before Timer TO overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. An illegal condition also occurs when the processor generates an illegal address when in the Single-Chip modes.* Any illegal condition forces the WATCHDOG Output ( \(\overline{\mathrm{WO}}\) ) pin low. The \(\overline{\mathrm{WO}}\) pin is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic.
*Note: See Operating Modes for details.

\section*{MICROWIRE/PLUS}

MICROWIRE/PLUS is used for synchronous serial data communications (see Figure 24). MICROWIRE/PLUS has an 8-bit parallel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.


TL/DD/8801-26
FIGURE 24. MICROWIRE/PLUS
The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMs).

\section*{MICROWIRE/PLUS Operation}

The HPC16083 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC16083 is the master or slave. The shift clock is generated when the HPC16083 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC16083 is configured as a slave. When the HPC16083 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 15 selectable steps from 64 Hz to 1 MHz with CKI at 16.0 MHz .
The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock. Serial data on the SI pin is clocked in on the rising edge of the SK clock.

\section*{MICROWIRE/PLUS Application}

Figure 25 illustrates a MICROWIRE/PLUS arrangement for an automotive application. The microcontroller-based sys-
tem could be used to interface to an instrument cluster and various parts of the automobile. The diagram shows two HPC16083 microcontrollers interconnected to other MICROWIRE peripherals. HPC16083 \#1 is set up as the master and initiates all data transfers. HPC16083 \#2 is set up as a slave answering to the master.
The master microcontroller interfaces the operator with the system and could also manage the instrument cluster in an automotive application. Information is visually presented to the operator by means of a LCD display controlled by the COP472 display driver. The data to be displayed is sent serially to the COP472 over the MICROWIRE/PLUS link. Data such as accumulated mileage could be stored and retrieved from the EEPROM COP494. The slave HPC16083 could be used as a fuel injection processor and generate timing signals required to operate the fuel valves. The master processor could be used to periodically send updated values to the slave via the MICROWIRE/PLUS link. To speed up the response, chip select logic is implemented by connecting an output from the master to the external interrupt input on the slave.


TL/DD/8801-27
FIGURE 25. MICROWIRE/PLUS Application

\section*{HPC16083 UART}

The HPC16083 contains a software programmable UART. The UART (see Figure 26) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register. The baud rate may be selected from a range of 8 Hz to 128 kHz in binary steps or T3 underflow. By selecting a 9.83 MHz crystal, all standard baud rates from 75 baud to 38.4 kBaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source.

The HPC16083 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

\section*{UART Wake-up Mode}

The HPC16083 UART features a Wake-up Mode of operation. This mode of operation enables the HPC16083 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1. Data in the message is specified by having the ninth bit in the data frame reset to 0 .

The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC16083 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.


FIGURE 26. UART Block Dlagram

\section*{Universal Peripheral Interface}

The Universal Peripheral Interface (UPI) allows the HPC16083 to be used as an intelligent peripheral to another processor. The UPI could thus be used to tightly link two HPC16083's and set up systems with very high data exchange rates. Another area of application could be where a HPC16083 is programmed as an intelligent peripheral to a host system such as the Series \(32000^{\circledR}\) microprocessor. Figure 27 illustrates how a HPC16083 could be used an an intelligent peripherial for a Series 32000-based application. The interface consists of a Data Bus (port A), a Read Strobe (URD), a Write Strobe (UWR), a Read Ready Line ( \(\overline{\text { RDRDY }}\) ), a Write Ready Line (WRRDY) and one Address Input (UAO). The data bus can be either eight or sixteen bits wide.
The URD and UWR inputs may be used to interrupt the HPC16083. The RDRDY and WRRDY outputs may be used to interrupt the host processor.
The UPI contains an Input Buffer (IBUF), an Output Buffer (OBUF) and a Control Register (UPIC). In the UPI mode, port A on the HPC16083 is the data bus. UPI can only be used if the HPC16083 is in the Single-Chip mode.

\section*{Shared Memory Support}

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block. The HPC16083 supports shared memory access with two pins. The pins are the RDY/HLD input pin and the \(\overline{\mathrm{HLDA}}\) output pin. The user can software select either the Hold or Ready function by the state of a control bit. The HLDA output is multiplexed onto port B.

The host uses DMA to interface with the HPC16083. The host initiates a data transfer by activating the HLD input of the HPC16083. In response, the HPC16083 places its system bus in a TRI-STATE Mode, freeing it for use by the host. The host waits for the acknowledge signal ( \(\overline{H L D A}\) ) from the HPC16083 indicating that the sytem bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC16083 resumes normal operations.
Figure 28 illustrates an application of the shared memory interface between the HPC16083 and a Series 32000 system. To insure proper operation, the interface logic shown is recommended as the means for enabling and disabling the user's bus.

\section*{Memory}

The HPC16083 has been designed to offer flexibility in memory usage. A total address space of 64 kbytes can be addressed with 8 kbytes of ROM and 256 bytes of RAM available on the chip itself. The ROM may contain program instructions, constants or data. The ROM and RAM share the same address space allowing instructions to be executed out of RAM.
Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed directly by instructions or indirectly through the \(B, X\) and \(S P\) registers. Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC16083 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The HPC16083 memory address space extends to 64 kbytes and registers and I/O are mapped as shown in Table V.


TL/DD/8801-29
FIGURE 27. HPC16083 as a Peripheral: (UPI Interface to Series 32000 Application)

Shared Memory Support (Continued)


FIGURE 28. Shared Memory Application: HPC16083 Interface to Series 32000 System

TABLE V. HPC16083 Memory Map
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
FFFF:FFF0 \\
FFEF:FFD0 \\
FFCF:FFCE \\
E001:E000
\end{tabular} & Interrupt Vectors JSRP Vectors On-Chip ROM & USER MEMORY \\
\hline \[
\begin{gathered}
\text { DFFF:DFFE } \\
\vdots \\
0 \\
0201: 0200
\end{gathered}
\] & External Expansion Memory & \\
\hline \[
\begin{array}{|c}
\hline 01 \mathrm{FF}: 01 \mathrm{FE} \\
\vdots \\
0 \\
01 \mathrm{C}: 01 \mathrm{C} 0 \\
\hline
\end{array}
\] & On-Chip RAM & USER RAM \\
\hline 0195:0194 & WATCHDOG Address & WATCHDOG Logic \\
\hline \begin{tabular}{l}
0192 \\
0191:0190 \\
018F:018E \\
018D:018C \\
018B:018A \\
0189:0188 \\
0187:0186 \\
0185:0184 \\
0183:0182 \\
0181:0180
\end{tabular} & TOCON Register TMMODE Register DIVBY Register T3 Timer R3 Register T2 Timer R2 Register I2CR Register/ R1 I3CR Register/ T1 I4CR Register & Timer Block T0:T3 \\
\hline \begin{tabular}{l}
015E:015F 015C \\
0153:0152 \\
0151:0150 \\
014F:014E \\
014D:014C \\
014B:014A \\
0149:0148 \\
0147:0146 \\
0145:0144 \\
0143:0142 \\
0141:0140
\end{tabular} & \begin{tabular}{l}
EICR \\
EICON \\
Port P Register \\
PWMODE Register \\
R7 Register \\
T7 Timer \\
R6 Register \\
T6 Timer \\
R5 Register \\
T5 Timer \\
R4 Register \\
T4 Timer
\end{tabular} & Timer Block T4:T7 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|}
\hline 0128 & ENUR Register & \\
0126 & TBUF Register & UART \\
0124 & RBUF Register & \\
0122 & ENUI Register & \\
0120 & ENU Register & \\
\hline 0104 & Port D Input Register & \\
\hline 00F5:00F4 & BFUN Register & PORTS A \& B \\
00F3:00F2 & DIR B Register & CONTROL \\
00F1:00F0 & DIR A Register / IBUF & \\
\hline 00E6 & UPIC Register & UPI CONTROL \\
\hline 00E3:00E2 & Port B & PORTS A \& B \\
00E1:00E0 & Port A / OBUF & \\
\hline 00DE:00DF & (reserved) & \\
00DD:00DC & HALT Enable Register & PORT CONTROL \\
00D8 & Port I Input Register & \& INTERRUPT \\
00D6 & SIO Register & CONTROL \\
00D4 & IRCD Register & REGISTERS \\
00D2 & IRPD Register & \\
00D0 & ENIR Register & \\
\hline 00CF:00CE & X Register & \\
00CD:00CC & B Register & \\
00CB:00CA & K Register & \\
00C9:00C8 & A Register & HPCCORE \\
00C7:00C6 & PC Register & REGISTERS \\
00C5:00C4 & SP Register & \\
00C3:00C2 & (reserved) & \\
00C0 & PSW Register & \\
\hline 00BF:00BE & On-Chip & \\
: & RAM & \\
0001:0000 & USER RAM \\
\hline
\end{tabular}

\section*{Design Considerations}

Designs using the HPC family of 16-bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to \(\mathrm{V}_{\mathrm{CC}}\) or ground, either through a resistor or directly. Unlike the inputs, unused outputs should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.
- Keep \(V_{C C}\) bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tantalum capacitor of at least \(1 \mu \mathrm{~F}\) and bypass their outputs with a \(10 \mu \mathrm{~F}\) to \(50 \mu \mathrm{~F}\) tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a \(10 \mu \mathrm{~F}\) to \(20 \mu \mathrm{~F}\) tantalum electrolytic capacitor or a \(50 \mu \mathrm{~F}\) to \(100 \mu \mathrm{~F}\) aluminum electrolytic capacitor to decouple the \(\mathrm{V}_{\mathrm{CC}}\) bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within \(12 \mathrm{~cm})\) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.


TL/DD/8801-40
FIGURE 29. Recommended Crystal Circuit

A recommended crystal oscillator circuit to be used with the HPC is shown below. See table for recommended component values. The recommended values given in the table below have yielded consistent results and are made to match a crystal with a 18 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within \(1^{\prime \prime}\) distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal.
It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a VCC and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A \(1.0 \mu \mathrm{~F}\), a \(0.1 \mu \mathrm{~F}\), and a \(0.001 \mu \mathrm{~F}\) dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ HPC Oscillator Table } \\
\hline \begin{tabular}{c} 
XTAL \\
Frequency \\
(MHz)
\end{tabular} & \(\mathbf{R}_{1}(\Omega)\) \\
\hline\(\leq 2\) & 1500 \\
\hline 4 & 1200 \\
\hline 6 & 910 \\
\hline 8 & 750 \\
\hline 10 & 600 \\
\hline 12 & 470 \\
\hline 14 & 390 \\
\hline 16 & 300 \\
\hline 18 & 220 \\
\hline 20 & 180 \\
\hline 22 & 150 \\
\hline 24 & 120 \\
\hline 26 & 100 \\
\hline 28 & 75 \\
\hline 30 & 62 \\
\hline
\end{tabular}
\(\mathrm{R}_{\mathrm{F}}=3.3 \mathrm{M} \Omega\)
\(\mathrm{C}_{1}=27 \mathrm{pF}\)
\(\mathrm{C}_{2}=33 \mathrm{pF}\)
XTAL. Specifications: The crystal used was an M-TRON Industries MP-1 Series XTAL. "AT" cut parallel resonant
\(C_{L}=18 \mathrm{pF}\)
Series Resistance is:
\(25 \Omega\) @ 25 MHz
\(40 \Omega\) @ 10 MHz
\(600 \Omega\) @ 2 MHz

\section*{HPC16083 CPU}

The HPC16083 CPU has a 16 -bit ALU and six 16-bit registers

\section*{Arithmetic Logic Unit (ALU)}

The ALU is 16 bits wide and can do 16-bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle. The ALU can also output the carry bit to a 1 -bit C register.

\section*{Accumulator (A) Register}

The 16 -bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

\section*{Address ( \(B\) and \(X\) ) Registers}

The 16-bit \(B\) and \(X\) registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

\section*{Boundary (K) Register}

The 16 -bit K register is used to set limits in repetitive loops of code as register B sequences through data memory.

\section*{Stack Pointer (SP) Register}

The 16-bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits.

\section*{Program (PC) Register}

The 16-bit PC register addresses program memory.

\section*{Addressing Modes}

\section*{ADDRESSING MODES-ACCUMULATOR AS DESTINATION}

\section*{Register Indirect}

This is the "normal" mode of addressing for the HPC16083 (instructions are single-byte). The operand is the memory addressed by the B register (or X register for some instructions).

\section*{Direct}

The instruction contains an 8 -bit or 16 -bit address field that directly points to the memory for the operand.

\section*{Indirect}

The instruction contains an 8 -bit address field. The contents of the WORD addressed points to the memory for the operand.

\section*{Indexed}

The instruction contains an 8-bit address field and an 8- or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.
Immediate
The instruction contains an 8 -bit or 16 -bit immediate field that is used as the operand.
Register Indirect (Auto Increment and Decrement)
The operand is the memory addressed by the X register. This mode automatically increments or decrements the \(X\) register (by 1 for bytes and by 2 for words).
Register Indirect (Auto Increment and Decrement) with Conditional Skip
The operand is the memory addressed by the B register. This mode automatically increments or decrements the B register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if \(B\) goes past \(K\).

\section*{ADDRESSING MODES-DIRECT MEMORY AS DESTINATION}

\section*{Direct Memory to Direct Memory}

The instruction contains two 8 - or 16 -bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.
Immediate to Direct Memory
The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.

\section*{Double Register Indirect Using the \(B\) and \(X\) Registers}

Used only with Reset, Set and IF bit instructions; a specific bit within the 64 kbyte address range is addressed using the \(B\) and \(X\) registers. The address of a byte of memory is formed by adding the contents of the \(B\) register to the most significant 13 bits of the \(X\) register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register X .
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & Add & \(\mathrm{MA}+\mathrm{Meml} \rightarrow \mathrm{MA}\) carry \(\rightarrow \mathrm{C}\) \\
\hline ADC & Add with carry &  \\
\hline ADDS & Add short imm8 & MA +imm8 \(\rightarrow\) MA \(\quad\) carry \(\rightarrow\) C \\
\hline DADC & Decimal add with carry & \(\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow\) C \\
\hline SUBC & Subtract with carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA \(\quad\) carry \(\rightarrow\) C \\
\hline DSUBC & Decimal subtract w/carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow\) C \\
\hline MULT & Multiply (unsigned) & MA* Meml \(\rightarrow\) MA \& X, \(0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIV & Divide (unsigned) & MA/Meml \(\rightarrow\) MA, rem. \(\rightarrow \mathrm{X}, \mathrm{O} \rightarrow \mathrm{K}, \mathrm{O} \rightarrow \mathrm{C}\) \\
\hline DIVD & Divide Double Word (unsigned) & \((X \& M A) /\) Meml \(\rightarrow\) MA, rem \(\rightarrow X, 0 \rightarrow K\), carry \(\rightarrow C\) \\
\hline IFEQ & If equal & Compare MA \& Meml, Do next if equal \\
\hline IFGT & If greater than & Compare MA \& Meml, Do next if MA > Meml \\
\hline AND & Logical and & MA and Meml \(\rightarrow\) MA \\
\hline OR & Logical or & MA or Meml \(\rightarrow\) MA \\
\hline XOR & Logical exclusive-or & MA xor Meml \(\rightarrow\) MA \\
\hline \multicolumn{3}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline INC & Increment & Mem \(+1 \rightarrow\) Mem \\
\hline DECSZ & Decrement, skip if 0 & Mem -1 \(\rightarrow\) Mem, Skip next if Mem \(=0\) \\
\hline
\end{tabular}

HPC Instruction Set Description (Continued)
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{BIT INSTRUCTIONS} \\
\hline SBIT & Set bit & \(1 \rightarrow\) Mem.bit \\
\hline RBIT & Reset bit & \(0 \rightarrow\) Mem.bit \\
\hline IFBIT & If bit & If Mem.bit is true, do next instr. \\
\hline \multicolumn{3}{|l|}{MEMORY TRANSFER INSTRUCTIONS} \\
\hline LD & Load & Meml \(\rightarrow\) MA \\
\hline & Load, incr/decr X & \(\operatorname{Mem}(X) \rightarrow A, X \pm 1\) (or 2 ) \(\rightarrow X\) \\
\hline ST & Store to Memory & \(A \rightarrow\) Mem \\
\hline X & Exchange & \(\mathrm{A} \longleftrightarrow \mathrm{Mem}\) \\
\hline & Exchange, incr/decr X & \(A \longleftrightarrow \operatorname{Mem}(\mathrm{X}), \mathrm{X} \pm 1\) (or 2) \(\rightarrow \mathrm{X}\) \\
\hline PUSH & Push Memory to Stack & \(\mathrm{W} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}\) \\
\hline POP & Pop Stack to Memory & SP-2 \(\rightarrow\) SP, W(SP) \(\rightarrow\) W \\
\hline LDS & Load A, incr/decr B, Skip on condition & \(\operatorname{Mem}(B) \rightarrow A, B \pm 1\) (or 2\() \rightarrow B\), Skip next if \(B\) greater/less than \(K\) \\
\hline XS & Exchange, incr/decr B, Skip on condition & \(\operatorname{Mem}(B) \longleftrightarrow A, B \pm 1\) (or 2\() \longrightarrow B\), Skip next if B greater/less than K \\
\hline
\end{tabular}

REGISTER LOAD IMMEDIATE INSTRUCTIONS
\begin{tabular}{l|l|l}
\hline LD B & Load B immediate & imm \(\rightarrow B\) \\
LDK & Load K immediate & imm \(\rightarrow K\) \\
LDX & Load Ximmediate & imm \(\rightarrow X\) \\
LD BK & Load B and K immediate & imm \(\rightarrow B, i m m \rightarrow K\) \\
\hline
\end{tabular}

\section*{ACCUMULATOR AND C INSTRUCTIONS}
\begin{tabular}{l|l|l} 
CLR A & Clear A & \(0 \rightarrow A\) \\
INC A & Increment \(A\) & \(A+1 \rightarrow A\) \\
DEC A & Decrement \(A\) & \(A-1 \rightarrow A\) \\
COMP A & Complement \(A\) & 1 s complement of \(A \rightarrow A\) \\
SWAP A & Swap nibbles of A & \(A 15: 12 \leftarrow A 11: 8 \leftarrow A 7: 4 \leftarrow A 3: 0\) \\
RRC A & Rotate A right thru \(C\) & \(C \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C\) \\
RLCA & Rotate A left thru C & \(C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow C\) \\
SHR A & Shift A right & \(0 \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C\) \\
SHL A & Shift A left & \(C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow 0\) \\
SC & Set C & \(1 \rightarrow C\) \\
RC & Reset \(C\) & \(0 \rightarrow C\) \\
IFC & IFC & Do next if \(C=1\) \\
IFNC & IF not \(C\) & Do next if \(C=0\) \\
\hline
\end{tabular}

TRANSFER OF CONTROL INSTRUCTIONS
\begin{tabular}{|c|c|c|}
\hline JSRP & Jump subroutine from table & \[
\begin{gathered}
\mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP} \\
\mathrm{~W}(\text { table\# }) \rightarrow \mathrm{PC}
\end{gathered}
\] \\
\hline JSR & Jump subroutine relative & \[
\begin{aligned}
& \mathrm{PC} \rightarrow[S P], S P+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC} \\
& \quad(\# \text { is }+1025 \text { to }-1023)
\end{aligned}
\] \\
\hline JSRL & Jump subroutine long & \(\mathrm{PC} \rightarrow\) [SP], SP \(+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\) \# \(\rightarrow \mathrm{PC}\) \\
\hline JP & Jump relative short & \(\mathrm{PC}+\) \# \(\rightarrow \mathrm{PC}(\#\) is +32 to -31\()\) \\
\hline JMP & Jump relative & \(\mathrm{PC}+\) \# \(\rightarrow \mathrm{PC}(\#\) is +257 to -255) \\
\hline JMPL & Jump relative long & \(\mathrm{PC}+\) \# \(\rightarrow\) PC \\
\hline JID & Jump indirect at PC + A & \(P C+A+1 \rightarrow P C\) \\
\hline JIDW & & then \(\operatorname{Mem}(\mathrm{PC})+\mathrm{PC} \rightarrow \mathrm{PC}\) \\
\hline NOP & No Operation & \(\mathrm{PC}+1 \rightarrow \mathrm{PC}\) \\
\hline RET & Return & \(\mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}\) \\
\hline RETSK & Return then skip next & SP-2 \(\rightarrow\) SP,[SP] \(\rightarrow\) PC, \& skip \\
\hline RETI & Return from interrupt & SP-2 \(\rightarrow\) SP,[SP] \(\rightarrow\) PC, interrupt re-enabled \\
\hline
\end{tabular}

Note: W is 16-bit word of memory
MA is Accumulator A or direct memory ( 8 or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
imm8 is 8 -bit immediate data only


\section*{Code Efficiency}

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC16083 has been designed to be extremely codeefficient. The HPC16083 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC16083, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

\section*{SINGLE BYTE INSTRUCTIONS}

The majority of instructions on the HPC16083 are singlebyte. There are two especially code-saving instructions:
JP is a 1-byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1-byte call subroutine. The user makes a table of the 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into the table; the assembler can give this information.

\section*{EFFICIENT SUBROUTINE CALLS}

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

\section*{MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING}

The HPC16083 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:
1. Exchange \(A\) and memory pointed to by the \(B\) register
2. Increment or decrement the \(B\) register
3. Compare the \(B\) register to the \(K\) register
4. Generate a conditional skip if \(B\) has passed \(K\)

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

\section*{BIT MANIPULATION INSTRUCTIONS}

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

\section*{DECIMAL ADD AND SUBTRACT}

This instruction is needed to interface with the decimal user world.
It can handle both 16 -bit words and 8 -bit bytes.
The 16 -bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4 -digit variables. The HPC16083 supplies 8 -bit byte capability for 2-digit variables and literal variables.

\section*{MULTIPLY AND DIVIDE INSTRUCTIONS}

The HPC16083 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

\section*{Development Support}

\section*{HPC MICROCONTROLLER DEVELOPMENT SYSTEM}

The HPC microcontroller development system is an in-system emulator (ISE) designed to support the entire family of HPC Microcontrollers. The complete package of hardware and software tools combined with a host system provides a powerful system for design, development and debug of HPC based designs. Software tools are available for IBM \({ }^{\circledR}\) PC/ AT® (MS-DOS, PC-DOS) and for UNIX® based multi-user Sun \({ }^{\circledR}\) SPARCstation (SunOSTM).
The stand alone units comes complete with a power supply and external emulation POD. This unit can be connected to various host systems through an RS-232 link. The software package includes an ANSI compatible C-Compiler, Linker, Assembler and librarian package. Source symbolic debug capability is provided through a user friendly MS-windows 3.0 interface for IBM PC/AT environments and through a line debugger under Sunview for Sun SPARCstations.
The ISE provides fully transparent in-system emulation at speeds up to 20 MHz 1 waitstate. A 2 k word (48-bit wide) trace buffer gives trace trigger and non intrusive monitoring of the system. External triggering is also available through an external logic interface socket on the POD. Direct EPROM programming can be done through the use of externally mounted EPROM socket. Form-Fit-Function emulator programming is supported by a programming board included with the system. Comprehensive on-line help and diagnostics features reduce user's design and debug time. 8 hardware breakpoints (Address/range), 64k bytes of user memory, and break on external events are some of the other features offered.
Hewlett Packard model HP64775 Emulator/Analyzer providing in-system emulation for up to 30 MHz 1 waitstate is also available. Contact your local sales office for technical details and support.

Development Support (Continued)

\section*{DIAL-A-HELPER}

Dial-A-Helper is a service provided by the Microcontroller Applications group. Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

\section*{INFORMATION SYSTEM}

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found. The minimum require-
ment for accessing Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

\section*{Order P/N: MDS-DIAL-A-HLP}

Information system package contains:
DIAL-A-HELPER Users Manual
Public Domain Communications Software

\section*{FACTORY APPLICATIONS SUPPORT}

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MDS, he can leave messages on our electronic bulletin board, which we will respond to.
\begin{tabular}{|c|c|c|c|c|}
\hline Product & \begin{tabular}{l}
Order \\
Number
\end{tabular} & Description & Includes & Manual Number \\
\hline \multirow[t]{5}{*}{HPC16003/16083} & \begin{tabular}{l}
HPC-DEV-ISE1 \\
HPC-DEV-ISE1-E
\end{tabular} & HPC In-System Emulator HPC In-System Emulator for Europe and South East Asia & HPC MDS User's Manual MDS Comm User's Manual HPC Emulator Programmer User's Manual HPC16083/16004/16064 Manual & \[
\begin{aligned}
& 420420184-001 \\
& 424420188-001 \\
& 420421313-001 \\
& \\
& 424410897-001
\end{aligned}
\] \\
\hline & HPC-DEV-IBMA & Assembler/Linker/ Library Package for IBM PC/AT & HPC Assembler/Linker Librarian User's Manual & 424410836-001 \\
\hline & HPC-DEV-IBMC & \begin{tabular}{l}
C Compiler/Assembler/ \\
Linker/Library \\
Package for IBM PC/AT
\end{tabular} & \begin{tabular}{l}
HPC C Compiler User's Manual \\
HPC Assembler/Linker/Library User's Manual
\end{tabular} & \begin{tabular}{l}
424410883-0 \\
424410836-001
\end{tabular} \\
\hline & HPC-DEV-WDBC & \begin{tabular}{l}
Source Symbolic Debugger for IBM PC/AT \\
C Compiler/Assembler/ \\
Linker/Library \\
Package for IBM PC/AT
\end{tabular} & Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424420189-001 \\
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & \begin{tabular}{l}
HPC-DEV-SUNC \\
HPC-DEV-SUNDB
\end{tabular} & C Compiler/Assembler/ Linker Library Package for SUN SPARCstation Source/Symbolic Debugger for Sun SPARCstation C Compiler/Assembler/ Linker Library Package & HPC C Compiler User's Manual HCP Assembler/Linker/Library User's Manual Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline \multicolumn{5}{|l|}{COMPLETE SYSTEM} \\
\hline HPC16003/16083 & \begin{tabular}{l}
HPC-DEV-SYS1 \\
HPC-DEV-SYS1-E
\end{tabular} & HPC In-System Emulator with C Compiler/Assembler/Linker/Library and Source Symbolic Debugger Same for Europe and South East Asia & & \\
\hline
\end{tabular}

\footnotetext{
VAXTM UNIX will be supported in the near future. Contact field sales for more information.
}

Development Support (Continued)

> Voice: (408) 721-5582 Modem: (408) \(739-1162\) Baud: 300 or 1200 Baud Set-Up: Length: 8 -bit \(\quad\) Parity: None Stop Bit: 1   Operation: 24 hrs, 7 days


TL/DD/8801-32

\section*{Part Selection}

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC16083 has been generically used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.
```

HPC16083XXX/V 20

```

```

Package Type
$\mathrm{U}=$ Pin Grid Array (PGA) $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ Only)
$\mathrm{V}=$ Plastic Leaded Chip Carrier (PLCC) $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ Only)
$E L=$ Leaded Ceramic Chip Carrier (LDCC) $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ Only) $\mathrm{VF}=$ Plastic Quad Flat Pack (PQFP)
ROM Information
XXX / = customer masked ROM pattern no designator $=$ ROMless
ROM Size
$8=8 \mathrm{k}$ byte ROM
$0=$ ROMless device
Temperature
$4=$ Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$3=$ Industrial ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$2=$ Automotive $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$
$1=$ Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

```

FIGURE 30. HPC Family Part Numbering Scheme

\section*{Examples}

HPC46003V20 - ROMless, Commercial temp. \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.70^{\circ} \mathrm{C}\right)\), PLCC
HPC16083XXX/U20 - 8k masked ROM, Military temp. ( \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ), PGA
HPC26083XXX/V20 - 8k masked ROM, Automotive temp. \(\left(-40^{\circ} \mathrm{C}\right.\) to \(\left.+105^{\circ} \mathrm{C}\right)\), PLCC

\section*{HPC36164/46164, HPC36104/46104 High-Performance microController with A/D}

\section*{General Description}

The HPC46164 and HPC46104 are members of the HPCTM family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC46164 has 16k bytes of on-chip ROM. The HPC46104 has no on-chip ROM and is intended for use with external memory. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, ROM, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16 -bit timers with 4 input capture registers, vectored interrupts, WATCHDOGTM logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips. The term "HPC46164" is used throughout this datasheet to refer to the HPC46164 and HPC46104 devices unless otherwise specified.
The HPC46164 and HPC46104 have, as an on-board peripheral, an 8-channel 8-bit Analog-to-Digital Converter. This A/D converter can operate in a single-ended mode where the analog input voltage is applied across one of the eight input channels (D0-D7) and AGND. The A/D converter can also operate in differential mode where the analog input voltage is applied across two adjacent input channels. The A/D converter will convert up to eight channels in singleended mode and up to four channel pairs in differential mode.

The microCMOS process results in very low current drain and enables the user to select the optimum speed/power product for his system. The IDLE and HALT modes provide further current savings. The HPC is available only in an 80-pin PQFP package.

\section*{Features}
- HPC family-core features:
- 16-bit architecture, both byte and word
- 16-bit data bus, ALU, and registers
- 64k bytes of external direct memory addressing
- FAST-200 ns for fastest instruction when using 20.0 MHz clock, 134 ns at 30.0 MHz
- High code efficiency-most instructions are single byte
\(-16 \times 16\) multiply and \(32 \times 16\) divide
- Eight vectored interrupt sources
- Four 16-bit timer/counters with 4 synchronous outputs and WATCHDOG logic
- MICROWIRE/PLUS serial I/O interface
- CMOS—very low power with two power save modes: IDLE and HALT
- A/D-8-channel 8-bit analog-to-digital converter with conversion time
- Minimum \(7.5 \mu\) s for single conversion
- A/D-supports conversions in "quiet mode"
- UART-full duplex, programmable baud rate

■ Four additional 16 -bit timer/counters with pulse width modulated outputs
- Four input capture registers
- 52 general purpose I/O lines (memory mapped)

■ 16k bytes of ROM, 512 bytes of RAM on-chip
- ROMless version available (HPC46104)
- Commercial \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) and industrial \(\left(-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}\) ) temperature ranges

Block Diagram (HPC46164 with 16k RoM shown)


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
\begin{tabular}{lr} 
Total Allowable Source or Sink Current & 100 mA \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec. ) & \(300^{\circ} \mathrm{C}\)
\end{tabular}
\(V_{C C}\) with Respect to GND
-0.5 V to 7.0 V All Other Pins \(\quad\left(\mathrm{V}_{\mathrm{CC}}+0.5\right) \mathrm{V}\) to (GND - 0.5) V Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

\section*{DC Electrical Characteristics}
\(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46164/HPC46104, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36164/HPC36104
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Test Conditions & Min & Max & Units \\
\hline \multirow[t]{3}{*}{ICC1} & \multirow[t]{3}{*}{Supply Current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30 \mathrm{MHz}\) (Note 1) & & 65 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}\) (Note 1) & & 47 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}\) (Note 1) & & 15 & mA \\
\hline \multirow[t]{3}{*}{ICC2} & \multirow[t]{3}{*}{IDLE Mode Current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30 \mathrm{MHz}\) (Note 1) & & 5 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}\) (Note 1) & & 3 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}\) (Note 1) & & 1 & mA \\
\hline \multirow[t]{2}{*}{ICC3} & \multirow[t]{2}{*}{HALT Mode Current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}\) (Note 1) & & 300 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{in}}=0 \mathrm{kHz}\) (Note 1) & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

INPUT VOLTAGE LEVELS FOR SCHMITT TRIGGERED INPUTS \(\overline{\text { RESET, NMI, } \bar{W} \mathbf{F} ; \text { AND ALSO CKI }}\)
\begin{tabular}{l|l|l|l|l|l}
\hline \(\mathrm{V}_{\mathrm{IH} 1}\) & Logic High & & \(0.9 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(\mathrm{V}_{\mathrm{IL} 1}\) & Logic Low & & & \(0.1 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline
\end{tabular}

\section*{ALL OTHER INPUTS}
\begin{tabular}{|l|l|l|c|c|c}
\hline \(\mathrm{V}_{\mathrm{IH} 2}\) & Logic High (except Port D) & & \(0.7 \mathrm{~V}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}+0.3\) & V \\
\hline \(\mathrm{~V}_{\mathrm{IL} 2}\) & Logic Low (except Port D) & & \(\mathrm{GND}-0.3\) & \(0.2 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\mathrm{IH} 3}\) & Logic High (Port D Only) & & \(0.7 \mathrm{~V}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL} 3}\) & Logic Low (Port D Only) & & GND & \(0.2 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{I}_{\mathrm{LI} 1}\) & Input Leakage Current & \(\mathrm{V}_{\mathrm{IN}}=0\) and \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}\) & & \(\pm 2\) & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{I}_{\mathrm{LI} 2}\) & Input Leakage Current RDY//[LD, EXUI & \(\mathrm{V}_{\mathrm{IN}}=0\) & -3 & -50 & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{I}_{\mathrm{LI} 3}\) & Input Leakage Current B12 & \(\overline{\mathrm{RESET}}=0, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}\) & 0.5 & 7 & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{C}_{\mathrm{I}}\) & Input Capacitance & (Note 2) & & 10 & pF \\
\hline \(\mathrm{C}_{\mathrm{IO}}\) & I/O Capacitance & (Note 2) & & 20 & pF \\
\hline
\end{tabular}

\section*{OUTPUT VOLTAGE LEVELS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{\mathrm{OH} 1}\) & Logic High (CMOS) & \(\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}\) (Note 2) & \(\mathrm{V}_{\mathrm{CC}}-0.1\) & & V \\
\hline \(\mathrm{V}_{\mathrm{OL} 1}\) & Logic Low (CMOS) & \(\mathrm{IOH}^{\text {O }}=10 \mu \mathrm{~A}\) (Note 2) & & 0.1 & V \\
\hline VOH & \multirow[t]{2}{*}{Port A/B Drive, CK2
\[
\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)
\]} & \(\mathrm{IOH}=-7 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL} 2}\) & & \(\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH} 3}\) & \multirow[t]{2}{*}{Other Port Pin Drive, \(\overline{\mathrm{WO}}\) (open drain) \(\left(B_{0}-B_{9}, B_{13}, B_{14}, P_{0}-P_{3}\right)\)} & \(\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}\) (except \(\left.\overline{\mathrm{WO}}\right)\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\text {OL3 }}\) & & \(\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH} 4}\) & \multirow[t]{2}{*}{ST1 and ST2 Drive} & \(\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\text {OL4 }}\) & & \(\mathrm{IOL}=1.6 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH} 5}\) & \multirow[t]{2}{*}{Port \(A / B\) Drive \(\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)\) When Used as External Address/Data Bus} & \(\mathrm{IOH}^{\text {O }}=-1 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\text {OL5 }}\) & & \(\mathrm{IOL}^{2}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\text {RAM }}\) & RAM Keep-Alive Voltage & (Note 3) & 2.5 & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline loz & TRI-STATE® Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note 1: \(I_{C C 1}, I_{C C 2}, I_{C C 3}\) measured with no external drive ( \(I_{O H}\) and \(I_{O L}=0, I_{I H}\) and \(I_{I L}=0\) ). \(I_{C C 1}\) is measured with \(\overline{\operatorname{RESET}}=V_{S S}\). \(I_{C C 3}\) is measured with \(N M I=\)
\(V_{C C}\) and \(A / D\) inactive. CKI driven to \(V_{I H 1}\) and \(V_{I L 1}\) with rise and fall times less than \(10 \mathrm{~ns} . V_{\text {REF }}=A G N D=G N D\).
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is \(\mathbf{1 0 0 ~ m s}\).

\section*{20 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5.) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46164 and \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36164.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline \multirow{9}{*}{\[
\begin{aligned}
& \text { N } \\
& \text { O} \\
& \text { OU }
\end{aligned}
\]} & \(\mathrm{fc}_{\mathrm{C}}\) & CKI Operating Frequency & 2 & 20 & MHz & \\
\hline & \(\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}\) & CKI Clock Period & 50 & 500 & ns & \\
\hline & \({ }^{\text {t }}\) CKIH & CKI High Time & 22.5 & & ns & \\
\hline & \(\mathrm{t}_{\text {CKIL }}\) & CKI Low Time & 22.5 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f} C\) & CPU Timing Cycle & 100 & & ns & \\
\hline & \(\mathrm{t}_{\text {WAIT }}=\mathrm{t}_{\mathrm{C}}\) & CPU Wait State Period & 100 & & ns & \\
\hline & \(\mathrm{t}_{\text {DC1C2R }}\) & Delay of CK2 Rising Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \(\mathrm{t}_{\mathrm{DC1C2F}}\) & Delay of CK2 Falling Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \[
\begin{aligned}
& \mathbf{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8 \\
& \mathbf{f}_{\mathrm{MW}}
\end{aligned}
\] & \begin{tabular}{l}
External UART Clock Input Frequency \\
External MICROWIRE/PLUS Clock Input Frequency
\end{tabular} & & \[
\begin{aligned}
& 2.5^{*} \\
& 1.25 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{MHz} \\
& \mathrm{MHz}
\end{aligned}
\] & \\
\hline 年 & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs & 100 & 0.91 & \[
\mathrm{MHz}
\]
ns & \\
\hline \multirow[t]{3}{*}{} & tuws & MICROWIRE Setup Time Master Slave & \[
\begin{gathered}
100 \\
20
\end{gathered}
\] & & ns & \\
\hline & tuwh & MICROWIRE Hold Time Master Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & \begin{tabular}{l}
MICROWIRE Output Valid Time \\
Master \\
Slave
\end{tabular} & & \[
\begin{gathered}
50 \\
150 \\
\hline
\end{gathered}
\] & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {SALE }}=3 / 4 \mathrm{t}_{\mathrm{C}}+40\) & HLD Falling Edge before ALE Rising Edge & 115 & & ns & \\
\hline & \(t_{\text {HWP }}=t_{C}+10\) & HLD Pulse Width & 110 & & ns & \\
\hline & \(\mathrm{t}_{\text {HAE }}=\mathrm{t}_{\mathrm{C}}+100\) & HLDA Falling Edge after \(\overline{\text { HLD }}\) Falling Edge & & 200 & ns & (Note 3) \\
\hline & \(t_{\text {HAD }}=3 / 4 t_{C}+85\) & \(\overline{\text { HLDA }}\) Rising Edge after \(\overline{\text { HLD }}\) Rising Edge & & 160 & ns & \\
\hline & \(\mathrm{t}_{\mathrm{BF}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66\) & Bus Float after \(\overline{\text { HLDA }}\) Falling Edge & & 116 & ns & (Note 5) \\
\hline & \(t_{B E}=1 / 2 t_{C}+66\) & Bus Enable after HLDA Rising Edge & 116 & & ns & (Note 5) \\
\hline \multirow{10}{*}{} & tUAS & Address Setup Time to Falling Edge of URD & 10 & & ns & \\
\hline & tUAH & Address Hold Time from Rising Edge of URD & 10 & & ns & \\
\hline & \(\mathrm{t}_{\text {RPW }}\) & URD Pulse Width & 100 & & ns & \\
\hline & toe &  & 0 & 60 & ns & \\
\hline & tod & Rising Edge of URD to Output Data Invalid & 5 & 35 & ns & (Note 6) \\
\hline & \(t_{\text {DRDY }}\) & \(\overline{\text { RDRDY }}\) Delay from Rising Edge of URD & & 70 & ns & \\
\hline & \({ }^{\text {twDW }}\) & UWR Pulse Width & 40 & & ns & \\
\hline & tuds & Input Data Valid before Rising Edge of UWR & 10 & & ns & \\
\hline & \(t_{\text {UDH }}\) & Input Data Hold after Rising Edge of UWR & 20 & & ns & \\
\hline & \(t_{A}\) & WRRDY Delay from Rising Edge of UWR & & 70 & ns & \\
\hline
\end{tabular}
*This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.

20 MHz (Continued)

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5.) \(V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC 46164 and \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36164.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline \multirow{7}{*}{} & \(t_{\text {bCiALER }}\) & Delay from CKI Rising Edge to ALE Rising Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(t_{\text {dC1alef }}\) & Delay from CKI Rising Edge to ALE Falling Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(t_{\text {DC2ALER }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 45 & ns & (Note 2) \\
\hline & \(t_{\text {DC2ALEF }}=1 / 4 t_{C}+20\) & Delay from CK2 Falling Edge to ALE Falling Edge & & 45 & ns & (Note 2) \\
\hline & \(t_{L L}=1 / 2 t_{C}-9\) & ALE Pulse Width & 41 & & ns & \\
\hline & \(\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-7\) & Setup of Address Valid before ALE Falling Edge & 18 & & ns & \\
\hline & \(t_{V P}=1 / 4 t_{C}-5\) & Hold of Address Valid after ALE Falling Edge & 20 & & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {ARR }}=1 / 4 t_{C}-5\) & ALE Falling Edge to \(\overline{\text { RD }}\) Falling Edge & 20 & & ns & \\
\hline & \(t_{A C C}=t_{C}+W S-55\) & Data Input Valid after Address Output Valid & & 145 & ns & (Note 6) \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-65\) & Data Input Valid after \(\overline{\mathrm{RD}}\) Falling Edge & & 85 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 t_{C}+W S-10\) & \(\overline{\mathrm{RD}}\) Pulse Width & 140 & & ns & \\
\hline & \(t_{\text {DR }}=3 / 4 t_{C}-15\) & Hold of Data Input Valid after \(\overline{\mathrm{RD}}\) Rising Edge & 0 & 60 & ns & \\
\hline & \(t_{\text {RDA }}=t_{C}-15\) & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & 85 & & ns & \\
\hline \multirow[t]{4}{*}{} & \(t_{\text {ARW }}=1 / 2 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{W R}\) Falling Edge & 45 & & ns & \\
\hline & \(t_{W W}=3 / 4 t_{C}+W S-15\) & \(\overline{\text { WR Pulse Width }}\) & 160 & & ns & \\
\hline & \(t_{V}=1 / 2 t_{C}+W S-5\) & Data Output Valid before WR Rising Edge & 145 & & ns & \\
\hline & \(t_{H W}=1 / 4 t_{C}-5\) & Hoid of Data Valid after WR Rising Edge & 20 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & 75 & ns & \\
\hline & \(t_{\text {RWP }}=t_{C}\) & RDY Pulse Width & 100 & & ns & \\
\hline
\end{tabular}

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(\mathbf{5 0 \%}\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\mathrm{CKIR}}\) and \(\mathrm{t}_{\text {CKID }}\) ) on CKI input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: thAE is spec'd for case with HLD falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If FLD falling edge occurs later, thAE may be as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait states and ready input.
Note 4: WS (twait) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{tc}_{\mathrm{c}}=20 \mathrm{MHz}\), with one wait state programmed.

Note 5: Due to emulation restrictions-actual limits will be better.
Note 6: This is guaranteed by design and not tested.

\section*{A/D Converter Specifications}
\(V_{C C}=5 \mathrm{~V} \pm 10 \%\left(V_{S S}-0.05 \mathrm{~V}\right) \leq\) Any Input \(\leq\left(V_{C C}+0.05 \mathrm{~V}\right), \mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}\) and Prescalar \(=\mathrm{f}_{\mathrm{C}} / 12\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Resolution & & & & 8 & Bits \\
\hline Reference Voltage Input & AGND \(=0 \mathrm{~V}\) & 3 & & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline Absolute Accuracy & \[
\begin{aligned}
& V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5 \mathrm{~V}, \\
& V_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=5 \mathrm{~V} \text { and } \\
& V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4.5 \mathrm{~V}
\end{aligned}
\] & & & \(\pm 2\) & LSB \\
\hline Non-Linearity & \[
\begin{aligned}
& V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5 \mathrm{~V}, \\
& V_{C C}=5 \mathrm{~V}, V_{\text {REF }}=5 \mathrm{~V} \text { and } \\
& V_{C C}=4.5 \mathrm{~V}, V_{\text {REF }}=4.5 \mathrm{~V}
\end{aligned}
\] & & & \(\pm 1 / 2\) & LSB \\
\hline Differential Non-Linearity & \[
\begin{aligned}
& V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5 \mathrm{~V}, \\
& V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5 \mathrm{~V} \text { and } \\
& V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.5 \mathrm{~V}
\end{aligned}
\] & & & \(\pm 1 / 2\) & LSB \\
\hline Input Reference Resistance & & 1.6 & & 4.8 & \(\mathrm{k} \Omega\) \\
\hline Common Mode Input Range (Note 8) & & AGND & & \(\mathrm{V}_{\text {REF }}\) & V \\
\hline DC Common Mode Error & & & & \(\pm 1 / 4\) & LSB \\
\hline Off Channel Leakage Current & & & & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline On Channel Leakage Current & & & & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline A/D Clock Frequency (Note 8) & & 0.1 & & 1.67 & MHz \\
\hline Conversion Time (Note 7) & & 12.5 & & & A/D Clock Cycles \\
\hline
\end{tabular}

Note 7: Conversion Time includes sample and hold time. See following diagrams.
Note 8: See Prescalar description.

Timing Diagram


Note: The trigger condition generated by the start conversion method selected by the SC bits requires one CK2 to propagate through before the trigger condition is known. Once the trigger condition is known, the sample and hold will start at the next rising edge of ADCLK. The figure shows worst case.

\section*{30 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5 .) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 46164 / \mathrm{HPC} 46104,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16164/HPC16104.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline \multirow{9}{*}{\[
\begin{aligned}
& \text { 음 } \\
& \text { 응 }
\end{aligned}
\]} & \(\mathrm{f}_{\mathrm{C}}\) & CKI Operating Frequency & 2 & 30 & MHz & \\
\hline & \(\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}\) & CKI Clock Period & 33 & 500 & ns & \\
\hline & \(\mathrm{t}_{\text {CKIH }}\) & CKI High Time & 15 & & ns & \\
\hline & \(\mathrm{t}_{\text {CKIL }}\) & CKI Low Time & 16.6 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}\) & CPU Timing Cycle & 66 & & ns & \\
\hline & \(\mathrm{t}_{\text {WAIT }}=\mathrm{t}_{\mathrm{C}}\) & CPU Wait State Period & 66 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{DC1}} \mathrm{C} 2 \mathrm{R}\) & Delay of CK2 Rising Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \(\mathrm{t}_{\text {DC1C2F }}\) & Delay of CK2 Falling Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8 \\
& \mathrm{f}_{\mathrm{MW}}
\end{aligned}
\] & \begin{tabular}{l}
External UART Clock Input Frequency \\
External MICROWIRE/PLUS Clock Input Frequency
\end{tabular} & & \[
\begin{aligned}
& 3.75^{*} \\
& 1.875 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
\mathrm{MHz} \\
\mathrm{MHz} \\
\hline
\end{array}
\] & \\
\hline \(\stackrel{\text { ¢ }}{\text { ¢ }}\) & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & \begin{tabular}{l}
External Timer Input Frequency \\
Pulse Width for Timer Inputs
\end{tabular} & 66 & 1.36 & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns}
\end{gathered}
\] & \\
\hline \multirow[t]{3}{*}{} & tuws & MICROWIRE Setup Time Master Slave & \[
\begin{aligned}
& 100 \\
& 20
\end{aligned}
\] & & ns & \\
\hline & tuwh & MICROWIRE Hold Time Master Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & \begin{tabular}{l}
MICROWIRE Output Valid Time \\
Master \\
Slave
\end{tabular} & & \[
\begin{gathered}
50 \\
150
\end{gathered}
\] & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {SALE }}=3 / 4 t_{C}+40\) & HLD Falling Edge before ALE Rising Edge & 90 & & ns & \\
\hline & \(t_{\text {HWP }}=t_{C}+10\) & HLD Pulse Width & 76 & & ns & \\
\hline & \(t_{\text {HAE }}=\mathrm{t}_{\mathrm{c}}+85\) & HLDA Falling Edge after HLD Falling Edge & & 151 & ns & (Note 3) \\
\hline & \(t_{\text {HAD }}=3 / 4 t_{C}+85\) & HLDA Rising Edge after HLD Rising Edge & & 135 & ns & \\
\hline & \(t_{B F}=1 / 2 t_{C}+66\) & Bus Float after HLDA Falling Edge & & 99 & ns & (Note 5) \\
\hline & \(t_{B E}=1 / 2 t_{C}+66\) & Bus Enable after HLDA Rising Edge & 99 & & ns & (Note 5) \\
\hline \multirow{10}{*}{\[
\begin{aligned}
& \text { 읃 } \\
& \text { i } \\
& \frac{\square}{5}
\end{aligned}
\]} & tuas & Address Setup Time to Falling Edge of URD & 10 & & ns & \\
\hline & tuah & Address Hold Time from Rising Edge of URD & 10 & & ns & \\
\hline & \(\mathrm{t}_{\text {RPW }}\) & URD Pulse Width & 100 & & ns & \\
\hline & toe & URD Falling Edge to Output Data Valid & 0 & 60 & ns & \\
\hline & tob & Rising Edge of URD to Output Data Invalid & 5 & 35 & ns & (Note 6) \\
\hline & t \({ }_{\text {DRDY }}\) & \(\overline{\text { RDRDY }}\) Delay from Rising Edge of URD & & 70 & ns & \\
\hline & twDW & UWR Pulse Width & 40 & & ns & \\
\hline & tUDS & Input Data Valid before Rising Edge of UWR & 10 & & ns & \\
\hline & tudh & Input Data Hold after Rising Edge of UWR & 20 & & ns & \\
\hline & \(t_{\text {A }}\) & \(\overline{\text { WRRDY }}\) Delay from Rising Edge of UWR & & 70 & ns & \\
\hline
\end{tabular}
*This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.

\section*{30 MHz (Continued)}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5.) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 46164 / \mathrm{HPC} 46104,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16164/HPC16104.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline \multirow{7}{*}{} & \(t_{\text {dCiALER }}\) & Delay from CKI Rising Edge to ALE Rising Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(\mathrm{t}_{\text {dCiALEF }}\) & Delay from CKI Rising Edge to ALE Falling Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(t_{\text {DC2ALER }}=1 / 4 t_{C}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 37 & ns & (Note 2) \\
\hline & \(t_{\text {DC2ALEF }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & Delay from CK2 Falling Edge to ALE Falling Edge & & 37 & ns & (Note 2) \\
\hline & \(t_{L L}=1 / 2 t_{C}-9\) & ALE Pulse Width & 24 & & ns & \\
\hline & \(\mathrm{tST}^{\text {r }}=1 / 4 \mathrm{t} \mathrm{C}-7\) & Setup of Address Valid before ALE Falling Edge & 9 & & ns & \\
\hline & \(t_{V P}=1 / 4 t_{C}-5\) & Hold of Address Valid after ALE Falling Edge & 11 & & ns & \\
\hline \multirow{6}{*}{\[
\begin{aligned}
& \boldsymbol{y} \\
& \stackrel{0}{0} \\
& 0 \\
& \mathbf{O} \\
& \mathbf{Z} \\
& \mathbb{O}
\end{aligned}
\]} & \(t_{\text {ARR }}=1 / 4 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{\mathrm{RD}}\) Falling Edge & 11 & & ns & \\
\hline & \(t_{A C C}=t_{C}+W S-32\) & Data Input Valid after Address Output Valid & & 100 & ns & (Note 6) \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-39\) & Data Input Valid after \(\overline{\mathrm{RD}}\) Falling Edge & & 60 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 \mathrm{t}_{\mathrm{C}}+W S-14\) & \(\overline{\text { RD Pulse Width }}\) & 85 & & ns & \\
\hline & \(t_{\text {DR }}=3 / 4 \mathrm{t}_{\mathrm{C}}-15\) & Hold of Data Input Valid after \(\overline{R D}\) Rising Edge & 0 & 35 & ns & \\
\hline & \(t_{\text {RDA }}=t_{C}-15\) & Bus Enable after \(\overline{\text { RD }}\) Rising Edge & 51 & & ns & \\
\hline \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { a } \\
& \frac{0}{0} \\
& 0 \\
& 0 \\
& \pm \\
& \vdots
\end{aligned}
\]} & \(t_{\text {ARW }}=1 / 2 t_{C}-5\) & ALE Falling Edge to WR Falling Edge & 28 & & ns & \\
\hline & \(t_{W W}=3 / 4 t_{C}+W S-15\) & \(\overline{\text { WR Pulse Width }}\) & 101 & & ns & \\
\hline & \(\mathrm{t}_{V}=1 / 2 t_{C}+W S-5\) & Data Output Valid before \(\overline{\text { WR }}\) Rising Edge & 94 & & ns & \\
\hline & \(t_{\text {HW }}=1 / 4 \mathrm{t}_{\mathrm{C}}-10\) & Hold of Data Valid after WR Rising Edge & 7 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & 33 & ns & \\
\hline & \(\mathrm{t}_{\text {RWP }}=\mathrm{t}_{\mathrm{C}}\) & RDY Pulse Width & 66 & & ns & \\
\hline
\end{tabular}

Note: \(C_{L}=40 \mathrm{pF}\).
Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\text {CKIR }}\) and \(\mathrm{t}_{\mathrm{CKIL}}\) ) on CKI input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \(t_{H A E}\) is specified for case with \(\overline{H L D}\) falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If \(\overline{H L D}\) falling edge occurs later, \(t_{\text {HAE }}\) may be as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait states and ready input.
Note 4: WS ( \(\mathrm{t}_{\text {WAIT }}\) ) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{t}_{\mathrm{c}}=30 \mathrm{MHz}\), with one wait state programmed.
Note 5: Due to emulation restrictions-actual limits will be better.
Note 6: This is guaranteed by design and not tested.

\section*{CKI Input Signal Characteristics}


FIGURE 1. CKI Input Signal


Note: AC testing inputs are driven at \(V_{I H}\) for a logic " 1 " and \(V_{I L}\) for a logic " 0 ". Output timing measurements are made at \(V_{O H}\) for a logic " 1 " and \(V_{O L}\) for a logic " 0 ".

FIGURE 2. Input and Output for AC Tests

\section*{Timing Waveforms}


FIGURE 3. CKI, CK2, ALE Timing Diagram


FIGURE 5. Read Cycle

Timing Waveforms (Continued)


FIGURE 6. Ready Mode Timing


FIGURE 8. MICROWIRE Setup/Hold Timing

Timing Waveforms (Continued)


FIGURE 9. UPI Read Timing


FIGURE 10. UPI Write Timing

\section*{Pin Descriptions}

The HPC46164 is available only in an 80-pin PQFP package.

\section*{I/O PORTS}

Port A is a 16-bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory, port A is used as the multiplexed address/data bus.
Port \(B\) is a 16 -bit port with 12 bits of bidirectional I/O similar in structure to Port A. Pins B10, B11, B12 and B15 are general purpose outputs only in this mode. Port \(B\) may also be configured via a 16 -bit function register BFUN to individually allow each pin to have an alternate function.
\begin{tabular}{|c|c|c|}
\hline B0: & TDX & UART Data Output \\
\hline \multicolumn{3}{|l|}{B1:} \\
\hline B2: & CKX & UART Clock (Input or Output) \\
\hline B3: & T210 & Timer2 I/O Pin \\
\hline B4: & T310 & Timer3 I/O Pin \\
\hline B5: & SO & MICROWIRE/PLUS Output \\
\hline B6: & SK & MICROWIRE/PLUS Clock (Inpu \\
\hline B7: & HLDA & Hold Acknowledge Output \\
\hline B8: & TS0 & Timer Synchronous Output \\
\hline B9: & TS1 & Timer Synchronous Output \\
\hline 810: & UAO & Address 0 Input for UPI Mode \\
\hline B11: & WRRDY & Write Ready Output for UPI Mod \\
\hline \multicolumn{3}{|l|}{B12:} \\
\hline B13: & TS2 & Timer Synchronous Output \\
\hline B14: & TS3 & Timer Synchronous Output \\
\hline B15: & RDRDY & Read Ready Output for UPI Mod \\
\hline \multicolumn{3}{|l|}{When accessing external memory, four bits of por used as follows:} \\
\hline B10: & ALE & Address Latch Enable Output \\
\hline B11: & \(\overline{\mathrm{WR}}\) & Write Output \\
\hline B12: & HBE & High Byte Enable Output/Input (sampled at reset) \\
\hline B15: & \(\overline{\mathrm{RD}}\) & Read Output \\
\hline
\end{tabular}

Port I is an 8 -bit input port that can be read as general purpose inputs and is also used for the following functions:
IO:
11: \(\quad \mathrm{NMI} \quad\) Nonmaskable Interrupt Input
I2: INT2 Maskable Interrupt/Input Capture/URD
I3: INT3 Maskable Interrupt/Input Capture/UWR
14: INT4 Maskable Interrupt/Input Capture
15: SI MICROWIRE/PLUS Data Input
16: RDX
17: External Start A/D Conversion

Port \(D\) is an 8-bit input port that can be used as general purpose digital inputs or as analog channel inputs for the A/D converter. These functions of Port \(D\) are mutually exclusive and under the control of software.
Port \(P\) is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4 through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

\section*{POWER SUPPLY PINS}
\(V_{C C 1}\) and Positive Power Supply
\(V_{C C 2}\)
GND Ground for On-Chip Logic
DGND Ground for Output Buffers
Note: There are two electrically connected \(V_{C C}\) pins on the chip, GND and DGND are electrically isolated. Both \(V_{C C}\) pins and both ground pins must be used.

\section*{CLOCK PINS}

CKI The Chip System Clock Input
CKO The Chip System Clock Output (inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)
OTHER PINS
WO
This is an active low open drain output that signals an illegal situation has been detected by the WATCHDOG logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
ST2 Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycle).
RESET Active low input that forces the chip to restart and sets the ports in a TRI-STATE mode.
RDY/ \(\overline{\text { HLD }}\) Selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
\(V_{\text {REF }} \quad A / D\) converter reference voltage input.
EXM . External memory enable (active high) disables internal ROM and maps it to external memory.
El External interrupt with vector address FFF1:FFF0. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
EXUI External active low interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2.

\section*{Connection Diagram}


Top View
Order Number HPC46064XXX/F20, HPC46064XXX/F30, HPC46004VF20 or HPC46004VF30 See NS Package Number VF80B

\section*{Ports A \& B}

The highly flexible A and B ports are similarly structured. The Port A (see Figure 11) consists of a data register and a direction register. Port B (see Figures 12, 13 and 14) has an alternate function register in addition to the data and direction registers. All the control registers are read/write registers.
The associated direction registers allow the port pins to be individually programmed as inputs or outputs. Port pins selected as inputs, are placed in a TRI-STATE mode by resetting corresponding bits in the direction register.

A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have the same value, reading the pins returns the value of the data register.
Primary and secondary functions are multiplexed onto Port \(B\) through the alternate function register (BFUN). The secondary functions are enabled by setting the corresponding bits in the BFUN register.

Ports A \& B (Continued)


TL/DD/9682-13
FIGURE 11. Port A: I/O Structure



TL/DD/9682-15
FIGURE 13. Structure of Port B Pins B3, B4, B8, B9, B13 and B14 (Timer Synchronous Pins)


TL/DD/9682-16
FIGURE 14. Structure of Port B Pins B10, B11, B12 and B15 (Pins with Bus Control Roles)

\section*{Operating Modes}

To offer the user a variety of I/O and expanded memory options, the HPC46164 and HPC46104 have four operating modes. The ROMless HPC46104 has one mode of operation. The various modes of operation are determined by the state of both the EXM pin and the EA bit in the PSW register. The state of the EXM pin determines whether on-chip ROM will be accessed or external memory will be accessed within the address range of the on-chip ROM. The on-chip ROM range of the HPC46164 is C000 to FFFF (16k bytes). The HPC46104 has no on-chip ROM and is intended for use with external memory for program storage. A logic " 0 " state on the EXM pin will cause the HPC device to address onchip ROM when the Program Counter (PC) contains addresses within the on-chip ROM address range. A logic "1" state on the EXM pin will cause the HPC device to address memory that is external to the HPC when the PC contains on-chip ROM addresses. The EXM pin should always be pulled high (logic " 1 ") on the HPC46104 because no onchip ROM is available. The function of the EA bit is to determine the legal addressing range of the HPC device. A logic " 0 " state in the EA bit of the PSW register does two things-addresses are limited to the on-chip ROM range
and on-chip RAM and Register range, and the "illegal address detection" feature of the WATCHDOG logic is engaged. A logic " 1 " in the EA bit enables accesses to be made anywhere within the 64k byte address range and the "illegal address detection" feature of the WATCHDOG logic is disabled. The EA bit should be set to " 1 " by software when using the HPC46104 to disable the "illegal address detection" feature of WATCHDOG.

All HPC devices can be used with external memory. External memory may be any combination of RAM and ROM. Both 8 -bit and 16 -bit external data bus modes are available. Upon entering an operating mode in which external memory is used, port A becomes the Address/Data bus. Four pins of port \(B\) become the control lines ALE, \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) and HBE . The High Byte Enable pin (HBE) is used in 16-bit mode to select high order memory bytes. The \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) signals are only generated if the selected address is off-chip. The 8 -bit mode is selected by pulling HBE high at reset. If HBE is left floating or connected to a memory device chip select at reset, the 16 -bit mode is entered. The following sections describe the operating modes of the HPC46164 and HPC46104.

Note: The HPC devices use 16 -bit words for stack memory. Therefore, when using the 8 -bit mode, User's Stack must be in internal RAM.

\section*{HPC46164 Operating Modes}

\section*{SINGLE CHIP NORMAL MODE}

In this mode, the HPC46164 functions as a self-contained microcomputer (see Figure 15) with all memory (RAM and ROM) on-chip. It can address internal memory only, consisting of 16 k bytes of ROM (C000 to FFFF) and 512 bytes of on-chip RAM and Registers ( 0000 to 02FF). The "illegal address detection" feature of the WATCHDOG is enabled in the Single-Chip Normal mode and a WATCHDOG Output (WO) will occur if an attempt is made to access addresses that are outside of the on-chip ROM and RAM range of the device. Ports \(A\) and \(B\) are used for I/O functions and not for addressing external memory. The EXM pin and the EA bit of the PSW register must both be logic " 0 " to enter the SingleChip Normal mode.


TL/DD/9682-17

\section*{FIGURE 15. Single-Chip Mode}

\section*{EXPANDED NORMAL MODE}

The Expanded Normal mode of operation enables the HPC46164 to address external memory in addition to the
on-chip ROM and RAM (see Table I). WATCHDOG illegal address detection is disabled and memory accesses may be made anywhere in the 64 k byte address range without triggering an illegal address condition. The Expanded Normal mode is entered with the EXM pin pulled low (logic " 0 ") and setting the EA bit in the PSW register to " 1 ".

\section*{SINGLE-CHIP ROMLESS MODE}

In this mode, the on-chip mask programmed ROM of the HPC46164 is not used. The address space corresponding to the on-chip ROM is mapped into external memory so 16 k of external memory may be used with the HPC46164 (see Table I). The WATCHDOG circuitry detects illegal addresses (addresses not within the on-chip ROM and RAM range). The Single-Chip ROMless mode is entered when the EXM pin is pulled high (logic " 1 ") and the EA bit is logic " 0 ".

TABLE I. HPC46164 Operating Modes
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
Operating \\
Mode
\end{tabular}} & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Single-Chip Normal & 0 & 0 & C000:FFFF on-chip \\
\hline Expanded Normal & 0 & 1 & \begin{tabular}{c} 
C000:FFFF on-chip \\
0300:BFFF off-chip
\end{tabular} \\
\hline Single-Chip ROMless & 1 & 0 & C000:FFFF off-chip \\
\hline Expanded ROMless & 1 & 1 & 0300:FFFF off-chip \\
\hline
\end{tabular}

Note: In all operating modes, the on-chip RAM and Registers (0000:02FF) may be accessed.

\section*{EXPANDED ROMLESS MODE}

This mode of operation is similar to Single-Chip ROMless mode in that no on-chip ROM is used, however, a full 64k bytes of external memory may be used. The "illegal address detection" feature of WATCHDOG is disabled. The EXM pin must be pulled high (logic " 1 ") and the EA bit in the PSW register set to " 1 " to enter this mode.


FIGURE 16.8-Bit External Memory

HPC46164 Operating Modes (Continued)


TL/DD/9682-19
FIGURE 17. 16-Bit External Memory

\section*{HPC46104 Operating Modes}

\section*{EXPANDED ROMLESS MODE}

Because the HPC46104 has no on-chip ROM, it has only one mode of operation, the Expanded ROMless Mode. The EXM pin must be pulled high (logic " 1 ") on power up, the EA bit in the PSW register should be set to a " 1 ". The HPC46104 is a ROMless device and is intended for use with external memory. The external memory may be any combination of ROM and RAM. Up to 64 k bytes of external memory may be accessed. It is necessary to vector on reset to an address between C000 and FFFF, therefore the user should have external memory at these addresses. The EA bit in the PSW register must immediately be set to " 1 " at the beginning of the user's program to disable illegal address detection in the WATCHDOG logic.

TABLE II. HPC46104 Operating Modes
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Operating \\
Mode
\end{tabular} & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Expanded ROMless & 1 & 1 & 0300:FFFF off-chip \\
\hline
\end{tabular}

Note: The on-chip RAM and Registers (0000:02FF) of the HPC46104 may be accessed at all times.

\section*{Wait States}

The internal ROM can be accessed at the maximum operating frequency with one wait state. With 0 wait states, internal ROM accesses are limited to \(2 / 3\) fc max. The HPC46164 provides four software selectable Wait States that allow access to slower memories. The Wait States are selected by the state of two bits in the PSW register. Additionally, the RDY input may be used to extend the instruction cycle, allowing the user to interface with slow memories and peripherals.

\section*{Power Save Modes}

Two power saving modes are available on the HPC46164: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer TO are active but all other processor activities are stopped. In either mode, all on-board RAM, registers and I/O are unaffected.

\section*{HALT MODE}

The HPC46164 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities, including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC46164 are minimal and the applied voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The RESET input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

\section*{IDLE MODE}

The HPC46164 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer TO, is stopped. As with the HALT mode, the processor is returned to full operation by the RESET or NMI inputs, but without waiting for oscillator stabilization. A timer TO overflow will also cause the HPC46164 to resume normal operation.

\section*{HPC46164 Interrupts}

Complex interrupt handling is easily accomplished by the HPC46164's vectored interrupt scheme. There are eight possible interrupt sources as shown in Table III.

TABLE III. Interrupts
\begin{tabular}{|l|l|c|}
\hline \begin{tabular}{c} 
Vector \\
Address
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Interrupt \\
Source
\end{tabular}} & \begin{tabular}{c} 
Arbitration \\
Ranking
\end{tabular} \\
\hline FFFF:FFFE & RESET & 0 \\
\hline FFFD:FFFC & \begin{tabular}{l} 
Nonmaskable external on \\
rising edge of I1 pin
\end{tabular} & 1 \\
\hline FFFB:FFFA & External interrupt on I2 pin & 2 \\
\hline FFF9:FFF8 & External interrupt on I3 pin & 3 \\
\hline FFF7:FFF6 & External interrupt on I4 pin & 4 \\
\hline FFF5:FFF4 & Overflow on internal timers & 5 \\
\hline FFF3:FFF2 & \begin{tabular}{l} 
Internal on the UART \\
transmit/receive complete \\
or external on EXUI \\
or A/D converter
\end{tabular} & 6 \\
\hline FFF1:FFF0 & \begin{tabular}{l} 
External interrupt on El pin
\end{tabular} & 7 \\
\hline
\end{tabular}

\section*{Interrupt Arbitration}

The HPC46164 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously. The arbitration ranking is given in Table III. The interrupt on Reset has the highest rank and is serviced first.

\section*{Interrupt Processing}

Interrupts are serviced after the current instruction is completed except for the RESET, which is serviced immediately. RESET and EXUI are level-LOW-sensitive interrupts and EI is programmable for edge-(RISING or FALLING) or level(HIGH or LOW) sensitivity. All other interrupts are edge-sensitive. NMI is positive-edge sensitive. The external interrupts on \(\mathrm{I} 2, \mathrm{I} 3\) and I 4 can be software selected to be rising or falling edge. External interrupt (EXUI) is shared with the onboard UART. The EXUI interrupt is level-LOW-sensitive. To select this interrupt, disable the ERI and ETI UART interrupts by resetting these enable bits in the ENUI register. To select the on-board UART interrupt, leave this pin floating.

\section*{Interrupt Control Registers}

The HPC46164 allows the various interrupt sources and conditions to be programmed. This is done through the various control registers. A brief description of the different control registers is given below.

\section*{INTERRUPT ENABLE REGISTER (ENIR)}

RESET and the External Interrupt on I1 are non-maskable interrupts. The other interrupts can be individually enabled
or disabled. Additionally, a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collectively enabled or disabled. Thus, in order for a particular interrupt to request service, both the individual enable bit and the Global Interrupt bit (GIE) have to be set.

\section*{INTERRUPT PENDING REGISTER (IRPD)}

The IRPD register contains a bit allocated for each interrupt vector. The occurrence of specified interrupt trigger conditions causes the appropriate bit to be set. There is no indication of the order in which the interrupts have been received. The bits are set independently of the fact that the interrupts may be disabled. IRPD is a Read/Write register. The bits corresponding to the maskable, external interrupts are normally cleared by the HPC46164 after servicing the interrupts.
For the interrupts from the on-board peripherals, the user has the responsibility of resetting the interrupt pending flags through software.
The NMI bit is read only and \(\mathrm{I} 2, \mathrm{I} 3\), and I 4 are designed as to only allow a zero to be written to the pending bit (writing a one has no affect). A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register. This allows a mask to be used, thus ensuring that the other pending bits are not affected.

\section*{INTERRUPT CONDITION REGISTER (IRCD)}

Three bits of the register select the input polarity of the external interrupt on \(\mathrm{I2}, \mathrm{I3}\), and I 4 .

\section*{Servicing the Interrupts}

The Interrupt, once acknowledged, pushes the program counter (PC) onto the stack thus incrementing the stack pointer (SP) twice. The Global Interrupt Enable bit (GIE) is copied into the CGIE bit of the PSW register; it is then reset, thus disabling further interrupts. The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point. At the end of the interrupt service routine, the user does a RETI instruction to pop the stack and re-enable interrupts if the CGIE bit is set, or RET to just pop the stack if the CGIE bit is clear, and then returns to the main program. The GIE bit can be set in the interrupt service routine to nest interrupts if desired. Figure 18 shows the Interrupt Enable Logic.

\section*{Reset}

The \(\overline{\text { RESET }}\) input initializes the processor and sets ports \(A\) and \(B\) in the TRI-STATE condition and Port \(P\) in the LOW state. \(\overline{\text { RESET }}\) is an active-low Schmitt trigger input. The processor vectors to FFFF:FFFE and resumes operation at the address contained at that memory location (which must correspond to an on board location). The Reset vector address must be between COOO and FFFF when using the HPC46104.


\section*{Timer Overview}

The HPC46164 contains a powerful set of flexible timers enabling the HPC46164 to perform extensive timer functions not usually associated with microcontrollers. The HPC46164 contains nine 16 -bit timers. Timer TO is a freerunning timer, counting up at a fixed \(\mathrm{CKI} / 16\) (Clock Input/ 16) rate. It is used for WATCHDOG logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer TO permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. A control bit in the register TMMODE configures timer T1 and its associated register R1 as capture registers I3CR and I2CR. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer T0 when specific events occur on the interrupt pins \(\mathrm{I} 2, \mathrm{I} 3\), and I 4 . The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt (see Figure 19).


FIGURE 19. Timers T0, T1 and T8 with Four Input Capture Registers
The HPC46164 provides an additional 16-bit free running timer, T8, with associated input capture register EICR (External Interrupt Capture Register) and Configuration Register, EICON. EICON is used to select the mode and edge of the EI pin. EICR is a 16 -bit capture register which records
the value of \(\mathrm{T8}\) (which is identical to TO ) when a specific event occurs on the El pin.
The timers T2 and T3 have selectable clock rates. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/ counter. The control register DIVBY programs the clock input to timers T2 and T3 (see Figure 20).
The timers T1 through T7 in conjunction with their registers form Timer-Register pairs. The registers hold the pulse duration values. All the Timer-Register pairs can be read from or written to. Each timer can be started or stopped under software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.

\section*{SYNCHRONOUS OUTPUTS}

The flexible timer structure of the HPC46164 simplifies pulse generation and measurement. There are four synchronous timer outputs (TS0 through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 20).


TL/DD/9682-22
FIGURE 20. Timers T2-T3 Block

\section*{Timer Overview (Continued)}

Timer/register pairs 4-7 form four identical units which can generate synchronous outputs on port \(P\) (see Figure 21). Maximum output frequency for any timer output can be obtained by setting timer/register pair to zero. This then will produce an output frequency equal to \(1 / 2\) the frequency of the source used for clocking the timer.


TL/DD/9682-23
FIGURE 21. Timers T4-T7 Block

\section*{Timer Registers}

There are four control registers that program the timers. The divide by (DIVBY) register programs the clock input to timers T2 and T3. The timer mode register (TMMODE) contains control bits to start and stop timers T1 through T3. It also contains bits to latch, acknowledge and enable interrupts from timers T0 through T3. The control register PWMODE similarly programs the pulse width timers T4 through T7 by allowing them to be started, stopped, and to latch and enable interrupts on underflows. The PORTP register contains bits to preset the outputs and enable the synchronous timer output functions.

\section*{Timer Applications}

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC46164.
Frequencies can be generated by using the timer/register pairs. A square wave is generated when the register value is a constant. The duty cycle can be controlled simply by changing the register value.


TL/DD/9682-24
FIGURE 22. Square Wave Frequency Generation

Synchronous outputs based on Timer T2 can be generated on the 4 outputs TSO-TS3. Each output can be individually programmed to toggle on T2 underflow. Register R2 contains the time delay between events. Figure 23 is an example of synchronous pulse train generation.


FIGURE 23. Synchronous Pulse Generation

\section*{WATCHDOG Logic}

The WATCHDOG Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the WATCHDOG logic are potentially infinite loops and illegal addresses. Should the WATCHDOG register not be written to before Timer T0 overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. An illegal condition also occurs when the processor generates an illegal address when in the Single-Chip modes.* Any illegal condition forces the WATCHDOG Output ( \(\overline{\mathrm{WO})}\) ) pin low. The \(\overline{W O}\) pin is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic.
*Note: See Operating Modes for details.

\section*{MICROWIRE/PLUS}

MICROWIRE/PLUS is used for synchronous serial data communications (see Figure 24). MICROWIRE/PLUS has an 8-bit parallel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.
The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMs).

\section*{MICROWIRE/PLUS \\ (Continued)}


TL/DD/9682-26
FIGURE 24. MICROWIRE/PLUS

\section*{MICROWIRE/PLUS Operation}

The HPC46164 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC46164 is the master or slave. The shift clock is generated when the HPC46164 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC46164 is configured as a slave. When the HPC46164 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 14 se-
lectable binary steps or T3 underflow from 153 Hz to 1.25 MHz with CKI at 20.0 MHz .

The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock. Serial data on the SI pin is clocked in on the rising edge of the SK clock.

\section*{MICROWIRE/PLUS Application}

Figure 25 illustrates a MICROWIRE/PLUS arrangement for an automotive application. The microcontroller-based system could be used to interface to an instrument cluster and various parts of the automobile. The diagram shows two HPC46164 microcontrollers interconnected to other MICROWIRE peripherals. HPC46164 \#1 is set up as the master and initiates all data transfers. HPC46164 \#2 is set up as a slave answering to the master.
The master microcontroller interfaces the operator with the system and could also manage the instrument cluster in an automotive application. Information is visually presented to the operator by means of an LCD display controlled by the COP472 display driver. The data to be displayed is sent serially to the COP472 over the MICROWIRE/PLUS link. Data such as accumulated mileage could be stored and retrieved from the EEPROM COP494. The slave HPC46164 could be used as a fuel injection processor and generate timing signals required to operate the fuel valves. The master processor could be used to periodically send updated values to the slave via the MICROWIRE/PLUS link. To speed up the response, chip select logic is implemented by connecting an output from the master to the external interrupt input on the slave.


FIGURE 25. MICROWIRE/PLUS Application
\(\qquad\)

\section*{HPC46164 UART}

The HPC46164 contains a software programmable UART. The UART (see Figure 26) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register. The baud rate may be selected from a range of 8 Hz to 128 kHz in binary steps or T3 underflow. By selecting a 9.83 MHz crystal, all standard baud rates from 75 baud to 38.4 kBaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source.
The HPC46164 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

\section*{UART Wake-up Mode}

The HPC46164 UART features a Wake-up Mode of operation. This mode of operation enables the HPC46164 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1 . Data in the message is specified by having the ninth bit in the data frame reset to 0 .
The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC46164 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.


FIGURE 26. UART Block Diagram

\section*{A/D Converter}

The HPC46164 has an on-board eight-channel 8-bit Analog to Digital converter. Conversion is peformed using a successive approximation technique. The A/D converter cell can operate in single-ended mode where the input voltage is applied across one of the eight input channels (D0-D7) and AGND or in differential mode where the input voltage is applied across two adjacent input channels. The A/D converter will convert up to eight channels in single-ended mode and up to four channel-pairs in differential mode.

\section*{OPERATING MODES}

The operating modes of the converter are selected by 4 bits called ADMODE (CR2.4-7) see Table IV. Associated with the eight input channels in single-ended mode are eight result registers, one for each channel. The A/D converter can be programmed by software to convert on any specific channel storing the result in the result register associated with that channel. It can also be programmed to stop after one conversion or to convert continuously. If a brief history of the signal on any specific input channel is required, the converter can be programmed to convert on that channel and store the consecutive results in each of the result registers before stopping. As a final configuration in single-ended mode, the converter can be programmed to convert the signal on each input channel and store the result in its associated result register continuously.
Associated with each even-odd pair of input channels in differential mode of operation are four result register-pairs. The A/D converter performs two conversions on the selected pair of input channels. One conversion is performed assuming the positive connection is made to the even channel and the negative connection is made to the following odd channel. This result is stored in the result register associated with the even channel. Another conversion is performed assuming the positive connection is made to the odd channel and the negative connection is made to the preceding even channel. This result is stored in the result register associated with the odd channel. This technique does not require that the programmer know the polarity of the input signal. If the even channel result register is nonzero (meaning the odd channel result register is zero), then the input signal is positive with respect to the odd channel. If the odd channel result register is non-zero (meaning the even channel result register is zero), then the input signal is positive with respect to the even channel.
The same operating modes for single-ended operation also apply when the inputs are taken from channel-pairs in differential mode. The programmer can configure the A/D to con-
vert on any selected channel-pair and store the result in its associated result register-pair then stop. The A/D can also be programmed to do this continuously. Conversion can also be done on any channel-pair storing the result into four result register-pairs for a history of the differential input. Finally, all input channel-pairs can be converted continuously. The final mode of operation suppresses the external address/data bus activity during the single conversion modes. These quiet modes of operation utilize the RDY function of the HPC Core to insert wait states in the instruction being executed in order to limit digital noise in the environment due to external bus activity when addressing external memory. The overall effect is to increase the accuracy of the A/D.

\section*{CONTROL}

The conversion clock supplied to the A/D converter can be selected by three bits in CR1 used as a prescaler on CKI. These bits can be used to ensure that the A/D is clocked as fast as possible when different external crystal frequencies are used. Controlling the starting of conversion cycles in each of the operating modes can be done by four different methods. The method is selected by two bits called SC (CR3.0-1). Conversion cycles can be initiated through software by resetting a bit in a control register, through hardware by an underflow of Timer T2, or externally by a rising or falling edge of a signal input on 17 .

\section*{INTERRUPTS}

The A/D converter can interrupt the HPC when it completes a conversion cycle if one of the noncontinuous modes has been selected. If one of the cycle modes was selected, then the converter will request an interrupt after eight conversions. If one of the one-shot modes was selected, then the converter will request an interrupt after every conversion. When this interrupt is generated, the HPC vectors to the onboard peripheral interrupt vector location at address FFF2. The service routine must then determine if the A/D converter requested the interrupt by checking the A/D done flag which doubles as the A/D interrupt pending flag.

\section*{Analog Input and Source Resistance Considerations}

Figure 27 shows the A/D pin model for the HPC46164 in single ended mode. The differential mode has similar A/D pin model. The leads to the analog inputs should be kept as short as possible. Both noise and digital clock coupling to an A/D input can cause conversion errors. The clock lead should be kept away from the analog input line to reduce coupling. The A/D channel input pins do not have any internal output driver circuitry connected to them because this circuitry would load the analog input singals due to output buffer leakage current.


TL/DD/9682-12

\footnotetext{
*The analog switch is closed only during the sample time.
}

FIGURE 27. Port D Input Structure

\section*{A/D Converter (Continued)}

TABLE IV. A/D Operating Modes
\begin{tabular}{|l|l|}
\hline Mode 0 & \begin{tabular}{l} 
Single-ended, single channel, single result \\
register, one-shot (default value on power-up)
\end{tabular} \\
\hline Mode 1 & \begin{tabular}{l} 
Single-ended, single channel, single result \\
register, continuous
\end{tabular} \\
\hline Mode 2 & \begin{tabular}{l} 
Single-ended, single channel, multiple result \\
registers, stop after 8
\end{tabular} \\
\hline Mode 3 & \begin{tabular}{l} 
Single-ended, multiple channel, multiple result \\
registers, continuous
\end{tabular} \\
\hline Mode 4 & \begin{tabular}{l} 
Differential, single channel-pair, single result \\
register-pair, one-shot
\end{tabular} \\
\hline Mode 5 & \begin{tabular}{l} 
Differential, single channel-pair, single result \\
register-pair, continuous
\end{tabular} \\
\hline Mode 6 & \begin{tabular}{l} 
Differential, single channel-pair, multiple result \\
register-pairs, stop after 4 pairs
\end{tabular} \\
\hline Mode 7 & \begin{tabular}{l} 
Differential, multiple channel-pair, multiple \\
result register-pairs, continuous
\end{tabular} \\
\hline Mode 8 & \begin{tabular}{l} 
Single-ended, single channel, single result \\
register, one-shot (default value on power- \\
up), quiet address/data bus
\end{tabular} \\
\hline Mode C & \begin{tabular}{l} 
Differential, single channel-pair, single result \\
register-pair, one-shot, quiet address/data bus
\end{tabular} \\
\hline
\end{tabular}

\section*{Universal Peripheral Interface}

The Universal Peripheral Interface (UPI) allows the HPC46164 to be used as an intelligent peripheral to another processor. The UPI could thus be used to tightly link two HPC46164's and set up systems with very high data exchange rates. Another area of application could be where an HPC46164 is programmed as an intelligent peripheral to a host system such as the Series \(32000^{\circ}\) microprocessor. Figure 28 illustrates how an HPC46164 could be used as an intelligent peripherial for a Series 32000-based application.
The interface consists of a Data Bus (port A), a Read Strobe (URD), a Write Strobe (UWR), a Read Ready Line ( \(\overline{\mathrm{RDRDY}}\) ), a Write Ready Line (WRRDY) and one Address Input (UAO). The data bus can be either eight or sixteen bits wide.
The URD and UWR inputs may be used to interrupt the HPC46164. The RDRDY and WRRDY outputs may be used to interrupt the host processor.
The UPI contains an Input Buffer (IBUF), an Output Buffer (OBUF) and a Control Register (UPIC). In the UPI mode, port A on the HPC46164 is the data bus. UPI can only be used if the HPC46164 is in the Single-Chip mode.


FIGURE 28. HPC46164 as a Peripheral: (UPI Interface to Series 32000 Application)

\section*{Shared Memory Support}

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block. The HPC46164 supports shared memory access with two pins. The pins are the RDY/HLD input pin and the HLDA output pin. The user can software select either the Hold or Ready function by the state of a control bit. The HLDA output is multiplexed onto port B.
The host uses DMA to interface with the HPC46164. The host initiates a data transfer by activating the HLD input of
the HPC46164. In response, the HPC46164 places its system bus in a TRI-STATE Mode, freeing it for use by the host. The host waits for the acknowledge signal ( \(\overline{H L D A}\) ) from the HPC46164 indicating that the sytem bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC46164 resumes normal operations.
To insure proper operation, the interface logic shown is recommended as the means for enabling and disabling the user's bus. Figure 29 illustrates an application of the shared memory interface between the HPC46164 and a Series 32000 system.


TL/DD/9682-31
FIGURE 29. Shared Memory Application: HPC46164 Interface to Series 32000 System

\section*{Memory}

The HPC46164 has been designed to offer flexibility in memory usage. A total address space of 64 kbytes can be addressed with 16 kbytes of ROM and 512 bytes of RAM available on the chip itself. The ROM may contain program instructions, constants or data. The ROM and RAM share the same address space allowing instructions to be executed out of RAM.
Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed
directly by instructions or indirectly through the \(\mathrm{B}, \mathrm{X}\) and SP registers. Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC46164 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The HPC46164 memory address space extends to 64 kbytes and registers and I/O are mapped as shown in Table V.

TABLE V. HPC46164 Memory Map
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
FFFF:FFFO \\
FFEF:FFDO \\
FFCF:FFCE \\
E001:C000
\end{tabular} & Interrupt Vectors JSRP Vectors \}On-Chip ROM* & \multirow[t]{2}{*}{USER MEMORY} \\
\hline \[
\begin{array}{|c|}
\hline \text { BFFF:BFFE } \\
\vdots \\
0301: 0300
\end{array}
\] & \} External Expansion & \\
\hline \[
\begin{gathered}
\text { 02FF:02FE } \\
\vdots \\
01 \mathrm{C} 1: 01 \mathrm{C} 0
\end{gathered}
\] & \} On-Chip RAM & USER RAM \\
\hline 0195:0194 & WATCHDOG Address & WATCHDOG Logic \\
\hline 0192 & TOCON Register & \multirow{10}{*}{Timer Block T0:T3} \\
\hline 0191:0190 & TMMODE Register & \\
\hline 018F:018E & DIVBY Register & \\
\hline 018D:018C & T3 Timer & \\
\hline 018B:018A & R3 Register & \\
\hline 0189:0188 & T2 Timer & \\
\hline 0187:0186 & R2 Register & \\
\hline 0185:0184 & I2CR Register/ R1 & \\
\hline 0183:0182 & I3CR Register/ T1 & \\
\hline 0181:0180 & 14CR Register & \\
\hline 015E:015F & EICR & \multirow{12}{*}{Timer Block T4:T7} \\
\hline 015C & EICON & \\
\hline 0153:0152 & Port P Register & \\
\hline 0151:0150 & PWMODE Register & \\
\hline 014F:014E & R7 Register & \\
\hline 014D:014C & T7 Timer & \\
\hline 014B:014A & R6 Register & \\
\hline 0149:0148 & T6 Timer & \\
\hline 0147:0146 & R5 Register & \\
\hline 0145:0144 & T5 Timer & \\
\hline 0143:0142 & R4 Register & \\
\hline 0141:0140 & T4 Timer & \\
\hline 0128 & ENUR Register & \multirow{5}{*}{UART} \\
\hline 0126 & TBUF Register & \\
\hline 0124 & RBUF Register & \\
\hline 0122 & ENUI Register & \\
\hline 0120 & ENU Register & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
011F:011E \\
011D:011C \\
011B:011A \\
0119:0118 \\
0117:0116 \\
0115:0114 \\
0113:0112 \\
0111:0110 \\
0106
\end{tabular} & A/D Result Register 7 A/D Result Register 6 A/D Result Register 5 A/D Result Register 4 A/D Result Register 3 A/D Result Register 2 A/D Result Register 1 A/D Result Register 0 A/D Control Register 3 & A to D Registers \\
\hline 0104 & Port D Input Register & \\
\hline \[
\begin{aligned}
& 0102 \\
& 0100 \\
& \hline
\end{aligned}
\] & A/D Control Register 2 A/D Control Register 1 & A to D Registers \\
\hline \[
\begin{aligned}
& \text { 00F5:00F4 } \\
& \text { 00F3:00F2 } \\
& \text { 00F1:00F0 }
\end{aligned}
\] & BFUN Register DIR B Register DIR A Register / IBUF & PORTS A \& B CONTROL \\
\hline 00E6 & UPIC Register & UPI CONTROL \\
\hline \[
\begin{aligned}
& \text { 00E3:00E2 } \\
& \text { 00E1:00E0 }
\end{aligned}
\] & \begin{tabular}{l}
Port B \\
Port A / OBUF
\end{tabular} & PORTS A \& B \\
\hline \[
\begin{aligned}
& \text { O0DE } \\
& \text { 00DD:00DC } \\
& \text { 00D8 } \\
& \text { 00D6 } \\
& \text { 00D4 } \\
& \text { 00D2 } \\
& \text { 00D0 }
\end{aligned}
\] & \begin{tabular}{l}
Reserved \\
HALT Enable Register \\
Port I Input Register \\
SIO Register \\
IRCD Register \\
IRPD Register \\
ENIR Register
\end{tabular} & PORT CONTROL \& INTERRUPT CONTROL REGISTERS \\
\hline \begin{tabular}{l}
00CF:00CE \\
00CD:00CC \\
00CB:00CA \\
00С9:00C8 \\
00C7:00C6 \\
00C5:00C4 \\
00С3:00C2 \\
00C0
\end{tabular} & X Register B Register K Register A Register PC Register SP Register Reserved PSW Register & HPC CORE REGISTERS \\
\hline \[
\begin{array}{|c|}
\hline 00 \mathrm{BF}: 00 \mathrm{BE} \\
\vdots \\
0001: 0000
\end{array}
\] & On-Chip RAM & USER RAM \\
\hline
\end{tabular}
*Note: The HPC46164 On-Chip ROM is on addresses C000:FFFF and the External Expansion Memory is 0300:BFFF. The HPC46104 have no On-Chip ROM, External Memory is 0300:FFFF.

\section*{Design Considerations}

Designs using the HPC family of 16 -bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to \(\mathrm{V}_{\mathrm{CC}}\) or ground, either through a resistor or directly. Unlike the inputs, unused output should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.
- Keep \(\mathrm{V}_{\mathrm{CC}}\) bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tan talum capacitor of at least \(1 \mu \mathrm{~F}\) and bypass their outputs with a \(10 \mu \mathrm{~F}\) to \(50 \mu \mathrm{~F}\) tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a \(10 \mu \mathrm{~F}\) to \(20 \mu \mathrm{~F}\) tantalum electrolytic capacitor or a \(50 \mu \mathrm{~F}\) to \(100 \mu \mathrm{~F}\) aluminum electrolytic capacitor to decouple the \(\mathrm{V}_{\mathrm{CC}}\) bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.
A recommended crystal oscillator circuit to be used with the HPC is shown in Figure 30. See table for recommended component values. The recommended values given in Table VI have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within " 1 " distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC and the case of the crystal.

It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a \(V_{C C}\) and ground plane that provide low inductance power lines to the
chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A \(1.0 \mu \mathrm{~F}, \mathrm{a} 0.1 \mu \mathrm{~F}\), and a \(0.001 \mu \mathrm{~F}\) dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

TABLE VI. HPC Oscillator Table
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
XTAL \\
Freq \\
(MHz)
\end{tabular} & \(\mathbf{R}_{\mathbf{1}}(\Omega)\) \\
\hline\(\leq 2\) & 1500 \\
\hline 4 & 1200 \\
\hline 6 & 910 \\
\hline 8 & 750 \\
\hline 10 & 600 \\
\hline 12 & 470 \\
\hline 14 & 390 \\
\hline 16 & 300 \\
\hline 18 & 220 \\
\hline 20 & 180 \\
\hline 22 & 150 \\
\hline 24 & 120 \\
\hline 26 & 100 \\
\hline 28 & 75 \\
\hline 30 & 62 \\
\hline
\end{tabular}
\(\mathrm{R}_{\mathrm{F}}=3.3 \mathrm{M} \Omega\)

\(\mathrm{C}_{1}=27 \mathrm{pF}\)
TL/DD/9682-41
\(\mathrm{C}_{2}=33 \mathrm{~F}\)
XTAL Specifications: The crystal used was an M-TRON Industries MP-1 Series XTAL. "AT" cut, parallel resonant
\(\mathrm{C}_{\mathrm{L}}=18 \mathrm{pF}\)
Series Resistance is
\(25 \Omega\) @ 25 MHz
\(40 \Omega\) @ 10 MHz
\(600 \Omega\) © 2 MHz
FIGURE 30. Recommended Crystal Circuit

\section*{HPC46164 CPU}

The HPC46164 CPU has a 16 -bit ALU and six 16-bit registers:

\section*{Arithmetic Logic Unit (ALU)}

The ALU is 16 bits wide and can do 16-bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle. The ALU can also output the carry bit to a 1-bit C register.

\section*{HPC46164 CPU (Continued)}

\section*{Accumulator (A) Register}

The 16 -bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

\section*{Address ( B and X ) Registers}

The 16 -bit \(B\) and \(X\) registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

\section*{Boundary (K) Register}

The 16 -bit \(K\) register is used to set limits in repetitive loops of code as register B sequences through data memory.
Stack Pointer (SP) Register
The 16-bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits.
Program (PC) Register
The 16-bit PC register addresses program memory.

\section*{Addressing Modes}

\section*{ADDRESSING MODES-ACCUMULATOR AS DESTINATION \\ Register Indirect}

This is the "normal" mode of addressing for the HPC46164 (instructions are single-byte). The operand is the memory addressed by the B register (or X register for some instructions).

\section*{Direct}

The instruction contains an 8-bit or 16 -bit address field that directly points to the memory for the operand.

\section*{Indirect}

The instruction contains an 8 -bit address field. The contents of the WORD addressed points to the memory for the operand.

\section*{Indexed}

The instruction contains an 8 -bit address field and an 8 - or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.
Immediate
The instruction contains an 8 -bit or 16 -bit immediate field that is used as the operand.
Register Indirect (Auto Increment and Decrement)
The operand is the memory addressed by the X register. This mode automatically increments or decrements the \(X\) register (by 1 for bytes and by 2 for words).

\section*{Register Indirect (Auto Increment and Decrement)} with Conditional Skip
The operand is the memory addressed by the B register. This mode automatically increments or decrements the \(B\) register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if \(B\) goes past \(K\).

\section*{ADDRESSING MODES-DIRECT MEMORY AS DESTINATION}

\section*{Direct Memory to Direct Memory}

The instruction contains two 8 - or 16 -bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.

\section*{Immediate to Direct Memory}

The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.

\section*{Double Register Indirect Using the B and X Registers}

Used only with Reset, Set and IF bit instructions; a specific bit within the 64 kbyte address range is addressed using the \(B\) and \(X\) registers. The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the \(X\) register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register X .
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & Add & MA + Meml \(\rightarrow\) MA carry \(\rightarrow\) C \\
\hline ADC & Add with carry & \(\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow\) MA carry \(\rightarrow \mathrm{C}\) \\
\hline ADDS & Add short imm8 & \(A+\mathrm{imm8} \rightarrow \mathrm{~A} \quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline DADC & Decimal add with carry & \(\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow \mathrm{MA}\) (Decimal) \(\quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline SUBC & Subtract with carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA \(\quad\) carry \(\rightarrow C\) \\
\hline DSUBC & Decimal subtract w/carry & MA - Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow\) C \\
\hline MULT & Multiply (unsigned) & \(\mathrm{MA}^{*}\) Meml \(\rightarrow\) MA \& X, \(0 \rightarrow \mathrm{~K}, \mathrm{O} \rightarrow \mathrm{C}\) \\
\hline DIV & Divide (unsigned) & MA/Meml \(\rightarrow\) MA, rem. \(\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIVD & Divide Double Word (unsigned) & \(X \& M A / M e m l \rightarrow M A, r e m \rightarrow X, 0 \rightarrow K, ~ C a r r y ~ \rightarrow ~ C ~\) \\
\hline IFEQ & If equal & Compare MA \& Meml, Do next if equal \\
\hline IFGT & If greater than & Compare MA \& Meml, Do next if MA > Meml \\
\hline AND & Logical and & MA and Meml \(\rightarrow\) MA \\
\hline OR & Logical or & MA or Meml \(\rightarrow\) MA \\
\hline XOR & Logical exclusive-or & MA xor Meml \(\rightarrow\) MA \\
\hline \multicolumn{3}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline INC & Increment & Mem \(+1 \rightarrow\) Mem \\
\hline DECSZ & Decrement, skip if 0 & Mem - \(1 \rightarrow\) Mem, Skip next if Mem \(=0\) \\
\hline
\end{tabular}

HPC Instruction Set Description (Continued)


\section*{REGISTER LOAD IMMEDIATE INSTRUCTIONS}
\begin{tabular}{l|l|l}
\hline LD B & Load B immediate & imm \(\rightarrow B\) \\
LD K & Load K immediate & imm \(\rightarrow K\) \\
LD X & Load \(X\) immediate & imm \(\rightarrow X\) \\
LD BK & Load B and K immediate & \(i m m \rightarrow B, i m m \rightarrow K\)
\end{tabular}

\section*{ACCUMULATOR AND C INSTRUCTIONS}
\begin{tabular}{|c|c|c|}
\hline CLR A & Clear A & \(0 \rightarrow A\) \\
\hline INC A & Increment A & \(A+1 \rightarrow A\) \\
\hline DEC A & Decrement A & \(A-1 \rightarrow A\) \\
\hline COMP A & Complement A & 1 's complement of \(A \rightarrow A\) \\
\hline SWAP A & Swap nibbles of A & A15:12 \(411: 8 \leftarrow \mathrm{~A} 7: 4 \longleftrightarrow \mathrm{~A} 3: 0\) \\
\hline RRC A & Rotate A right thru C & \(C \rightarrow A 15 \rightarrow \ldots \rightarrow A O C\) \\
\hline RLC A & Rotate A left thru C & \(\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{AO} \leftarrow \mathrm{C}\) \\
\hline SHR A & Shift A right & \(0 \rightarrow \mathrm{A15} \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}\) \\
\hline SHL A & Shift A left & \(\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{AO} \leftarrow 0\) \\
\hline SC & Set C & \(1 \rightarrow C\) \\
\hline RC & Reset C & \(0 \rightarrow C\) \\
\hline IFC & IF C & Do next if \(\mathrm{C}=1\) \\
\hline IFNC & IF not C & Do next if \(\mathrm{C}=0\) \\
\hline \multicolumn{3}{|l|}{TRANSFER OF CONTROL INSTRUCTIONS} \\
\hline JSRP & Jump subroutine from table & \[
\begin{aligned}
& \mathrm{PC} \rightarrow \mathrm{~W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP} \\
& \mathrm{~W}(\text { table \#) } \rightarrow \mathrm{PC}
\end{aligned}
\] \\
\hline JSR & Jump subroutine relative & \[
\begin{aligned}
& \mathrm{PC} \rightarrow \mathrm{~W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC} \\
& (\# \text { is }+1025 \text { to }-1023 \text { ) }
\end{aligned}
\] \\
\hline JSRL & Jump subroutine long & \(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}\) \\
\hline JP & Jump relative short & \(\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#\) is +32 to -31\()\) \\
\hline JMP & Jump relative & \(\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#\) is +257 to -255\()\) \\
\hline JMPL & Jump relative long & PC+ \# \(\rightarrow\) PC \\
\hline JID & Jump indirect at PC + A & \(\mathrm{PC}+\mathrm{A}+1 \rightarrow \mathrm{PC}\) \\
\hline JIDW & & then Mem(PC) \(+\mathrm{PC} \rightarrow \mathrm{PC}\) \\
\hline NOP & No Operation & \(P C+1 \rightarrow P C\) \\
\hline RET & Return & \(\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{PC}\) \\
\hline RETSK & Return then skip next & SP-2 \(\rightarrow\) SP,W(SP) \(\rightarrow\) PC, \& skip \\
\hline RETI & Return from interrupt & \(S P-2 \rightarrow S P, W(S P) \rightarrow P C\), interrupt re-enabled \\
\hline
\end{tabular}

\section*{Note: W is 16-bit word of memory}

MA is Accumulator A or direct memory ( 8 - or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 - or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
imm8 is 8 -bit immediate data only


\section*{Code Efficiency}

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC46164 has been designed to be extremely codeefficient. The HPC46164 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC46164, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

\section*{SINGLE BYTE INSTRUCTIONS}

The majority of instructions on the HPC46164 are singlebyte. There are two especially code-saving instructions: JP is a 1 -byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1 -byte call subroutine. The user makes a table of the 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into this table; the assembler can give this information.

\section*{EFFICIENT SUBROUTINE CALLS}

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

\section*{MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING}

The HPC46164 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:
1. Exchange \(A\) and memory pointed to by the \(B\) register
2. Increment or decrement the \(B\) register
3. Compare the \(B\) register to the \(K\) register
4. Generate a conditional skip if \(B\) has passed \(K\)

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

\section*{BIT MANIPULATION INSTRUCTIONS}

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

\section*{DECIMAL ADD AND SUBTRACT}

This instruction is needed to interface with the decimal user world.

It can handle both 16 -bit words and 8 -bit bytes.
The 16 -bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4-digit variables. The HPC46164 supplies 8 -bit byte capability for 2-digit variables and literal variables.

\section*{MULTIPLY AND DIVIDE INSTRUCTIONS}

The HPC46164 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

\section*{Development Support}

\section*{HPC MICROCONTROLLER DEVELOPMENT SYSTEM}

The HPC microcontroller development system is an in-system emulator (ISE) designed to support the entire family of HPC Microcontrollers. The complete package of hardware and software tools combined with a host system provides a powerful system for design, development and debug of HPC based designs. Software tools are available for IBM PC-AT© (MS-DOS, PC-DOS) and for Unix based multi-user Sun SparcStation (SunOSTM).
The stand alone units comes complete with a power supply and external emulation POD. This unit can be connected to various host systems through an RS-232 link. The software package includes an ANSI compatible C-Compiler, Linker, Assembler and librarian package. Source symbolic debug capability is provided through a user friendly MS-windows 3.0 interface for IBM PC-AT environment and through a line debugger under Sunview for Sun SparcStations.
The ISE provides fully transparent in-system emulation at speeds up to 20 MHz 1 waitstate. A 2 k word (48-bit wide) trace buffer gives trace trigger and non intrusive monitoring of the system. External triggering is also available through an external logic interface socket on the POD. Direct EPROM programming can be done through the use of externally mounted EPROM socket. Form-Fit-Function emulator programming is supported by a programming board included with the system. Comprehensive on-line help and diagnostics features reduced user's design and debug time. 8 hardware breakpoints (Address/range), 64 kbytes of user memory, and break on external events are some of the other features offered.
Hewlett Packard model HP64775 Emulator/Analyzer providing in-system emulation for up to 30 MHz 1 waitstate is also available. Contact your local sales office for technical details and support.

\section*{Development Support（Continued）}

Development Tools Selection Table
\begin{tabular}{|c|c|c|c|c|}
\hline Product & Order Part Number & Description & Includes & Manual Number \\
\hline \multirow[t]{5}{*}{\[
\begin{aligned}
& \text { HPC16104/ } \\
& 16164
\end{aligned}
\]} & HPC－DEV－ISE4 HPC－DEV－ISE－E & HPC In－System Emulator HPC In－System Emulator for Europe and South East Asia & HPC MDS User＇s Manual MDS Comm User＇s Manual HPC Emulator Programmer HPC16104／16164 Manual & 420420184－001 424420188－001 420421313－001 \\
\hline & HPC－DEV－IBMA & Assembler／Linker／ Library Package for IBM PC－AT & HPC Assembler／Linker Librarian User＇s Manual & 424410836－001 \\
\hline & HPC－DEV－IBMC & C Compiler／Assembler／ Linker／Library Package for IBM PC－AT & \begin{tabular}{l}
HPC C Compiler User＇s Manual \\
HPC Assembler／Linker／Library User＇s Manual
\end{tabular} & \begin{tabular}{l}
424410883－001 \\
424410836－001
\end{tabular} \\
\hline & HPC－DEV－WDBC & \begin{tabular}{l}
Source Symbolic Debugger for IBM PC－AT \\
C Compiler／Assembler／Linker Library Package for IBM PC－AT
\end{tabular} & \begin{tabular}{l}
Source／Symbolic Debugger User＇s Manual HPC C Compiler User＇s Manual \\
HPC Assembler／Linker／Library User＇s Manual
\end{tabular} & \[
\begin{aligned}
& 424420189-001 \\
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & \begin{tabular}{l}
HPC－DEV－SUNC \\
HPC－DEV－SUNDB
\end{tabular} & \begin{tabular}{l}
C Compiler／Assembler／Linker Library Package for Sun SparcStation \\
Source／Symbolic Debugger for Sun SparcStation C Compiler／Assembler／Linker Library Package
\end{tabular} & \begin{tabular}{l}
HPC Compiler User＇s Manual HPC Assembler／Linker／Library User＇s Manual \\
Source／Symbolic Debugger User＇s Manual HPC C Compiler User＇s Manual HPC Assembler／Linker／Library User＇s Manual
\end{tabular} & \\
\hline \multirow[t]{2}{*}{Complete System：
HPC16104/
\[
16164
\]} & HPC－DEV－SYS4 & \begin{tabular}{l}
HPC In－System Emulator with \\
C Compiler／Assembler／ \\
Linker／Library and Source \\
Symbolic Debugger
\end{tabular} & & \\
\hline & HPC－DEV－SYS4－E & Same for Europe and South East Asia & & \\
\hline
\end{tabular}

\section*{How to Order}

To order a complete development package，select the sec－ tion for the microcontroller to be developed and order the parts listed．

\section*{DIAL－A－HELPER}

Dial－A－Helper is a service provided by the Microcontroller Applications group．Dial－A－Helper is an Electronic Bulletin Board Information system and additionally，provides the ca－ pability of remotely accessing the development system at a customer site．

\section*{INFORMATION SYSTEM}

The Dial－A－Helper system provides access to an automated information storage and retrieval system that may be ac－ cessed over standard dial－up telephone lines 24 hours a day．The system capabilities include a MESSAGE SECTION （electronic mail）for communications to and from the Micro－
controller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found．The minimum require－ ment for accessing Dial－A－Helper is a Hayes compatible mo－ dem．
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use．

\section*{Order P／N：MDS－DIAL－A－HLP}

Information System Package Contains：
Dial－A－Helper Users Manual
Public Domain Communications Software

\section*{FACTORY APPLICATIONS SUPPORT}

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MDS, he can leave messages on our electronic bulletin board, which we will respond to.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: \(\quad 300\) or 1200 baud
Set-Up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days


\section*{Part Selection}

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC46164 has been generically used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.


\section*{HPC16064/26064/36064/46064/16004/26004/ 36004/46004 High-Performance microController}

\section*{General Description}

The HPC46064 and HPC46004 are members of the HPCTM family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC46064 has 16 k bytes of on-chip ROM. The HPC46004 has no on-chip ROM and is intended for use with external memory. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, ROM, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16 -bit timers with 4 input capture registers, vectored interrupts, WATCHDOGTM logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64 k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips. The term "HPC46064" is used throughout this datasheet to refer to the HPC46064 and HPC46004 devices unless otherwise specified.
The microCMOS process results in very low current drain and enables the user to select the optimum speed/power product for his system. The IDLE and HALT modes provide further current savings. The HPC is available in 68-pin PLCC, LDCC, PGA and 80-pin PQFP package.

Block Diagram (HPC46064 with 16k ROM shown)

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \(\begin{array}{r}\text { O} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline\end{array}\) & \begin{tabular}{l}
Abs \\
If Milit please Office \\
Total A \\
Storag \\
Lead T \\
DC \\
\(\mathrm{V}_{\mathrm{cc}}=\) \\
HPC26
\end{tabular} & \begin{tabular}{l}
olute Maximum Ratings \\
ary/Aerospace specified devices are required, contact the National Semiconductor Sales Distributors for availability and specifications. \\
Allowable Source or Sink Current \\
e Temperature Range
\[
\begin{array}{r}
100 \mathrm{~mA} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
\] \\
emperature (Soldering, 10 sec. ) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\) \\
Electrical Characteristics \\
\(5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46064/460 \\
064/26004, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16064/1600
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{CC}}\) with Respect to GND \\
All Other Pins \\
Note: Absolute maximum rating which damage to the device may cal specifications are not ensu vice at absolute maximum rating
\[
4,-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { for } \mathrm{HPC} 36064 / 36
\]
\end{tabular} & \begin{tabular}{l}
\[
c+0.5) V \text { to }
\] gs indicate occur. DC ed when opera s. \\
004, \(-40^{\circ} \mathrm{C}\)
\end{tabular} & -0.5 V to (GND limits be and \(A C\) rating the
\[
\text { to }+105^{\circ}
\] & \begin{tabular}{l}
7.0 V \\
.5) V yond ectri-de- \\
for
\end{tabular} \\
\hline & Symbol & Parameter & Test Conditions & Min & Max & Units \\
\hline & \multirow[t]{3}{*}{\({ }^{\text {c Cal }}\)} & \multirow[t]{3}{*}{Supply Current} & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30 \mathrm{MHz}\) (Note 1) & & 65 & mA \\
\hline & & & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), fin \(=20 \mathrm{MHz}\) (Note 1) & & 47 & mA \\
\hline & & & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}\) (Note 1) & & 10 & mA \\
\hline  & \multirow[t]{3}{*}{Icc2} & \multirow[t]{3}{*}{IDLE Mode Current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30 \mathrm{MHz}\) (Note 1) & & 5 & mA \\
\hline - & & & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}\) (Note 1) & & 3.0 & mA \\
\hline & & & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}\) (Note 1) & & 1 & mA \\
\hline & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{CC}}\)} & \multirow[t]{2}{*}{HALT Mode Current} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}(\) Note 1) & & 300 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {CC }}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}\) (Note 1 ) & & 100 & \(\mu \mathrm{A}\) \\
\hline & \multicolumn{6}{|l|}{INPUT VOLTAGE LEVELS FOR SCHMITT TRIGGERED INPUTS, \(\overline{\text { RESET, NMI, AND } \overline{\text { WO; }} \text { AND ALSO CKI }}\)} \\
\hline & \(\mathrm{V}_{\mathrm{HH} 1}\) & Logic High & & \(0.9 \mathrm{~V}_{\text {CC }}\) & & V \\
\hline & \(\mathrm{V}_{\mathrm{IL} 1}\) & Logic Low & & & \(0.1 \mathrm{~V}_{C C}\) & v \\
\hline & \multicolumn{6}{|l|}{ALL OTHER INPUTS} \\
\hline & \(\mathrm{V}_{\mathrm{H} 2}\) & Logic High & & \(0.7 \mathrm{~V}_{C C}\) & & V \\
\hline & \(\mathrm{V}_{\text {IL2 }}\) & Logic Low & & & \(0.2 \mathrm{~V}_{\text {cc }}\) & v \\
\hline & \({ }_{\text {LII }}\) & Input Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline & Ll2 & Input Leakage Current RDY/FLD, EXUI & \(\mathrm{V}_{\text {IN }}=0\) & -3 & -50 & \(\mu \mathrm{A}\) \\
\hline & \({ }^{\text {LII }}\) & Input Leakage Current B12 & \(\overline{\text { RESET }}=0, V_{\text {IN }}=V_{\text {CC }}\) & 0.5 & 7 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{C}_{1}\) & Input Capacitance & (Note 2) & & 10 & pF \\
\hline & \(\mathrm{ClO}_{10}\) & I/O Capacitance & (Note 2) & & 20 & pF \\
\hline & \multicolumn{6}{|l|}{OUTPUT VOLTAGE LEVELS} \\
\hline & \(\mathrm{V}_{\mathrm{OH} 1}\) & Logic High (CMOS) & \(\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}\) (Note 2) & \(V_{C C}-0.1\) & & V \\
\hline & \(\mathrm{V}_{\text {OL1 }}\) & Logic Low (CMOS) & \(\mathrm{IOH}=10 \mu \mathrm{~A}\) (Note 2) & & 0.1 & V \\
\hline & \(\mathrm{V}_{\mathrm{OH} 2}\) & \multirow[t]{2}{*}{Port A/B Drive, CK2
\[
\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)
\]} & \(\mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA}\) & 2.4 & & V \\
\hline & \(\mathrm{V}_{\text {OL2 }}\) & & \(\mathrm{l}_{\mathrm{LL}}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline & \(\mathrm{V}_{\mathrm{OH} 3}\) & \multirow[t]{2}{*}{Other Port Pin Drive, \(\bar{W}\) (open drain) \(\left(B_{0}-B_{9}, B_{13}, B_{14}, P_{0}-P_{3}\right)\)} & \(\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}\) (except WO) & 2.4 & & V \\
\hline & \(\mathrm{V}_{\text {OL3 }}\) & & \(\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\) & & 0.4 & V \\
\hline & \(\mathrm{V}_{\mathrm{OH} 4}\) & \multirow[t]{2}{*}{ST1 and ST2 Drive} & \(\mathrm{IOH}^{\text {a }}=-6 \mathrm{~mA}\) & 2.4 & & V \\
\hline & \(\mathrm{V}_{\mathrm{OL4} 4}\) & & \(\mathrm{IOL}^{\text {O }}=1.6 \mathrm{~mA}\) & & 0.4 & V \\
\hline & \(\mathrm{V}_{\mathrm{OH} 5}\) & \multirow[t]{2}{*}{Port \(A / B\) Drive \(\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)\) When Used as External Address/Data Bus} & \(\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\) & 2.4 & & V \\
\hline & \(\mathrm{V}_{\text {OL5 }}\) & & \(\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline & \(\mathrm{V}_{\text {RAM }}\) & RAM Keep-Alive Voltage & (Note 3) & 2.5 & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline & \(\mathrm{l}_{\mathrm{Oz}}\) & TRI-STATE® Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline & \multicolumn{6}{|l|}{\begin{tabular}{l}
Note 1: \(I_{C C 1}, l_{C C 2}\), \(I_{C C 3}\) measured with no external drive ( \(I_{\mathrm{OH}}\) and \(I_{\mathrm{OL}}=0, I_{\mathrm{IH}}\) and \(I_{\mathrm{IL}}=0\) ). \(I_{\mathrm{IC} 1}\) is measured with \(\overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}}\). \(\mathrm{I}_{\mathrm{CC} 3}\) is measured with \(\mathrm{NMI}=\) \(\mathrm{V}_{\mathrm{CC}}\). CKI driven to \(\mathrm{V}_{\mathrm{IH} 1}\) and \(\mathrm{V}_{\mathrm{IL} 1}\) with rise and fall times less than 10 ns . \\
Note 2: This is guaranteed by design and not tested. \\
Note 3: Test duration is 100 ms .
\end{tabular}} \\
\hline
\end{tabular}

\section*{20 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5). \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 46064 / 46004,-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 36064 / 36004,-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 26064 / 26004,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 16064 / 16004\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter and Notes & Min & Max & Units & Notes \\
\hline \multirow{9}{*}{\[
\begin{aligned}
& \text { n } \\
& \text { Co } \\
& \text { O}
\end{aligned}
\]} & \(\mathrm{fc}_{\mathrm{C}}\) & CKI Operating Frequency & 2 & 20 & MHz & \\
\hline & \(\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}\) & CKI Clock Period & 50 & 500 & ns & \\
\hline & \(\mathrm{t}_{\text {CKIH }}\) & CKI High Time & 22.5 & & ns & \\
\hline & \(\mathrm{t}_{\text {CKIL }}\) & CKI Low Time & 22.5 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}\) & CPU Timing Cycle & 100 & & ns & \\
\hline & \(\mathrm{t}_{\text {WAIT }}=\mathrm{t}_{\mathrm{C}}\) & CPU Wait State Period & 100 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{DC1}} \mathrm{C}^{\text {2R }}\) & Delay of CK2 Rising Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \(\mathrm{t}_{\mathrm{DC1C2F}}\) & Delay of CK2 Falling Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8 \\
& \mathrm{f}_{\text {MW }}
\end{aligned}
\] & \begin{tabular}{l}
External UART Clock Input Frequency \\
External MICROWIRE/PLUS Clock Input Frequency
\end{tabular} & & \[
\begin{aligned}
& 2.5^{*} \\
& 1.25 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
\mathrm{MHz} \\
\mathrm{MHz} \\
\hline
\end{array}
\] & \\
\hline 㐌 & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs & 100 & 0.91 & \[
\mathrm{MHz}
\]
ns & \\
\hline \multirow[t]{3}{*}{} & tuws & MICROWIRE Setup Time Master Slave & \[
\begin{gathered}
100 \\
20
\end{gathered}
\] & & ns & \\
\hline & tuwh & MICROWIRE Hold Time Master Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & MICROWIRE Output Valid Time Master Slave & & \[
\begin{gathered}
50 \\
150
\end{gathered}
\] & ns & \\
\hline \multirow{6}{*}{\[
\begin{aligned}
& \text { 믐 } \\
& \text { 우 } \\
& \text { 픈 } \\
& \stackrel{\rightharpoonup}{㐅} \\
& \stackrel{\text { x }}{ }
\end{aligned}
\]} & \(\mathrm{t}_{\text {SALE }}=3 / 4 \mathrm{t}_{\mathrm{C}}+40\) & \(\overline{\text { HLD Falling Edge before ALE Rising Edge }}\) & 115 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{HWP}}=\mathrm{t}_{\mathrm{C}}+10\) & HLD Pulse Width & 110 & & ns & \\
\hline & \(\mathrm{t}_{\text {HAE }}=\mathrm{t}_{\mathrm{C}}+100\) & HLDA Falling Edge after \(\overline{\text { HLD Falling Edge }}\) & & 200 & ns & (Note 3) \\
\hline & \(\mathrm{t}_{\text {HAD }}=3 / 4 \mathrm{t}_{\mathrm{C}}+85\) & HLDA Rising Edge after HLD Rising Edge & & 160 & ns & \\
\hline & \(t_{B F}=1 / 2 t_{C}+66\) & Bus Float after HLDA Falling Edge & & 116 & ns & (Note 5) \\
\hline & \(t_{B E}=1 / 2 t_{C}+66\) & Bus Enable after HLDA Rising Edge & 116 & & ns & (Note 5) \\
\hline \multirow{10}{*}{} & tUAS & Address Setup Time to Falling Edge of URD & 10 & & ns & \\
\hline & tUAH & Address Hold Time from Rising Edge of URD & 10 & & ns & \\
\hline & \(t_{\text {RPW }}\) & URD Pulse Width & 100 & & ns & \\
\hline & \(\mathrm{t}_{\text {OE }}\) & \(\overline{\text { URD Falling Edge to Output Data Valid }}\) & 0 & 60 & ns & \\
\hline & \(\mathrm{t}_{\mathrm{OL}}\) & Rising Edge of URD to Output Data Invalid & 5 & 35 & ns & (Note 6) \\
\hline & \(t_{\text {DRDY }}\) & \(\overline{\text { RDRDY }}\) Delay from Rising Edge of URD & & 70 & ns & \\
\hline & \(t_{\text {WDW }}\) & UWR Pulse Width & 40 & & ns & \\
\hline & tuds & Input Data Valid before Rising Edge of UWR & 10 & & ns & \\
\hline & tudh & Input Data Hold after Rising Edge of UWR & 20 & & ns & \\
\hline & \(t_{A}\) & WRRDY Delay from Rising Edge of UWR & & 70 & ns & \\
\hline
\end{tabular}

\footnotetext{
*This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.
}

\section*{20 MHz (Continued)}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5). \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 46064 / 46004,-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36064/36004, \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for HPC26064/26004, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16064/16004
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter and Notes & Min & Max & Units & Notes \\
\hline \multirow{7}{*}{} & \({ }^{\text {t }}\) CC1ALER & Delay from CKI Rising Edge to ALE Rising Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \({ }^{\text {t }}\) CC1ALEF & Delay from CKI Rising Edge to ALE Falling Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(\mathrm{t}_{\text {DC2ALER }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 45 & ns & (Note 2) \\
\hline & \(t_{\text {DC2ALEF }}=1 / 4 t_{C}+20\) & Delay from CK2 Falling Edge to ALE Falling Edge & & 45 & ns & (Note 2) \\
\hline & \(t_{L L}=1 / 2 t_{C}-9\) & ALE Pulse Width & 41 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{ST}}=1 / 4 \mathrm{t}_{\mathrm{C}}-7\) & Setup of Address Valid before ALE Falling Edge & 18 & & ns & \\
\hline & \(t_{V P}=1 / 4 t_{C}-5\) & Hold of Address Valid after ALE Falling Edge & 20 & & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {ARR }}=1 / 4 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{\text { RD }}\) Falling Edge & 20 & & ns & \\
\hline & \(t_{A C C}=t_{C}+W S-55\) & Data Input Valid after Address Output Valid & & 145 & ns & (Note 6) \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-65\) & Data Input Valid after \(\overline{\mathrm{RD}}\) Falling Edge & & 85 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 t_{C}+W S-10\) & \(\overline{\text { RD Pulse Width }}\) & 140 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{DR}}=3 / 4 \mathrm{t}_{\mathrm{C}}-15\) & Hold of Data Input Valid after \(\overline{\text { RD }}\) Rising Edge & 0 & 60 & ns & \\
\hline & \(\mathrm{t}_{\text {RDA }}=\mathrm{t}_{\mathrm{C}}-15\) & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & 85 & & ns & \\
\hline \multirow[t]{4}{*}{} & \(\mathrm{t}_{\text {ARW }}=1 / 2 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to WR Falling Edge & 45 & & ns & \\
\hline & \(t_{W W}=3 / 4 t_{C}+W S-15\) & \(\overline{\text { WR Pulse Width }}\) & 160 & & ns & \\
\hline & \(\mathrm{tv}_{\mathrm{V}}=1 / 2 \mathrm{t}_{\mathrm{c}}+\mathrm{WS}-5\) & Data Output Valid before WR Rising Edge & 145 & & ns & \\
\hline & \(t_{H W}=1 / 4 t_{C}-5\) & Hold of Data Valid after WR Rising Edge & 20 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & 75 & ns & \\
\hline & \(t_{\text {RWP }}=t_{C}\) & RDY Pulse Width & 100 & & ns & \\
\hline
\end{tabular}

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These \(A C\) characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\text {CKIR }}\) and \(\mathrm{t}_{\mathrm{CKIL}}\) ) on CKI input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \(t_{H A E}\) is spec'd for case with \(\overline{H L D}\) falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If \(\overline{H L D}\) falling edge occurs later, \(\mathrm{t}_{\text {HAE }}\) may be as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait states and ready input.
Note 4: WS (twait) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{t}_{\mathrm{c}}=20 \mathrm{MHz}\), with one wait state programmed.
Note 5: Due to emulation restrictions-actual limits will be better.
Note 6: This is guaranteed by design and not tested.

\section*{30 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5.) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46064/46004, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36064/36004, \(-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for HPC26064/26004, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16064/16004
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter and Notes & Min & Max & Units & Notes \\
\hline \multirow{9}{*}{\[
\begin{aligned}
& \text { N } \\
& \text { ¿ } \\
& \text { O}
\end{aligned}
\]} & \({ }^{\text {f }}\) c & CKI Operating Frequency & 2 & 30 & MHz & \\
\hline & \(\mathrm{t}_{\mathrm{C}_{1}}=1 / \mathrm{f}_{\mathrm{C}}\) & CKI Clock Period & 33 & 500 & ns & \\
\hline & \({ }^{\text {t }}\) CKIH & CKI High Time & 15 & & ns & \\
\hline & \(\mathrm{t}_{\text {CKIL }}\) & CKI Low Time & 16.6 & & ns & \\
\hline & \({ }^{t_{C}}=2 / \mathrm{f}_{\mathrm{C}}\) & CPU Timing Cycle & 66 & & ns & \\
\hline & \(t_{\text {WAIT }}=t_{C}\) & CPU Wait State Period & 66 & & ns & \\
\hline & toc1C2R & Delay of CK2 Rising Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & tbC1C2F & Delay of CK2 Falling Edge after CKI Falling Edge & 0 & 55 & ns & (Note 1) \\
\hline & \[
\begin{aligned}
& f_{U}=f_{C} / 8 \\
& f_{\text {MW }}
\end{aligned}
\] & \begin{tabular}{l}
External UART Clock Input Frequency \\
External MICROWIRE/PLUS Clock Input Frequency
\end{tabular} & & \[
\begin{aligned}
& \hline 3.75^{*} \\
& 1.875 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{MHz} \\
& \mathrm{MHz}
\end{aligned}
\] & \\
\hline ¢ & \[
\begin{aligned}
& f_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs & 66 & 1.36 & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns}
\end{gathered}
\] & \\
\hline \multirow[t]{3}{*}{} & tuws & \begin{tabular}{l}
MICROWIRE Setup Time \\
Master Slave
\end{tabular} & \[
\begin{gathered}
100 \\
20
\end{gathered}
\] & & ns & \\
\hline & tuwh & MICROWIRE Hold Time Master Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & \begin{tabular}{l}
MICROWIRE Output Valid Time \\
Master Slave
\end{tabular} & & \[
\begin{gathered}
50 \\
150
\end{gathered}
\] & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {SALE }}=3 / 4 t_{C}+40\) & \(\overline{\text { HLD Falling Edge before ALE Rising Edge }}\) & 90 & & ns & \\
\hline & \(\mathrm{t}_{\text {HWP }}=\mathrm{t}_{\mathrm{C}}+10\) & HLD Pulse Width & 76 & & ns & \\
\hline & \(\mathrm{t}_{\text {HAE }}=\mathrm{t}_{\mathrm{C}}+100\) & HLDA Falling Edge after HLD Falling Edge & & 151 & ns & (Note 3) \\
\hline & \(\mathrm{t}_{\text {HAD }}=3 / 4 \mathrm{t}_{\mathrm{C}}+85\) & HLDA Rising Edge after HLD Rising Edge & & 135 & ns & \\
\hline & \(t_{B F}=1 / 2 t_{C}+66\) & Bus Float after HLDA Falling Edge & & 99 & ns & (Note 5) \\
\hline & \(t_{B E}=1 / 2 t_{C}+66\) & Bus Enable after \(\overline{\text { HLDA }}\) Rising Edge & 99 & & ns & (Note 5) \\
\hline \multirow{10}{*}{} & tuAS & Address Setup Time to Falling Edge of URD & 10 & & ns & \\
\hline & tuah & Address Hold Time from Rising Edge of URD & 10 & & ns & \\
\hline & \(t_{\text {RPW }}\) & URD Pulse Width & 100 & & ns & \\
\hline & \(\mathrm{t}_{\text {OE }}\) & \(\overline{\text { URD }}\) Falling Edge to Output Data Valid & 0 & 60 & ns & \\
\hline & \(\mathrm{t}_{\mathrm{OD}}\) & Rising Edge of URD to Output Data Invalid & 5 & 35 & ns & (Note 6) \\
\hline & \(t_{\text {DRDY }}\) & RDRDY Delay from Rising Edge of URD & & 70 & ns & \\
\hline & \(t_{\text {WDW }}\) & UWR Pulse Width & 40 & & ns & \\
\hline & tuds & Input Data Valid before Rising Edge of UWR & 10 & & ns & \\
\hline & tudh & Input Data Hold after Rising Edge of UWR & 20 & & ns & \\
\hline & \(t_{A}\) & \(\overline{\text { WRRDY Delay from Rising Edge of UWR }}\) & & 70 & ns & \\
\hline
\end{tabular}

\footnotetext{
*This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.
}
\(30 \mathbf{M H z}\) (Continued)

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figure 1 through Figure 5.) \(V_{C C}=5 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46064/46004, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 36064 / 36004,-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 26064 / 26004,-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC16064/16004
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter and Notes & Min & Max & Units & Notes \\
\hline \multirow{7}{*}{} & \(t_{\text {DCiALER }}\) & Delay from CKI Rising Edge to ALE Rising Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(t_{\text {bCiALEF }}\) & Delay from CKI Rising Edge to ALE Falling Edge & 0 & 35 & ns & (Notes 1, 2) \\
\hline & \(t_{\text {DC2ALER }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & Delay from CK2 Rising Edge to ALE Rising Edge & & 37 & ns & (Note 2) \\
\hline & \(t_{\text {DC2ALEF }}=1 / 4 t_{\mathrm{C}}+20\) & Delay from CK2 Falling Edge to ALE Falling Edge & & 37 & ns & (Note 2) \\
\hline & \(\mathrm{t}_{\mathrm{LL}}=1 / 2 \mathrm{t}_{\mathrm{C}}-9\) & ALE Pulse Width & 24 & & ns & \\
\hline & \(\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}^{\text {c }}-7\) & Setup of Address Valid before ALE Falling Edge & 9 & & ns & \\
\hline & \(t_{V P}=1 / 4 t^{\prime}-5\) & Hold of Address Valid after ALE Falling Edge & 11 & & ns & \\
\hline \multirow{6}{*}{} & \(t_{\text {ARR }}=1 / 4 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{\mathrm{RD}}\) Falling Edge & 11 & & ns & \\
\hline & \(t_{A C C}=t_{C}+W S-32\) & Data Input Valid after Address Output Valid & & 100 & ns & (Note 6) \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-39\) & Data Input Valid after \(\overline{\text { RD }}\) Falling Edge & & 60 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 t_{C}+W S-14\) & \(\overline{\text { RD Pulse Width }}\) & 85 & & ns & \\
\hline & \(t_{\text {DR }}=3 / 4 t_{C}-15\) & Hold of Data Input Valid after \(\overline{\mathrm{RD}}\) Rising Edge & 0 & 35 & ns & \\
\hline & \(t_{\text {RDA }}=t_{C}-15\) & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & 51 & & ns & \\
\hline \multirow[t]{4}{*}{} & \(t_{\text {ARW }}=1 / 2 \mathrm{t}_{\mathrm{C}}-5\) & ALE Falling Edge to \(\overline{\text { WR }}\) Falling Edge & 28 & & ns & \\
\hline & \(t_{W W}=3 / 4 t_{C}+W S-15\) & WR Pulse Width & 101 & & ns & \\
\hline & \(t_{V}=1 / 2 t_{C}+W S-5\) & Data Output Valid before WRR Rising Edge & 94 & & ns & \\
\hline & \(\mathrm{t}_{\text {HW }}=1 / 4 \mathrm{t}_{\mathrm{C}}-10\) & Hold of Data Valid after WR Rising Edge & 7 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of RDY & & 33 & ns & \\
\hline & \(t_{\text {RWP }}=t_{C}\) & RDY Pulse Width & 66 & & ns & \\
\hline
\end{tabular}

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\text {CKIR }}\) and \(\mathrm{t}_{\text {CKIL }}\) ) on CKI input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: thAE is spec'd for case with HLD falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If HLD falling edge occurs later, \(t_{\text {HAE }}\) may be as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait states and ready input.
Note 4: WS ( \(\mathrm{t}_{\mathrm{WAIT}}\) ) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{t}_{\mathrm{c}}=20 \mathrm{MHz}\), with one wait state programmed.
Note 5: Due to emulation restrictions-actual limits will be better.
Note 6: This is guaranteed by design and not tested.

\section*{CKI Input Signal Characteristics}


FIGURE 1. CKI Input Signal


TL/DD/113/2-30
Note: \(A C\) testing inputs are driven at \(V_{I H}\) for a logic " 1 " and \(V_{i L}\) for a logic " 0 ". Output timing measurements are made at \(V_{O H}\) for a logic " 1 " and \(V_{O L}\) for a logic " " 0 .

FIGURE 2. Input and Output for AC Tests
Timing Waveforms


FIGURE 3. CKI, CK2, ALE Timing Diagram

Timing Waveforms (Continued)


FIGURE 5. Read Cycle


FIGURE 6. Ready Mode Timing

Timing Waveforms (Continued)


TL/DD/11372-29
FIGURE 8. MICROWIRE Setup/Hold Timing


FIGURE 9. UPI Read Timing


FIGURE 10. UPI Write Timing

\section*{Pin Descriptions}

The HPC46064 is available only in 68-pin PLCC, LDCC, PGA, and 80-pin PQFP packages.

\section*{I/O PORTS}

Port A is a 16 -bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory, port \(A\) is used as the multiplexed address/data bus.
Port B is a 16 -bit port with 12 bits of bidirectional I/O similar in structure to Port A. Pins B10, B11, B12 and B15 are general purpose outputs only in this mode. Port B may also be configured via a 16 -bit function register BFUN to individually allow each pin to have an alternate function.
\begin{tabular}{|c|c|c|}
\hline B0: & TDX & UART Data Output \\
\hline \multicolumn{3}{|l|}{B1:} \\
\hline B2: & CKX & UART Clock (Input or Output) \\
\hline B3: & T210 & Timer2 I/O Pin \\
\hline B4: & T3IO & Timer3 1/O Pin \\
\hline B5: & SO & MICROWIRE/PLUS Output \\
\hline B6: & SK & MICROWIRE/PLUS Clock (Input or Output) \\
\hline B7: & HLDA & Hold Acknowledge Output \\
\hline B8: & TS0 & Timer Synchronous Output \\
\hline B9: & TS1 & Timer Synchronous Output \\
\hline B10: & UAO & Address 0 Input for UPI Mode \\
\hline B11: & WRRDY & Write Ready Output for UPI Mode \\
\hline \multicolumn{3}{|l|}{B12:} \\
\hline B13: & TS2 & Timer Synchronous Output \\
\hline B14: & TS3 & Timer Synchronous Output \\
\hline B15: & RDRDY & Read Ready Output for UPI Mode \\
\hline \multicolumn{3}{|l|}{When accessing external memory, four bits of port B are used as follows:} \\
\hline B10: & ALE & Address Latch Enable Output \\
\hline B11: & WR & Write Output \\
\hline B12: & \(\overline{\mathrm{HBE}}\) & High Byte Enable Output/Input (sampled at reset) \\
\hline B15: & \(\overline{R D}\) & Read Output \\
\hline \multicolumn{3}{|l|}{Port 1 is an 8 -bit input port that can be read as general purpose inputs and is also used for the following functions:} \\
\hline \multicolumn{3}{|l|}{10:} \\
\hline 11: & NMI & Nonmaskable Interrupt Input \\
\hline 12: & INT2 & Maskable Interrupt/Input Capture/URD \\
\hline 13: & INT3 & Maskable Interrupt/Input Capture/UWR \\
\hline 14: & INT4 & Maskable Interrupt/Input Capture \\
\hline 15: & SI & MICROWIRE/PLUS Data Input \\
\hline 16: & RDX & UART Data Input \\
\hline \multicolumn{3}{|l|}{17:} \\
\hline
\end{tabular}

Port \(D\) is an 8 -bit input port that can be used as general purpose digital inputs.
Port \(P\) is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4 through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

\section*{POWER SUPPLY PINS}
\(\mathrm{V}_{\mathrm{CC} 1}\) and Positive Power Supply
\(V_{C C 2}\)
GND Ground for On-Chip Logic
DGND Ground for Output Buffers
Note: There are two electrically connected \(V_{C C}\) pins on the chip, GND and DGND are electrically isolated. Both \(V_{C C}\) pins and both ground pins must be used.

\section*{CLOCK PINS}
\begin{tabular}{ll} 
CKI & The Chip System Clock Input \\
CKO & The Chip System Clock Output (inversion of \\
& CKI)
\end{tabular}

Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

\section*{OTHER PINS}

WO This is an active low open drain output that signals an illegal situation has been detected by the WATCHDOG logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycle).
\(\overline{\text { RESET }} \quad\) Active low input that forces the chip to restart and sets the ports in a TRI-STATE mode.
RDY/ \(\overline{H L D}\) Selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
N/C (No connection) do not connect anything to this pin.
EXM External memory enable (active high) disables internal ROM and maps it to external memory.
El External interrupt with vector address FFF1:FFFO. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
\(\overline{\text { EXUI }} \quad\) External active low interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2.

\section*{Connection Diagrams}


TL/DD/11372-32

Top View
Order Number HPC46064XXX/F20, HPC46064XXX/F30, HPC46004VF20 or HPC46004VF30 See NS Package Number VF80B

Plastic and Ceramic Leaded Chip Carriers

\(\begin{array}{lllllllll}B_{15} & B_{13} & B_{11} & B_{9} & A_{15} & A_{13} & A_{11} & A_{9} & V_{C C 1}\end{array}\)
\(\begin{array}{llllllll}B_{14} & B_{12} & B_{10} & B_{8} & A_{14} & A_{12} & A_{10} & A_{8}\end{array}\)
Top View
Order Number HPC16064XXX/L20, HPC16064XXX/L30, HPC16004EL20 or HPC16004EL30 See NS Package Number EL68A
Order Number HPC16064XXX/V20, HPC26064XXX/V20, HPC36064XXX/V20, HPC46064XXX/V20, HPC16064XXX/V30, HPC26064XXX/V30, HPC360864XXX/V30, HPC16004V20, HPC26004V20, HCP36004V20, HPC46003V20, HPC16004V30, HPV26004V30, HPC36004V30 or HPC46004V30 See NS Package Number V68A
Note: XXX designates the unique ROM cocde of a masked device.

Connection Diagrams (Continued)
Pin Grid Array Pinout


TL/DD/11372-34
Top View
(looking down on component side of PC Board) Order Number HPC16064XXX/U20, HPC16064XXX/U30, HPC16004U20 or HPC16004U30 See NS Package Number U68A

Note: XXX designates the unique ROM code of a masked device.

\section*{Ports A \& B}

The highly flexible \(A\) and \(B\) ports are similarly structured. The Port A (see Figure 11) consists of a data register and a direction register. Port B (see Figures 12, 13 and 14) has an alternate function register in addition to the data and direction registers. All the control registers are read/write registers.
The associated direction registers allow the port pins to be individually programmed as inputs or outputs. Port pins selected as inputs, are placed in a TRI-STATE mode by resetting corresponding bits in the direction register.

A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have the same value, reading the pins returns the value of the data register.
Primary and secondary functions are multiplexed onto Port \(B\) through the alternate function register (BFUN). The secondary functions are enabled by setting the corresponding bits in the BFUN register.



TL/DD/11372-11
FIGURE 13. Structure of Port B Pins B3, B4, B8, B9, B13 and B14 (Timer Synchronous Pins)


TL/DD/11372-12
FIGURE 14. Structure of Port B Pins B10, B11, B12 and B15 (Pins with Bus Control Roles)

\section*{Operating Modes}

To offer the user a variety of I/O and expanded memory options, the HPC46064 and HPC46004 have four operating modes. The ROMless HPC46004 has one mode of operation. The various modes of operation are determined by the state of both the EXM pin and the EA bit in the PSW register. The state of the EXM pin determines whether on-chip ROM will be accessed or external memory will be accessed within the address range of the on-chip ROM. The on-chip ROM range of the HPC46064 is C000 to FFFF (16k bytes). The HPC46004 has no on-chip ROM and is intended for use with external memory for program storage. A logic " 0 " state on the EXM pin will cause the HPC device to address onchip ROM when the Program Counter (PC) contains addresses within the on-chip ROM address range. A logic " 1 " state on the EXM pin will cause the HPC device to address memory that is external to the HPC when the PC contains on-chip ROM addresses. The EXM pin should always be pulled high (logic "1") on the HPC46004 because no onchip ROM is available. The function of the EA bit is to determine the legal addressing range of the HPC device. A logic " 0 " state in the EA bit of the PSW register does two things-addresses are limited to the on-chip ROM range
and on-chip RAM and Register range, and the "illegal address detection' feature of the WATCHDOG logic is engaged. A logic "1" in the EA bit enables accesses to be made anywhere within the 64 k byte address range and the "illegal address detection" feature of the WATCHDOG logic is disabled. The EA bit should be set to "1" by software when using the HPC46004 to disable the "illegal address detection' feature of WATCHDOG.
All HPC devices can be used with external memory. External memory may be any combination of RAM and ROM. Both 8 -bit and 16 -bit external data bus modes are available. Upon entering an operating mode in which external memory is used, port A becomes the Address/Data bus. Four pins of port \(B\) become the control lines ALE, \(\overline{R D}, \overline{W R}\) and \(\overline{H B E}\). The High Byte Enable pin ( \(\overline{\mathrm{BBE}}\) ) is used in 16-bit mode to select high order memory bytes. The \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) signals are only generated if the selected address is off-chip. The 8 -bit mode is selected by pulling \(\overline{H B E}\) high at reset. If \(\overline{\mathrm{HBE}}\) is left floating or connected to a memory device chip select at reset, the 16 -bit mode is entered. The following sections describe the operating modes of the HPC46064 and HPC46004.
Note: The HPC devices use 16 -bit words for stack memory. Therefore, when using the 8 -bit mode, User's Stack must be in internal RAM.

\section*{HPC46064 Operating Modes}

\section*{SINGLE CHIP NORMAL MODE}

In this mode, the HPC46064 functions as a self-contained microcomputer (see Figure 15) with all memory (RAM and ROM) on-chip. It can address internal memory only, consisting of 16 k bytes of ROM (CO00 to FFFF) and 512 bytes of on-chip RAM and Registers ( 0000 to 02FF). The "illegal address detection" feature of the WATCHDOG is enabled in the Single-Chip Normal mode and a WATCHDOG Output ( \(\overline{\mathrm{WO}}\) ) will occur if an attempt is made to access addresses that are outside of the on-chip ROM and RAM range of the device. Ports \(A\) and \(B\) are used for I/O functions and not for addressing external memory. The EXM pin and the EA bit of the PSW register must both be logic " 0 " to enter the SingleChip Normal mode.


FIGURE 15. Single-Chip Mode

\section*{EXPANDED NORMAL MODE}

The Expanded Normal mode of operation enables the HPC46064 to address external memory in addition to the
on-chip ROM and RAM (see Table I). WATCHDOG illegal address detection is disabled and memory accesses may be made anywhere in the 64k byte address range without triggering an illegal address condition. The Expanded Normal mode is entered with the EXM pin pulled low (logic " 0 ") and setting the EA bit in the PSW register to "1".

\section*{SINGLE-CHIP ROMLESS MODE}

In this mode, the on-chip mask programmed ROM of the HPC46064 is not used. The address space corresponding to the on-chip ROM is mapped into external memory so 16 k of external memory may be used with the HPC46064 (see Table I). The WATCHDOG circuitry detects illegal addresses (addresses not within the on-chip ROM and RAM range). The Single-Chip ROMless mode is entered when the EXM pin is pulled high (logic " 1 ") and the EA bit is logic " 0 ".

TABLE I. HPC46064 Operating Modes
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
Operating \\
Mode
\end{tabular}} & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Single-Chip Normal & 0 & 0 & C000:FFFF on-chip \\
\hline Expanded Normal & 0 & 1 & \begin{tabular}{c} 
C000:FFFF on-chip \\
0300:BFFF off-chip
\end{tabular} \\
\hline Single-Chip ROMless & 1 & 0 & C000:FFFF off-chip \\
\hline Expanded ROMless & 1 & 1 & 0300:FFFF off-chip \\
\hline
\end{tabular}

Note: In all operating modes, the on-chip RAM and Registers (0000:02FF) may be accessed.

\section*{EXPANDED ROMLESS MODE}

This mode of operation is similar to Single-Chip ROMless mode in that no on-chip ROM is used, however, a full 64 k bytes of external memory may be used. The "illegal address detection" feature of WATCHDOG is disabled. The EXM pin must be pulled high (logic " 1 ") and the EA bit in the PSW register set to " 1 " to enter this mode.


FIGURE 16. 8-Bit External Memory


TL/DD/11372-15
FIGURE 17. 16-Bit External Memory

\section*{HPC46004 Operating Modes}

\section*{EXPANDED ROMLESS MODE}

Because the HPC46004 has no on-chip ROM, it has only one mode of operation, the Expanded ROMless Mode. The EXM pin must be pulled high (logic " 1 ") on power up, the EA bit in the PSW register should be set to a " 1 ". The HPC46004 is a ROMless device and is intended for use with external memory. The external memory may be any combination of ROM and RAM. Up to 64 k bytes of external memory may be accessed. It is necessary to vector on reset to an address between C000 and FFFF, therefore the user should have external memory at these addresses. The EA bit in the PSW register must immediately be set to " 1 " at the beginning of the user's program to disable illegal address detection in the WATCHDOG logic.

TABLE II. HPC46004 Operating Modes
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Operating \\
Mode
\end{tabular} & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Expanded ROMless & 1 & 1 & \(0300:\) FFFF off-chip \\
\hline
\end{tabular}

Note: The on-chip RAM and Registers (0000:02FF) of the HPC46004 may be accessed at all times.

\section*{Wait States}

The internal ROM can be accessed at the maximum operating frequency with one wait state. With 0 wait states, internal ROM accesses are limited to \(2 / 3\) f C max. The HPC46064 provides four software selectable Wait States that allow access to slower memories. The Wait States are selected by the state of two bits in the PSW register. Additionally, the RDY input may be used to extend the instruction cycle, allowing the user to interface with slow memories and peripherals.

\section*{Power Save Modes}

Two power saving modes are available on the HPC46064: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer T0 are active but all other processor activities are stopped. In either mode, all on-board RAM, registers and I/O are unaffected.

\section*{HALT MODE}

The HPC46064 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities, including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC46064 are minimal and the applied voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The \(\widetilde{\text { RESET }}\) input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

\section*{IDLE MODE}

The HPC46064 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer T0, is stopped. As with the HALT mode, the processor is returned to full operation by the \(\overline{R E S E T}\) or NMI inputs, but without waiting for oscillator stabilization. A timer TO overflow will also cause the HPC46064 to resume normal operation.

\section*{HPC46064 Interrupts}

Complex interrupt handling is easily accomplished by the HPC46064's vectored interrupt scheme. There are eight possible interrupt sources as shown in Table III.

TABLE III. Interrupts
\begin{tabular}{|l|l|c|}
\hline \begin{tabular}{c} 
Vector \\
Address
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Interrupt \\
Source
\end{tabular}} & \begin{tabular}{c} 
Arbitration \\
Ranking
\end{tabular} \\
\hline FFFF:FFFE & RESET & 0 \\
\hline FFFD:FFFC & \begin{tabular}{l} 
Nonmaskable external on \\
rising edge of I1 pin
\end{tabular} & \(\mathbf{1}\) \\
\hline FFFB:FFFA & External interrupt on I2 pin & 2 \\
\hline FFF9:FFF8 & External interrupt on I3 pin & 3 \\
\hline FFF7:FFF6 & External interrupt on 14 pin & 4 \\
\hline FFF5:FFF4 & Overflow on internal timers & 5 \\
\hline FFF3:FFF2 & \begin{tabular}{l} 
Internal on the UART \\
transmit/receive complete
\end{tabular} & 6 \\
\hline FFF1:FFF0 & External interrupt on El pin & 7 \\
\hline
\end{tabular}

\section*{Interrupt Arbitration}

The HPC46064 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously. The arbitration ranking is given in Table III. The interrupt on Reset has the highest rank and is serviced first.

\section*{Interrupt Processing}

Interrupts are serviced after the current instruction is completed except for the RESET, which is serviced immediately. \(\overline{\text { RESET }}\) and EXUI are level-LOW-sensitive interrupts and EI is programmable for edge-(RISING or FALLING) or level(HIGH or LOW) sensitivity. All other interrupts are edge-sensitive. NMI is positive-edge sensitive. The external interrupts on I2, 13 and 14 can be software selected to be rising or falling edge. External interrupt (EXUI) is shared with the onboard UART. The EXU interrupt is level-LOW-sensitive. To select this interrupt, disable the ERI and ETI UART interrupts by resetting these enable bits in the ENUI register. To select the on-board UART interrupt, leave this pin floating.

\section*{Interrupt Control Registers}

The HPC46064 allows the various interrupt sources and conditions to be programmed. This is done through the various control registers. A brief description of the different control registers is given below.

\section*{INTERRUPT ENABLE REGISTER (ENIR)}

RESET and the External Interrupt on I1 are non-maskable interrupts. The other interrupts can be individually enabled
or disabled. Additionally, a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collectively enabled or disabled. Thus, in order for a particular interrupt to request service, both the individual enable bit and the Global Interrupt bit (GIE) have to be set.

\section*{INTERRUPT PENDING REGISTER (IRPD)}

The IRPD register contains a bit allocated for each interrupt vector. The occurrence of specified interrupt trigger conditions causes the appropriate bit to be set. There is no indication of the order in which the interrupts have been received. The bits are set independently of the fact that the interrupts may be disabled. IRPD is a Read/Write register. The bits corresponding to the maskable, external interrupts are normally cleared by the HPC46064 after servicing the interrupts.

For the interrupts from the on-board peripherals, the user has the responsibility of resetting the interrupt pending flags through software.
The NMI bit is read only and I2, I3, and 14 are designed as to only allow a zero to be written to the pending bit (writing a one has no affect). A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register. This allows a mask to be used, thus ensuring that the other pending bits are not affected.

\section*{INTERRUPT CONDITION REGISTER (IRCD)}

Three bits of the register select the input polarity of the external interrupt on \(\mathrm{I} 2,13\), and 14 .

\section*{Servicing the Interrupts}

The Interrupt, once acknowledged, pushes the program counter (PC) onto the stack thus incrementing the stack pointer (SP) twice. The Global Interrupt Enable bit (GIE) is copied into the CGIE bit of the PSW register; it is then reset, thus disabling further interrupts. The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point. At the end of the interrupt service routine, the user does a RETI instruction to pop the stack and re-enable interrupts if the CGIE bit is set, or RET to just pop the stack if the CGIE bit is clear, and then returns to the main program. The GIE bit can be set in the interrupt service routine to nest interrupts if desired. Figure 18 shows the Interrupt Enable Logic.

\section*{Reset}

The RESET input initializes the processor and sets ports A and \(B\) in the TRI-STATE condition and Port \(P\) in the LOW state. \(\overline{\operatorname{RESET}}\) is an active-low Schmitt trigger input. The processor vectors to FFFF:FFFE and resumes operation at the address contained at that memory location (which must correspond to an on board location). The Reset vector address must be between COOO and FFFF when using the HPC46004.


\section*{Timer Overview}

The HPC46064 contains a powerful set of flexible timers enabling the HPC46064 to perform extensive timer functions not usually associated with microcontrollers. The HPC46064 contains nine 16-bit timers. Timer TO is a freerunning timer, counting up at a fixed CKI/16 (Clock Input/ 16) rate. It is used for WATCHDOG logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer TO permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. A control bit in the register TMMODE configures timer T1 and its associated register R1 as capture registers I3CR and I2CR. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer TO when specific events occur on the interrupt pins I2, I3, and I4. The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt (see Figure 19).


TL/DD/11372-17
FIGURE 19. Timers T0, T1 and T8 with Four Input Capture Registers
The HPC46064 provides an additional 16-bit free running timer, T8, with associated input capture register EICR (External Interrupt Capture Register) and Configuration Register, EICON. EICON is used to select the mode and edge of the El pin. EICR is a 16-bit capture register which records
the value of \(\mathrm{T8}\) (which is identical to TO ) when a specific event occurs on the El pin.
The timers T2 and T3 have selectable clock rates. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/ counter. The control register DIVBY programs the clock input to timers T2 and T3 (see Figure 20).
The timers T1 through T7 in conjunction with their registers form Timer-Register pairs. The registers hold the pulse duration values. All the Timer-Register pairs can be read from or written to. Each timer can be started or stopped under software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.

\section*{SYNCHRONOUS OUTPUTS}

The flexible timer structure of the HPC46064 simplifies pulse generation and measurement. There are four synchronous timer outputs (TSO through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 20).


TL/DD/11372-18
FIGURE 20. Timers T2-T3 Block

\section*{Timer Overview (Continued)}

Timer/register pairs 4-7 form four identical units which can generate synchronous outputs on port P (see Figure 21). Maximum output frequency for any timer output can be obtained by setting timer/register pair to zero. This then will produce an output frequency equal to \(1 / 2\) the frequency of the source used for clocking the timer.


TL/DD/11372-19
FIGURE 21. Timers T4-T7 Block

\section*{Timer Registers}

There are four control registers that program the timers. The divide by (DIVBY) register programs the clock input to timers T2 and T3. The timer mode register (TMMODE) contains control bits to start and stop timers T1 through T3. It also contains bits to latch, acknowledge and enable interrupts from timers T0 through T3. The control register PWMODE similarly programs the pulse width timers T4 through T7 by allowing them to be started, stopped, and to latch and enable interrupts on underflows. The PORTP register contains bits to preset the outputs and enable the synchronous timer output functions.

\section*{Timer Applications}

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC46064.
Frequencies can be generated by using the timer/register pairs. A square wave is generated when the register value is a constant. The duty cycle can be controlled simply by changing the register value.


Synchronous outputs based on Timer T2 can be generated on the 4 outputs TS0-TS3. Each output can be individually programmed to toggle on T2 underflow. Register R2 contains the time delay between events. Figure 23 is an example of synchronous pulse train generation.


FIGURE 23. Synchronous Pulse Generation

\section*{WATCHDOG Logic}

The WATCHDOG Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the WATCHDOG logic are potentially infinite loops and illegal addresses. Should the WATCHDOG register not be written to before Timer TO overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. An illegal condition also occurs when the processor generates an illegal address when in the Single-Chip modes.* Any illegal condition forces the WATCHDOG Output (WO) pin low. The \(\overline{\mathrm{WO}} \mathrm{pin}\) is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic.
*Note: See Operating Modes for details.

\section*{MICROWIRE/PLUS}

MICROWIRE/PLUS is used for synchronous serial data communications (see Figure 24). MICROWIRE/PLUS has an 8-bit parallel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.
The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMs).

MICROWIRE/PLUS (Continued)


TL/DD/11372-22
FIGURE 24. MICROWIRE/PLUS

\section*{MICROWIRE/PLUS Operation}

The HPC46064 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC46064 is the master or slave. The shift clock is generated when the HPC46064 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC46064 is configured as a slave. When the HPC46064 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 14 se-
lectable binary steps or T3 underflow from 153 Hz to 1.25 MHz with CKI at 20.0 MHz .

The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock. Serial data on the SI pin is clocked in on the rising edge of the SK clock.

\section*{MICROWIRE/PLUS Application}

Figure 25 illustrates a MICROWIRE/PLUS arrangement for an automotive application. The microcontroller-based system could be used to interface to an instrument cluster and various parts of the automobile. The diagram shows two HPC46064 microcontrollers interconnected to other MICROWIRE peripherals. HPC46064 \#1 is set up as the master and initiates all data transfers. HPC46064 \#2 is set up as a slave answering to the master.
The master microcontroller interfaces the operator with the system and could also manage the instrument cluster in an automotive application. Information is visually presented to the operator by means of an LCD display controlled by the COP472 display driver. The data to be displayed is sent serially to the COP472 over the MICROWIRE/PLUS link. Data such as accumulated mileage could be stored and retrieved from the EEPROM COP494. The slave HPC46064 could be used as a fuel injection processor and generate timing signals required to operate the fuel valves. The master processor could be used to periodically send updated values to the slave via the MICROWIRE/PLUS link. To speed up the response, chip select logic is implemented by connecting an output from the master to the external interrupt input on the slave.


TL/DD/11372-23
FIGURE 25. MICROWIRE/PLUS Application

\section*{HPC46064 UART}

The HPC46064 contains a software programmable UART. The UART (see Figure 26) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register. The baud rate may be selected from a range of 8 Hz to 128 kHz in binary steps or T3 underflow. By selecting a 9.83 MHz crystal, all standard baud rates from 75 baud to 38.4 kBaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source.
The HPC46064 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

\section*{UART Wake-up Mode}

The HPC46064 UART features a Wake-up Mode of operation. This mode of operation enables the HPC46064 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1. Data in the message is specified by having the ninth bit in the data frame reset to 0 .
The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC46064 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.


FIGURE 26. UART Block Diagram

\section*{Universal Peripheral Interface}

The Universal Peripheral Interface (UPI) allows the HPC46064 to be used as an intelligent peripheral to another processor. The UPI could thus be used to tightly link two HPC46064's and set up systems with very high data exchange rates. Another area of application could be where an HPC46064 is programmed as an intelligent peripheral to a host system such as the Series \(32000^{\text {® }}\) microprocessor. Figure 27 illustrates how an HPC46064 could be used as an intelligent peripherial for a Series 32000-based application. The interface consists of a Data Bus (port A), a Read Strobe (URD), a Write Strobe (UWR), a Read Ready Line (RDRDY),
a Write Ready Line ( \(\overline{\text { WRRDY }}\) ) and one Address Input (UAO). The data bus can be either eight or sixteen bits wide.
The URD and UWR inputs may be used to interrupt the HPC46064. The RDRDY and WRRDY outputs may be used to interrupt the host processor.
The UPI contains an Input Buffer (IBUF), an Output Buffer (OBUF) and a Control Register (UPIC). In the UPI mode, port A on the HPC46064 is the data bus. UPI can only be used if the HPC46064 is in the Single-Chip mode.


TL/DD/11372-25
FIGURE 27. HPC46064 as a Peripheral: (UPI Interface to Series 32000 Application)

\section*{Shared Memory Support}

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block. The HPC46064 supports shared memory access with two pins. The pins are the RDY/FLD input pin and the HLDA output pin. The user can software select either the Hold or Ready function by the state of a control bit. The HLDA output is multiplexed onto port B.
The host uses DMA to interface with the HPC46064. The host initiates a data transfer by activating the \(\overline{\mathrm{HLD}}\) input of
the HPC46064. In response, the HPC46064 places its system bus in a TRI-STATE Mode, freeing it for use by the host. The host waits for the acknowledge signal ( \(\overline{\text { LLDA }}\) ) from the HPC46064 indicating that the sytem bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC46064 resumes normal operations.
To insure proper operation, the interface logic shown is recommended as the means for enabling and disabling the user's bus. Figure 28 illustrates an application of the shared memory interface between the HPC46064 and a Series 32000 system.


TL/DD/11372-26
FIGURE 28. Shared Memory Application: HPC46064 Interface to Series 32000 System

\section*{Memory}

The HPC46064 has been designed to offer flexibility in memory usage. A total address space of 64 Kbytes can be addressed with 16 Kbytes of ROM and 512 bytes of RAM available on the chip itself. The ROM may contain program instructions, constants or data. The ROM and RAM share the same address space allowing instructions to be executed out of RAM.
Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed
directly by instructions or indirectly through the \(\mathrm{B}, \mathrm{X}\) and SP registers. Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC46064 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The HPC46064 memory address space extends to 64 Kbytes and registers and I/O are mapped as shown in Table IV.

TABLE IV. HPC46064 Memory Map
\begin{tabular}{|c|c|c|}
\hline FFFF:FFFO
FFEF:FFD0
FFCF:FFCE
\(\vdots \quad \vdots\)
E001:C000 & Interrupt Vectors JSRP Vectors \} On-Chip ROM* & USER MEMORY \\
\hline BFFF:BFFE
0301:0300 & \[
\left\{\begin{array}{l}
\text { External Expansion } \\
\text { Memory }
\end{array}\right.
\] & \\
\hline \[
\begin{gathered}
\text { 02FF:02FE } \\
\vdots: \\
01 \mathrm{C} 1: 01 \mathrm{Co}
\end{gathered}
\] & \} On-Chip RAM & USER RAM \\
\hline 0195:0194 & WATCHDOG Address & WATCHDOG Logic \\
\hline \begin{tabular}{l}
0192 \\
0191:0190 \\
018F:018E \\
018D:018C \\
018B:018A \\
0189:0188 \\
0187:0186 \\
0185:0184 \\
0183:0182 \\
0181:0180
\end{tabular} & TOCON Register TMMODE Register DIVBY Register T3 Timer R3 Register T2 Timer R2 Register I2CR Register/ R1 I3CR Register/ T1 14CR Register & Timer Block T0:T3 \\
\hline 015E:015F
015C
0153:0152
0151:0150
014F:014E
014D:014C
014B:014A
\(0149: 0148\)
\(0147: 0146\)
\(0145: 0144\)
\(0143: 0142\)
\(0141: 0140\) & \begin{tabular}{l}
EICR \\
EICON \\
Port P Register \\
PWMODE Register \\
R7 Register \\
T7 Timer \\
R6 Register \\
T6 Timer \\
R5 Register \\
T5 Timer \\
R4 Register \\
T4 Timer
\end{tabular} & Timer Block T4:T7 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
0128 \\
0126 \\
0124 \\
0122 \\
0120
\end{tabular} & ENUR Register TBUF Register RBUF Register ENUI Register ENU Register & UART \\
\hline 0104 & Port D Input Register & \\
\hline \begin{tabular}{l}
00F5:00F4 \\
00F3:00F2 \\
00F1:00F0
\end{tabular} & BFUN Register DIR B Register DIR A Register / IBUF & PORTS A \& B CONTROL \\
\hline O0E6 & UPIC Register & UPI CONTROL \\
\hline \[
\begin{aligned}
& \text { O0E3:00E2 } \\
& 00 \mathrm{E} 1: 00 \mathrm{EO}
\end{aligned}
\] & \begin{tabular}{l}
Port B \\
Port A / OBUF
\end{tabular} & PORTS A \& B \\
\hline \begin{tabular}{l}
OODE \\
00DD:00DC \\
00D8 \\
00D6 \\
00D4 \\
00D2 \\
00D0
\end{tabular} & \begin{tabular}{l}
Reserved \\
HALT Enable Register \\
Port I Input Register \\
SIO Register \\
IRCD Register \\
IRPD Register \\
ENIR Register
\end{tabular} & PORT CONTROL \& INTERRUPT CONTROL REGISTERS \\
\hline \[
\begin{aligned}
& \text { 00CF:00CE } \\
& 00 \mathrm{CD}: 00 \mathrm{CC} \\
& 00 \mathrm{CB}: 00 \mathrm{CA} \\
& 00 \mathrm{C9}: 00 \mathrm{CB} \\
& 00 \mathrm{C} 700 \mathrm{C} 6 \\
& 00 \mathrm{C} 5: 00 \mathrm{C} 4 \\
& 00 \mathrm{C} 3: 00 \mathrm{C} 2 \\
& 00 \mathrm{C} 0
\end{aligned}
\] & X Register B Register K Register A Register PC Register SP Register Reserved PSW Register & HPC CORE REGISTERS \\
\hline \[
\begin{gathered}
\text { 00BF:00BE } \\
\vdots: \\
0001: 0000
\end{gathered}
\] & On-Chip RAM & USER RAM \\
\hline
\end{tabular}
*Note: The HPC46064 On-Chip ROM is on addresses C000:FFFF and the External Expansion Memory is 0300:BFFF. The HPC46004 have no On-Chip ROM, External Memory is \(0300: F F F F\).

\section*{Design Considerations}

Designs using the HPC family of 16 -bit high speed CMOS microcontroliers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to \(V_{C C}\) or ground, either through a resistor or directly. Unlike the inputs, unused output should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.
- Keep \(V_{C C}\) bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tantalum capacitor of at least \(1 \mu \mathrm{~F}\) and bypass their outputs with a \(10 \mu \mathrm{~F}\) to \(50 \mu \mathrm{~F}\) tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a \(10 \mu \mathrm{~F}\) to \(20 \mu \mathrm{~F}\) tantalum electrolytic capacitor or a \(50 \mu \mathrm{~F}\) to \(100 \mu \mathrm{~F}\) aluminum electrolytic capacitor to decouple the \(V_{C C}\) bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.
A recommended crystal oscillator circuit to be used with the HPC is shown in Figure 29. See Table V for recommended component values. The recommended values given in Table \(V\) have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within " 1 " distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC and the case of the crystal.
It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a \(\mathrm{V}_{\mathrm{CC}}\) and ground plane that provide low inductance power lines to the
chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A \(1.0 \mu \mathrm{~F}, \mathrm{a} 0.1 \mu \mathrm{~F}\), and a \(0.001 \mu \mathrm{~F}\) dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

TABLE V. HPC Oscillator Table
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
XTAL \\
Freq \\
(MHz)
\end{tabular} & \(\mathbf{R}_{\mathbf{1}}(\Omega)\) \\
\hline\(\leq 2\) & 1500 \\
\hline 4 & 1200 \\
\hline 6 & 910 \\
\hline 8 & 750 \\
\hline 10 & 600 \\
\hline 12 & 470 \\
\hline 14 & 390 \\
\hline 16 & 300 \\
\hline 18 & 220 \\
\hline 20 & 180 \\
\hline 22 & 150 \\
\hline 24 & 120 \\
\hline 26 & 100 \\
\hline 28 & 75 \\
\hline 30 & 62 \\
\hline
\end{tabular}
\(\mathrm{R}_{\mathrm{F}}=3.3 \mathrm{M} \Omega\)
\(\mathrm{C}_{1}=27 \mathrm{pF}\)

\(\mathrm{C}_{2}=33 \mathrm{~F}\)
XTAL Specifications: The crystal used was an M-TRON Industries MP-1 Series XTAL. "AT" cut, parallel resonant
\(\mathrm{C}_{\mathrm{L}}=18 \mathrm{pF}\)
Series Resistance is
\(25 \Omega\) @ 25 MHz
\(40 \Omega\) @ 10 MHz
\(600 \Omega\) @ 2 MHz
FIGURE 29. Recommended Crystal Circuit

\section*{HPC46064 CPU}

The HPC46064 CPU has a 16 -bit ALU and six 16 -bit registers:

\section*{Arithmetic Logic Unit (ALU)}

The ALU is 16 bits wide and can do 16 -bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle. The ALU can also output the carry bit to a 1 -bit C register.

\section*{HPC46064 CPU (Continued)}

\author{
Accumulator (A) Register
}

The 16-bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

\section*{Address ( B and X ) Registers}

The 16-bit B and \(X\) registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

\section*{Boundary (K) Register}

The 16 -bit K register is used to set limits in repetitive loops of code as register B sequences through data memory.

\section*{Stack Pointer (SP) Register}

The 16-bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits.

\section*{Program (PC) Register}

The 16-bit PC register addresses program memory.

\section*{Addressing Modes}

\section*{ADDRESSING MODES—ACCUMULATOR AS DESTINATION}

\section*{Register Indirect}

This is the "normal" mode of addressing for the HPC46064 (instructions are single-byte). The operand is the memory addressed by the B register (or X register for some instructions).

\section*{Direct}

The instruction contains an 8 -bit or 16 -bit address field that directly points to the memory for the operand.
Indirect
The instruction contains an 8 -bit address field. The contents of the WORD addressed points to the memory for the operand.

\section*{Indexed}

The instruction contains an 8-bit address field and an 8- or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.

\section*{Immediate}

The instruction contains an 8 -bit or 16 -bit immediate field that is used as the operand.
Register Indirect (Auto Increment and Decrement)
The operand is the memory addressed by the \(X\) register. This mode automatically increments or decrements the X register (by 1 for bytes and by 2 for words).
Register Indirect (Auto Increment and Decrement) with Conditional Skip
The operand is the memory addressed by the \(B\) register. This mode automatically increments or decrements the B register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if B goes past K.

\section*{ADDRESSING MODES-DIRECT MEMORY AS DESTINATION \\ Direct Memory to Direct Memory}

The instruction contains two 8 - or 16 -bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.

\section*{Immediate to Direct Memory}

The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.
Double Register Indirect Using the \(\mathbf{B}\) and \(\mathbf{X}\) Registers Used only with Reset, Set and IF bit instructions; a specific bit within the 64 kbyte address range is addressed using the \(B\) and \(X\) registers. The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the X register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register X .

\section*{HPC Instruction Set Description}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & Add & \(\mathrm{MA}+\) Meml \(\rightarrow\) MA \(\quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline ADC & Add with carry & \(\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow \mathrm{MA} \quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline ADDS & Add short imm8 & \(A+\mathrm{imm8} \rightarrow \mathrm{~A} \quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline DADC & Decimal add with carry & \(\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline SUBC & Subtract with carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA carry \(\rightarrow\) C \\
\hline DSUBC & Decimal subtract w/carry & MA - Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline MULT & Multiply (unsigned) & \(\mathrm{MA}^{*}\) Meml \(\rightarrow\) MA \& \(\mathrm{X}, \mathrm{O} \rightarrow \mathrm{K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIV & Divide (unsigned) & MA/Meml \(\rightarrow\) MA, rem. \(\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, \mathrm{O} \rightarrow \mathrm{C}\) \\
\hline DIVD & Divide Double Word (unsigned) &  \\
\hline IFEQ & If equal & Compare MA \& Meml, Do next if equal \\
\hline IFGT & If greater than & Compare MA \& Meml, Do next if MA > Meml \\
\hline AND & Logical and & MA and Meml \(\rightarrow\) MA \\
\hline OR & Logical or & MA or Meml \(\rightarrow\) MA \\
\hline XOR & Logical exclusive-or & MA xor Meml \(\rightarrow\) MA \\
\hline \multicolumn{3}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline INC & Increment & Mem \(+1 \rightarrow\) Mem \\
\hline DECSZ & Decrement, skip if 0 & Mem -1 \(\rightarrow\) Mem, Skip next if Mem \(=0\) \\
\hline
\end{tabular}


\section*{Memory Usage}

Number of Bytes for Each Instruction (number in parenthesis is 16-Bit field)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{Using Accumulator A} & \multicolumn{4}{|c|}{To Direct Memory} \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Reg Indir. \\
(B) \\
(X)
\end{tabular}}} & \multirow[t]{2}{*}{Direct} & \multirow[t]{2}{*}{Indir} & \multirow[t]{2}{*}{Index} & \multirow[t]{2}{*}{Immed.} & \multicolumn{2}{|c|}{Direct} & \multicolumn{2}{|c|}{Immed.} \\
\hline & & & & & & & * & ** & * & ** \\
\hline LD & 1 & 1 & 2(4) & 3 & 4(5) & 2(3) & 3(5) & 5(6) & 3(4) & 5(6) \\
\hline X & 1 & 1 & 2(4) & 3 & 4(5) & - & - & - & - & - \\
\hline ST & 1 & 1 & 2(4) & 3 & 4(5) & - & - & - & - & - \\
\hline ADC & 1 & 2 & 3(4) & 3 & 4(5) & 4(5) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline ADDS & - & - & - & - & - & 2 & & - & ( & ( \\
\hline SBC & 1 & 2 & 3(4) & 3 & 4(5) & 4(5) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline DADC & 1 & 2 & 3(4) & 3 & 4(5) & 4(5) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline DSBC & 1 & 2 & 3(4) & 3 & 4(5) & 4(5) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline ADD & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline MULT & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline DIV & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline DIVD & 1 & 2 & 3(4) & 3 & 4(5) & - & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline IFEQ & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline IFGT & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline AND & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline OR & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline XOR & 1 & 2 & 3(4) & 3 & 4(5) & 2(3) & 4(5) & 5(6) & 4(5) & 5(6) \\
\hline \multicolumn{11}{|l|}{\begin{tabular}{l}
*8-bit direct address \\
**16-bit direct address
\end{tabular}} \\
\hline
\end{tabular}

Instructions that Modify Memory Directly
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline & (B) & (X) & Direct & Indir & Index & B\& X \\
\hline SBIT & 1 & 2 & \(3(4)\) & 3 & \(4(5)\) & 1 \\
RBIT & 1 & 2 & \(3(4)\) & 3 & \(4(5)\) & 1 \\
IFBIT & 1 & 2 & \(3(4)\) & 3 & \(4(5)\) & 1 \\
\hline DECSZ & 3 & 2 & \(2(4)\) & 3 & \(4(5)\) & \\
INC & 3 & 2 & \(2(4)\) & 3 & \(4(5)\) & \\
\hline
\end{tabular}

Register Indirect Instructions with Auto Increment and Decrement


Instructions Using A and C
\begin{tabular}{|ll|l|}
\hline CLR & A & 1 \\
INC & A & 1 \\
DEC & A & 1 \\
COMP & A & 1 \\
SWAP & A & 1 \\
RRC & A & 1 \\
RLC & A & 1 \\
SHR & A & 1 \\
SHL & A & 1 \\
SC & & 1 \\
RC & & 1 \\
IFC & & 1 \\
IFNC & & 1 \\
\hline
\end{tabular}

Immediate Load Instructions
\begin{tabular}{|l|c|}
\hline & Immed. \\
\hline LD B,* & \(2(3)\) \\
LD X,* & \(2(3)\) \\
LD K,* & \(2(3)\) \\
\hline LD BK,*,* & \(3(5)\) \\
\hline
\end{tabular}

Transfer of Control Instructions
\begin{tabular}{|l|l|}
\hline JSRP & 1 \\
JSR & 2 \\
JSRL & 3 \\
JP & 1 \\
JMP & 2 \\
JMPL & 3 \\
JID & 1 \\
JIDW & 1 \\
NOP & 1 \\
RET & 1 \\
RETSK & 1 \\
RETI & 1 \\
\hline
\end{tabular}

Stack Reference Instructions
\begin{tabular}{|l|c|}
\cline { 2 - 2 } \multicolumn{1}{c|}{} & Direct \\
\hline PUSH & 2 \\
POP & 2 \\
\hline
\end{tabular}

\section*{Code Efficiency}

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC46064 has been designed to be extremely codeefficient. The HPC46064 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC46064, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

\section*{SINGLE BYTE INSTRUCTIONS}

The majority of instructions on the HPC46064 are singlebyte. There are two especially code-saving instructions: JP is a 1 -byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1 -byte call subroutine. The user makes a table of the 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into this table; the assembler can give this information.

\section*{EFFICIENT SUBROUTINE CALLS}

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

\section*{MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING}

The HPC46064 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:
1. Exchange \(A\) and memory pointed to by the \(B\) register
2. Increment or decrement the \(B\) register
3. Compare the \(B\) register to the \(K\) register
4. Generate a conditional skip if \(B\) has passed \(K\)

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

\section*{BIT MANIPULATION INSTRUCTIONS}

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

\section*{DECIMAL ADD AND SUBTRACT}

This instruction is needed to interface with the decimal user world.
It can handle both 16-bit words and 8-bit bytes.

The 16 -bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4-digit variables. The HPC46064 supplies 8 -bit byte capability for 2 -digit variables and literal variables.

\section*{MULTIPLY AND DIVIDE INSTRUCTIONS}

The HPC46064 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

\section*{Development Support HPC Microcontroller Development System}

The HPC microcontroller development system is an in-system emulator (ISE) designed to support the entire family of HPC Microcontrollers. The complete package of hardware and software tools combined with a host system provides a powerful system for design, development and debug of HPC based designs. Software tools are available for IBM \({ }^{\circledR}\) PC-AT® (MS-DOS, PC-DOS) and for Unix based multi-user Sun \({ }^{\circledR}\) Sparcstation (SunOSTM).
The stand alone units comes complete with a power supply and extemal emulation POD. This unit can be connected to various host systems through an RS-232 link. The software package includes an ANSI compatible C-Compiler, Linker, Assembler and librarian package. Source symbolic debug capability is provided through a user friendly MS-windows 3.0 interface for IBM PC-AT environment and through a line debugger under Sunview for Sun Sparcstations.
The ISE provides fully transparent in-system emulation at speeds up to 20 MHz 1 waitstate. A \(2 k\) word ( 48 -bit wide) trace buffer gives trace trigger and non-intrusive monitoring of the system. External triggering is also available through an external logic interface socket on the POD. Direct EPROM programming can be done through the use of externally mounted EPROM socket. Form-Fit-Function emulator programming is supported by a programming board included with the system. Comprehensive on-line help and diagnostics features reduce user's design and debug time. 8 hardware breakpoints (Address/range), 64 Kbytes of user memory, and break on external events are some of the other features offered.
Hewlett Packard model HP64775 Emulator/Analyzer providing in-system emulation for up to 30 MHz 1 waitstate is also available. Contact your local sales office for technical details and support.

\section*{Development Support (Continued)}

\section*{Development Tools Selection Table}
\begin{tabular}{|c|c|c|c|c|}
\hline Product & Order Number & Description & Included & Manual Number \\
\hline \multirow[t]{6}{*}{\[
\begin{aligned}
& \text { HPC16004/ } \\
& 16064
\end{aligned}
\]} & HPC-DEV-ISE4 HPC-DEV-ISE4-E & HPC In-System Emulator HPC in-System Emulator for Europe and South East Asia & HPC MDS User's Manual MDS Comm User's Manual HPC Emulator Programmer User's Manual HPC16004/16064 Manual & \[
\begin{aligned}
& 420420184-001 \\
& 424420188-001 \\
& 420421313-001
\end{aligned}
\] \\
\hline & NPC-DEV-IBMA & Assembler/Linker/ Library Package for IBM PC-AT & HPC Assembler/Linker Librarian User's Manual & 424410836-001 \\
\hline & HPC-DEV-IBMC & \begin{tabular}{l}
C Compiler/Assembler/ Linker/Library \\
Package for IBM PC-AT
\end{tabular} & \begin{tabular}{l}
HPC C Compiler User's Manual \\
HPC Assembler/Linker/Library User's Manual
\end{tabular} & \begin{tabular}{l}
424410883-001 \\
424410836-001
\end{tabular} \\
\hline & HPC-DEV-WDBC & \begin{tabular}{l}
Source Symbolic Debugger for IBM PC-AT \\
C Compiler/Assembler/ Linker Library Package for IBM PC-AT
\end{tabular} & Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424420189-001 \\
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & HPC-DEV-SUNC & C-Compiler/Assembler/ Linker Library Package for Sun Sparcstation & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline & HPC-DEV-SUNDB & Source/Symbolic Debugger for Sun Sparcstation C Compiler/Assembler/Linker Library Package & Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline \multirow[t]{2}{*}{Complete System:
\[
\begin{aligned}
& \text { HPC16004/ } \\
& 16064
\end{aligned}
\]} & HPC-DEV-SYS4 & HPC In-System Emulator with C Compiler/Assembler/ Linker/Library and Source Symbolic Debugger & & \\
\hline & HPC-DEV-SYS4-E & Same for Europe and South East Asia & & \\
\hline
\end{tabular}

\section*{How to Order}

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

\section*{DIAL-A-HELPER}

Dial-A-Helper is a service provided by the Microcontroller Applications group. Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

\section*{INFORMATION SYSTEM}

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION
(electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found. The minimum requirement for accessing Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.
```

Order P/N: MDS-DIAL-A-HLP
Information System Package Contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

```

\section*{Development Support (Continued)}

\section*{FACTORY APPLICATIONS SUPPORT}

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a development system, he can leave messages on our electronic bulletin board, which we will respond to.
\begin{tabular}{lll} 
Voice: & (408) 721-5582 \\
Modem: & (408) \(739-1162\) \\
& Baud: & 300 or 1200 baud \\
& Set-Up: & Length: 8 -Bit \\
& & Parity: \\
& & Stop Bit: 1
\end{tabular}

DIAL-A-HELPER


\section*{Part Selection}

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC46064 has been generically used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.


FIGURE 8. HPC Family Part Numbering Scheme

\section*{Examples}

HPC46004V20 - ROMless, Commercial temperature ( \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) ), PLCC
HPC16064XXX/U20-16k masked ROM, Military temperature ( \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) ), PGA
HPC26004XXX/V20-ROMless, Automotive temperature \(\left(-40^{\circ} \mathrm{C}\right.\) to \(\left.+105^{\circ} \mathrm{C}\right)\), PLCC

HPC36400E/HPC46400E High-Performance Communications microController

\section*{General Description}

The HPC46400E is an upgraded HPC16400. Features have been added to support V.120, the 8-bit mode has been enhanced to support all instructions, and the UART has been changed to provide more flexibility and power. The HPC46400E is fully upward compatible with the HPC16400. The HPC46400E has 4 functional blocks to support a wide range of communication application-2 HDLC channels, 4 channel DMA controller to facilitate data flow for the HDLC channels, programmable serial interface and UART.
The serial interface decoder allows the 2 HDLC channels to be used with devices using interchip serial link for point-topoint and multipoint data exchanges. The decoder generates enable signals for the HDLC channels allowing multiplexed D and B channel data to be accessed.
The HDLC channels manage the link by providing sequencing using the HDLC framing along with error control based upon a cyclic redundancy check (CRC). Multiple address recognition modes, and both bit and byte modes of operation are supported.
The HPC36400E and HPC46400E are available in 68 -pin PLCC and LDCC packages.

\section*{Features}
- HPCTM family-core features:
- 16-bit data bus, ALU, and registers
- 64 kbytes of external memory addressing
-FAST!-20.0 MHz system clock
- Four 16-bit timer/counters with WATCHDOGTM logic
— MICROWIRE/PLUSTM serial I/O interface
- CMOS-low power with two power save modes
- Two full duplex HDLC channels
— Optimized for ISDN, X.25, V.120, and LAPD applications
- Programmable frame address recognition
- Up to 4.65 Mbps serial data rate
- Built in diagnostics
- Synchronous bypass mode
- Optional CRC generation
- Received CRC bytes can be read by the CPU
- Four channel DMA controller
- 8- or 16-bit external data bus
- UART
- Full duplex
\(-7,8\), or 9 data bits
- Even, odd, mark, space or no parity
\(-7 / 8,1\) or 2 stop bit generation
- Accurate internal baud rate generation up to \(625 k\) baud without penalty of using expensive crystal
- Synchronous and asynchronous modes of operation
- Serial Decoder
- Supports 6 popular time division multiplexing protocols for inter-chip communications
- Optional rate adaptation of \(64 \mathrm{kbit} / \mathrm{s}\) data rate to 56 kbit/s
- Over \(1 / 2\) Mbyte of extended addressing
- Easy interface to National's DASL, 'U' and 'S' trans-ceivers-TP3400, TP3410 and TP3420
- Commercial \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) and industrial \(\left(-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}\) )

\section*{Block Diagram}



INPUT VOLTAGE LEVELS-SCHMITT TRIGGERED: RESET, CKI, WO, D0, I1, I2, I3

INPUT VOLTAGE LEVELS-PORT A
output voltage levels

Note 1: \(\mathrm{I}_{\mathrm{CC}_{1}}, \mathrm{I}_{\mathrm{CC}_{2}}, \mathrm{I}_{\mathrm{CC}_{3}}\) measured with no external drive ( \(\mathrm{IOH}_{\mathrm{OH}}\) and \(\mathrm{I}_{\mathrm{OL}}=0, \mathrm{I}_{\mathrm{IH}}\) and \(\mathrm{I}_{\mathrm{IL}}=0\) ). \(\mathrm{ICC}_{1}\) is measured with \(\overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}}\). \(\mathrm{I}_{\mathrm{CC}}\) is measured with \(\mathrm{NMI}=\)
\(\mathrm{V}_{\mathrm{CC}}\). CKI driven to \(\mathrm{V}_{\mathrm{IH}_{1}}\) and \(\mathrm{V}_{\mathrm{I}}^{1} 10\) with rise and fall times less than 10 ns .


Note 4: ST2 drive will not meet this spec under condition of RESET pin = low.

\section*{AC Electrical Characteristics}
(see Notes 1 and 4 and Figures 1 thru 5), \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{HPC} 46400 \mathrm{E},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36400E
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter and Notes & Min & Max & Units & Note \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { n } \\
& \text { 믕 }
\end{aligned}
\]} & \begin{tabular}{l}
\({ }^{f} \mathrm{C}\) \(\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}\) \(\mathrm{t}_{\mathrm{C} 1 \mathrm{R}}\) \({ }^{1} \mathrm{C} 1 \mathrm{~F}\) \(100 \mathrm{t}_{\mathrm{C} 1 \mathrm{H}} / \mathrm{t}_{\mathrm{C} 1}\) \(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}\) \({ }^{\text {twait }}=t_{c}\) tDCtC2R \\
\(t_{\text {DC1C2F }}\)
\end{tabular} & CKI Operating Frequency CKI Period CKI Rise Time CKI Fall Time CKI Duty Cycle CPU or DMA Timing Cycle CPU or DMA Wait State Period Delay of CK2 Rising Edge after CKI Falling Edge Delay of CK2 Falling Edge after CKI Falling Edge & \[
\begin{gathered}
2 \\
50 \\
\\
45 \\
100 \\
100 \\
0 \\
0
\end{gathered}
\] & \[
\begin{gathered}
20 \\
500 \\
7 \\
7 \\
55 \\
\\
\\
55 \\
\\
55
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{MHz} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\% \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\\
\\
\text { ns }
\end{gathered}
\] & \begin{tabular}{l}
(Note 1) \\
(Note 1) \\
(Note 1) \\
(Note 2) \\
(Note 2)
\end{tabular} \\
\hline & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8 \\
& \mathrm{f}_{\mathrm{MW}}=\mathrm{f}_{\mathrm{C}} / 19 \\
& \mathrm{t}_{\mathrm{HCK}}=4 \mathrm{t}_{\mathrm{C} 1}+14
\end{aligned}
\] & External UART Clock Input Frequency External MICROWIRE/PLUS Clock Input Frequency HDLC Clock Input Period & 214 & \[
\begin{gathered}
2.5 \\
1.052
\end{gathered}
\] & \begin{tabular}{l}
MHz \\
MHz \\
ns
\end{tabular} & \\
\hline  & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 19 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}} \\
& \mathrm{f}_{\text {XOUT }}=\mathrm{f}_{\mathrm{C}} / 16
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs Timer Output Frequency & 100 & \[
\begin{aligned}
& 1052 \\
& 1.25
\end{aligned}
\] & kHz ns MHz & \\
\hline \multirow[t]{3}{*}{} & tuws & \begin{tabular}{l}
MICROWIRE Setup Time - Master \\
- Slave
\end{tabular} & \[
\begin{aligned}
& 100 \\
& 20
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns}
\end{aligned}
\] & \\
\hline & tuwh & MICROWIRE Hold Time - Master - Slave & \[
\begin{array}{r}
20 \\
50 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \hline
\end{aligned}
\] & \\
\hline & tuwv & \begin{tabular}{l}
MICROWIRE Output Valid Time - Master \\
- Slave
\end{tabular} & & \[
\begin{gathered}
50 \\
150 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \hline
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \text { 흠 } \\
& \text { 무 } \\
& \text { ㅎ } \\
& \text { 든 } \\
& \text { 제 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{SALE}}=3 / 4 \mathrm{t}_{\mathrm{C}}+40 \\
& \mathrm{t}_{\mathrm{HWP}}=3 / 4 \mathrm{t}_{\mathrm{C}}+35 \\
& \mathrm{t}_{\mathrm{HAE}}=3 / 4 \mathrm{t}_{\mathrm{C}}+100 \\
& \mathrm{t}_{\mathrm{HAD}}=5 / 4 \mathrm{t}_{\mathrm{C}}+85 \\
& \mathrm{t}_{\mathrm{BF}} \\
& \mathrm{t}_{\mathrm{BE}}=\mathrm{t}_{\mathrm{C}}-66 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
HLD Falling Edge before ALE Rising Edge HLD Pulse Width \\
HLDA Falling Edge after \(\overline{\text { HLD }}\) Falling Edge HLDA Rising Edge after HLD Rising Edge Bus Float after HLDA Falling Edge Bus Enable after HLDA Rising Edge
\end{tabular} & \[
\begin{aligned}
& 115 \\
& 110 \\
& 34
\end{aligned}
\] & \[
\begin{gathered}
175 \\
210 \\
66
\end{gathered}
\] &  & (Note 3) \\
\hline
\end{tabular}

Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO. Spec'd tc1R, \(\mathrm{t}_{\mathrm{C} 1 \mathrm{~F}}\), and CKI duty cycle limits are not tested but are guaranteed functional by design.
Note 2: Do not design with this parameter unless CKI is driven with an active signal meeting \(T_{C 1 R}\) and \(T_{C 1 F}\) specs. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \(t_{\text {HAE }}\) is spec'd for case with \(\overline{H L D}\) falling edge occurring at the latest time it can be accepted during the present CPU or DMA cycle being executed. If \(\overline{\text { HLD }}\) falling edge occurs later, \(\mathrm{t}_{\text {HAE }}\) as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction or DMA cycle, its wait states and ready input.
Note 4: WS (twait) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}\), with one wait state preprogrammed. These values are guaranteed with AC loading of 100 pF on Port \(\mathrm{A}, 50 \mathrm{pF}\) on CK2, 80 pF on other outputs, and DC loading of the pin's DC spec non CMOS \(\mathrm{lOL}_{\mathrm{O}}\) or \(\mathrm{IOH}_{\mathrm{O}}\).

\section*{AC Electrical Characteristics (Continued)}

CPU and DMA Timing (see Notes 1 and 4 and Figures 2, 4, 6, 7, 8, and 9 ), \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC46400E, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for HPC36400E
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & Symbol & Formula & Cycle & Parameter & Min & Max & Units & Note \\
\hline \multirow{7}{*}{Address Cycles} & \(\mathrm{t}_{1}\) ALR & & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Delay of ALE Rising Edge after CKI Rising Edge Delay of ALE Rising Edge after CKI Falling Edge & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 35 \\
& 35
\end{aligned}
\] & ns
ns & \begin{tabular}{l}
(Note 2) \\
(Note 2)
\end{tabular} \\
\hline & \(\mathrm{t}_{1} \mathrm{ALF}\) & & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Delay of ALE Falling Edge after CKI Rising Edge Delay of ALE Falling Edge after CKI Falling Edge & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 35 \\
& 35
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
(Note 2) \\
(Note 2)
\end{tabular} \\
\hline & \(\mathrm{t}_{\text {2ALR }}\) & \(1 / 4 t_{C}+20\) & CPU & ALE Rising Edge after CK2 Rising Edge & & 45 & ns & \\
\hline & \(\mathrm{t}_{2 \text { ALF }}\) & \(1 / 4 t_{C}+20\) & CPU & ALE Falling Edge after CK2 Falling Edge & & 45 & ns & \\
\hline & \(\mathrm{t}_{\mathrm{LL}}\) & \(1 / 2 t_{c}-9\) & & ALE Pulse Width & 41 & & ns & \\
\hline & tsr & \(1 / 4 t_{C}-20\) & & Setup of Address Valid before ALE Falling Edge & 5 & & ns & (Note 3) \\
\hline & \(t_{V P}\) & \[
\begin{aligned}
& 1 / 4 t_{c}-10 \\
& 1 / 2 t_{c}-10
\end{aligned}
\] & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Hold of Address Valid after ALE Falling Edge & \[
\begin{aligned}
& 15 \\
& 40 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns}
\end{aligned}
\] & \\
\hline \multirow{6}{*}{} & \(\mathrm{t}_{\text {ARR }}\) & \(1 / 2 \mathrm{tc}^{\text {c }}\) - 20 & & ALE Falling Edge to \(\overline{\mathrm{RD}}\) Falling Edge & 30 & & ns & \\
\hline & \(\mathrm{t}_{\mathrm{ACC}}\) & \[
\begin{aligned}
& t_{c}+W S-55 \\
& 5 / 4 t_{C}+W S-75
\end{aligned}
\] & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Data Input Valid after Address Output Valid & & \[
\begin{aligned}
& 145 \\
& 150 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns}
\end{aligned}
\] & \\
\hline & \(t_{\text {t }}\) & \[
\begin{aligned}
& 1 / 4 \mathrm{tc}_{\mathrm{C}}+W S-35 \\
& 1 / 2 \mathrm{tc}+W S \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Data Input Valid after \(\overline{\mathrm{RD}}\) Falling Edge & & \[
\begin{gathered}
90 \\
115
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns}
\end{aligned}
\] & \\
\hline & \(t_{\text {t }}\) W & \[
\begin{aligned}
& 1 / 4 \mathrm{t}_{\mathrm{C}}+W S-15 \\
& 1 / 2 \mathrm{t}_{\mathrm{C}}+W S-15 \\
& \hline
\end{aligned}
\] & CPU DMA & \(\overline{\text { RD Pulse Width }}\) & \[
\begin{array}{r}
110 \\
135 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \text { ns } \\
& \hline
\end{aligned}
\] & \\
\hline & \(t_{\text {DR }}\) & \[
\begin{aligned}
& t c-15 \\
& 3 / 4 \mathrm{tc}-15 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Hold of Data Input Valid after \(\overline{\mathrm{RD}}\) Rising Edge & \[
\begin{aligned}
& 0 \\
& 0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 85 \\
& 60 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { ns } \\
& \text { ns }
\end{aligned}
\] & (Note 5) (Note 5) \\
\hline & \(\mathrm{t}_{\text {RDA }}\) & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{C}}-5 \\
& 3 / 4 \mathrm{t}_{\mathrm{C}}-10
\end{aligned}
\] & \begin{tabular}{l}
CPU \\
DMA
\end{tabular} & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & \[
\begin{aligned}
& 95 \\
& 65
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \hline
\end{aligned}
\] & (Note 5) (Note 5) \\
\hline \multirow[t]{4}{*}{} & \(\mathrm{t}_{\text {ARW }}\) & \(1 / 2 t_{c}-20\) & & ALE Falling Edge to WR Falling Edge & 30 & & ns & \\
\hline & \({ }^{\text {t }}\) WW & \[
\begin{aligned}
& 3 / 4 t_{\mathrm{C}}+W S-15 \\
& 1 / 2 \mathrm{t}_{\mathrm{C}}+W S-15 \\
& \hline
\end{aligned}
\] & CPU DMA & WR Pulse Width & \[
\begin{aligned}
& 160 \\
& 135 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns}
\end{aligned}
\] & \\
\hline & tV & \[
\begin{aligned}
& 1 / 2 \mathrm{t}_{\mathrm{C}}+W S-40 \\
& 1 / 2 \mathrm{t}_{\mathrm{C}}+W S-50 \\
& \hline
\end{aligned}
\] & CPU DMA & Data Output Valid before WR Rising Edge & \[
\begin{aligned}
& 110 \\
& 100 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \hline
\end{aligned}
\] & \\
\hline & \(\mathrm{t}_{\mathrm{HW}}\) & \(1 / 4 t_{C}-10\) & & Hold of Data Output Valid after WRR Rising Edge & 15 & & ns & \\
\hline \multirow{3}{*}{} & \(\mathrm{t}_{\text {RDYS }}\) & & & \(\overline{\text { RDY Falling Edge before CK2 Rising Edge }}\) & 45 & & ns & \\
\hline & & & & RDY Rising Edge after CK2 Rising Edge & 0 & & ns & \\
\hline & trdyV & \[
\begin{aligned}
& W S-1 / 4 t_{C}-47 \\
& t_{C}-47
\end{aligned}
\] & CPU DMA & \(\overline{\mathrm{RDY}}\) Falling Edge after \(\overline{\mathrm{RD}}\) or \(\overline{\text { WR }}\) Falling Edge & & \[
\begin{aligned}
& 28 \\
& 53 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { ns } \\
& \text { ns }
\end{aligned}
\] & (Note 6) \\
\hline
\end{tabular}

Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO . Spec'd \(\mathrm{t}_{\mathrm{C} 1 \mathrm{R}}, \mathrm{t}_{\mathrm{C} 1 \mathrm{~F}}\), and CKI duty cycle limits are not tested but are guaranteed functional by design.
Note 2: Do not design with this parameter unless CKI is driven with an active signal meeting \(T_{C 1 R}\) and \(T_{C 1 F}\) specs. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.

Note 3: Setup of HBE valid before ALE falling edge is 0 ns minimum.
Note 4: WS (twAIT) \(\times\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}\), with one wait state preprogrammed. These values are guaranteed with AC loading of 100 pF on Port \(\mathrm{A}, 50 \mathrm{pF}\) on CK2, 80 pF on other outputs, and DC loading of the pin's DC spec non CMOS \(\mathrm{IOL}_{\mathrm{OL}}\) or \(\mathrm{IOH}^{2}\)
Note 5: Formula has \(7 / 4 \mathrm{t}_{\mathrm{c}}\) for CPU read followed by DMA \(4 / 4 \mathrm{tc}\) for DMA read followed by CPU
Note 6: In HPC in-circuit emulators the \(t_{\text {RDYV }}\) formulas are WS \(-1 / 4 t_{C}-57\) and \(t_{C}-57\) yielding minimums of 18 ns and 43 ns for CPU and DMA cycles, respectively.

\section*{Timing Waveforms}



TL/DD/10422-3
FIGURE 1. CKI Input Signal
 and at 0.8 V for a logic " 0 " hold or falling edge.

FIGURE 2. Input and Output for AC Tests


TL/DD/10422-5
FIGURE 3. MICROWIRE Setup/Hold Timing


FIGURE 4. CKI, CK2 ALE Timing Diagram


FIGURE 5. External Hold Timing

Timing Waveforms (Continued)


TL/DD/10422-8
FIGURE 6. CPU and DMA Write Cycles


FIGURE 7. CPU and DMA Read Cycles


FIGURE 8. CPU Ready Mode with 1 Wait State and Ready Wait Extension


FIGURE 9. DMA Ready Mode with 2 Wait States and Ready Wait Extension

\section*{Timing Waveforms (Continued)}

\begin{tabular}{l|l|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units \\
\hline TETE & Hold of TEN Low after HCK Rising Edge & 5 & & ns \\
TLTE & Setup of TEN Rising Edge before HCK Rising Edge & 85 & & ns \\
TVTE & Delay of TX Output Valid after TEN Rising Edge & & 40 & ns \\
TVTC & Delay of TX Output Valid after HCK Rising Edge & 65 & ns \\
THTE & Hold of TEN High after HCK Falling Edge & 60 & & ns \\
TSTE & Setup of TEN Falling Edge before HCK Falling Edge & 20 & & ns \\
TTTE & Delay of TX Output TRI-STATE® after TEN Falling Edge & & 40 & ns \\
TVTR & TVTC in Rate Adaptation Mode & & 75 & ns \\
\hline
\end{tabular}

Timing Dlagrams for RX Using External Enable


TL/DD/10422-13
\begin{tabular}{l|l|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max \\
\hline TERE & Hold of REN Low after HCK Rising Edge & 5 & \\
TLRE & Setup of REN Rising Edge before HCK Falling Edge & 30 & \\
TVRS & Setup of RX Data Input Valid before HCK Falling Edge & 20 & ns \\
TVRH & Hold of RX Data Input Valid after HCK Falling Edge & 20 & ns \\
THRE & Hold of REN High after HCK Rising Edge & & ns \\
TSRE & Setup of REN Falling Edge before HCK Falling Edge & 30 & ns \\
\hline
\end{tabular}

Timing Waveforms (Continued)
Serial Decoder Timing Diagram (Mode 2)

\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Comments & Units \\
\hline TPFS & Number of HCK1 Periods between FS Falling Edges & 34 & & & \\
TAFS & Number of HCK1 Rising Edges during FS Low & 1 & 32 & & \\
TEFS & Hold of FS High after HCK1 Rising Edge & 10 & & Early FS & ns \\
TLFS & Setup of FS Falling Edge before HCK1 Rising Edge & 20 & & Late FS, (Note 8) & ns \\
TVFC & Delay of TX Output Valid after HCK1 Rising Edge & & 60 & (Note 7) & ns \\
THFS & Hold of FS Low after HCK1 Rising Edge & 20 & & & ns \\
TSFS & Setup of FS Rising Edge before HCK1 Rising Edge & 20 & & & ns \\
TTTC & Delay of TX output TRI-STATE after HCK1 Rising Edge & & 40 & & ns \\
TVFR & TVFC in Rate Adaptation Mode & & 75 & & ns \\
\hline
\end{tabular}

Serial Decoder Timing Diagram (Modes 3, 4)

\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Comments & Units \\
\hline TPFS & Number of HCK1 Periods between FS Rising Edges & 64 & & SD Mode 3 & \\
TPFS & Number of HCK1 Periods between FS Rising Edges & 32 & & SD Mode 4 & \\
TAFS & Number of HCK1 Falling Edges during FS High & 2 & 62 & SD Mode 3 & \\
TAFS & Number of HCK1 Falling Edges during FS High & 2 & 30 & SD Mode 4 & \\
TEFS & Hold of FS Low after HCK1 Falling Edge & 10 & & Early FS & ns \\
TLFS & Setup of FS Rising Edge before HCK1 Falling Edge & 45 & & Late FS, (Note 8) & ns \\
TVFS & Delay of TX Output Valid after HCK1 and FS Rising Edges & & 70 & (Note 9) & ns \\
THFS & Hold of FS High after HCK1 Falling Edge & 20 & & & ns \\
TSFS & Setup of FS Falling Edge before HCK1 Rising Edge & 20 & & & ns \\
TTTC & Delay of TX output TRI-STATE after HCK1 Rising Edge & & 40 & & ns \\
\hline
\end{tabular}

Note 7: This spec is for 1st bit only. Remaining bits are spec'd by transmitter TVTC spec.
Note 8: Receiver specs TVRS and TVRH are required along with TLFS for receiver operation using serial decoder.
Note 9: This spec is for 1st bit only and is measured from the later of either FS or HCK1 rising edge. Remaining bits are spec'd from HCK1 rising edges by transmitter TVTC spec.

Timing Waveforms (Continued)

Serial Decoder Timing Diagram (Modes 5, 6,7)


TL/DD/10422-16
\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Comments & Units \\
\hline TPFS & Number of HCK1 Periods between FS Rising Edges & 34 & & & \\
TAFS & Number of HCK1 Falling Edges during FS High & 1 & 32 & & \\
TEFS & Hold of FS Low after HCK1 Falling Edge & 10 & & Early FS & ns \\
TLFS & Setup of FS Rising Edge before HCK1 Falling Edge & 45 & & Late FS, (Note 8) & ns \\
TVFC & Delay of TX Output Valid after HCK1 Rising Edge & & 60 & (Note 7) & ns \\
THFS & Hold of FS High after HCK1 Falling Edge & 20 & & & ns \\
TSFS & Setup of FS Falling Edge before HCK1 Rising Edge & 20 & & & ns \\
TTTC & Delay of TX output TRI-STATE after HCK1 Rising Edge & & 40 & & ns \\
\hline
\end{tabular}

Note 7: This spec is for 1st bit only. Remaining bits are spec'd by transmitter TVTC spec.
Note 8: Receiver specs TVRS and TVRH are required along with TLFS for receiver operation using serial decoder.

\section*{Pin Descriptions}

\section*{I/O PORTS}

Port \(A\) is a 16 -bit multiplexed address/data bus used for accessing external program and data memory. Four associated bus control signals are available on port B. The Address Latch Enable (ALE) signal is used to provide timing to demultiplex the bus. Reading from and writing to external memory are signalled by \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) respectively. External memory can be addressed as either bytes or words with the decoding controlled by two lines, Bus High Byte enable ( HBE ) and Address/Data Line 0 (AO).
Port B is a 16 -bit port, with 12 bits of bidirectional I/O. Pins \(\mathrm{B} 10, \mathrm{~B} 11, \mathrm{~B} 12\) and B15 are the control bus signals for the address/data bus. Port \(B\) may also be configured via a function register BFUN to individually allow each bidirectional I/O pin to have an alternate function.
\begin{tabular}{|c|c|c|}
\hline B0: & TDX & UART Data Output \\
\hline B1: & CFLG1 & Closing Flag Output for HDLC \#1 Transmitter \\
\hline B2: & CKX & UART Clock (Input or Output) \\
\hline B3: & T2IO & Timer2 I/O Pin \\
\hline B4: & T310 & Timer3 I/O Pin \\
\hline B5: & SO & MICROWIRE/PLUS Output \\
\hline B6: & SK & MICROWIRE/PLUS Clock (Input or Output) \\
\hline B7: & HLDA & Hold Acknowledge Output \\
\hline B8: & TSO & Timer Synchronous Output \\
\hline B9: & TS1 & Timer Synchronous Output \\
\hline B10: & ALE & Address Latch Enable Output for Address/Data Bus \\
\hline B11: & \(\overline{\text { WR }}\) & Address/Data Bus Write Output \\
\hline B12: & HBE & High Byte Enable Output for Address/ Data Bus; also 8-Bit Mode Strap Input on Reset. \\
\hline B13: & TS2 & Timer Synchronous Output \\
\hline B14: & TS3 & Timer Synchronous Output \\
\hline B15: & \(\overline{\mathrm{RD}}\) & Address/Data Bus Read Output \\
\hline
\end{tabular}

When operating in the extended memory addressing mode, four bits of port B can be used as follows-
\begin{tabular}{lll} 
B8: & BS0 & Memory bank switch output 0 (LSB) \\
B9: & BS1 & Memory bank switch output 1
\end{tabular}
\begin{tabular}{lll} 
B13: & BS2 & Memory bank switch output 2 \\
B14: & BS3 & Memory bank switch output 3 (MSB)
\end{tabular}

Port \(I\) is an 8 -bit input port that can be read as general purpose inputs and can also be used for the following functions:
\begin{tabular}{lll} 
10: & HCK2 & HLDC \#2 Clock Input \\
I1: & NMI & Nonmaskable Interrupt Input \\
I2: & INT2 & Maskable Interrupt/Input Capture \\
13: & INT3 & Maskable Interrupt/Input Capture \\
I4: & INT4/RDY & Maskable Interrupt/Input Capture/ \\
& & Ready Input \\
15: & SI & MICROWIRE/PLUS Data Input \\
I6: & RDX & UART Data Input \\
I7: & HCK1 & HDLC \#1 Clock and Serial Decoder
\end{tabular}

Port D is an 8 -bit input port that can be read as general purpose inputs and can also be used for the following functions:
\begin{tabular}{lll} 
D0: & REN1/FS/ & \begin{tabular}{l} 
Receiver \# 1 Enable/Serial Decoder \\
RHCK1
\end{tabular} \\
\begin{tabular}{lll} 
Frame Sync Input/Receiver \# 1 Clock \\
Input
\end{tabular} \\
D1: & TEN1 & Transmitter \# 1 Enable Input \\
D2: & REN2/ & \begin{tabular}{l} 
Receiver \# 2 Enable Input/Receiver \\
\\
\\
RHCK2
\end{tabular} \\
\#2 Clock Input \\
D3: & TEN2 & Transmitter \# 2 Enable Input \\
D4: & RX1 & Receiver \#1 Data Input \\
D5: & TX1 & Transmitter \# 1 Data Output \\
D6: & RX2 & Receiver \# 2 Data Input \\
D7: & TX2 & Transmitter \# 2 Data Output
\end{tabular}

Note: Any of these pins can be read by software. Therefore, unused functions can be used as general purpose inputs, notably external enable lines when the internal serial decoder is used.
Port R is an 8-bit bidirectional I/O port available for general purpose I/O operations. Port R has a direction register to enable each separate pin to be individually defined as an input or output. It has a data register which contains the value to be output. In addition, the Port R pins can be read directly using the Port R pins address.

Pin Descriptions (Continued)
POWER SUPPLIES
\begin{tabular}{ll}
\(V_{C C 1}, V_{C C 2}\) & Positive Power Supply (two pins) \\
GND & Ground for On-Chip Logic \\
DGND & Ground for Output Buffers
\end{tabular}

Note: There are two electrically connected \(\mathrm{V}_{\mathrm{CC}}\) pins on the chip, GND and DGND are electrically isolated. Both \(\mathrm{V}_{\mathrm{CC}}\) pins and both ground pins must be used.

\section*{CLOCK PINS}

CKI The System Clock Input
CKO The System Clock Output (Inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)
OTHER PINS
WO \(\quad\) This is an active low open drain output which signals an illegal situation has been detected by the Watch Dog logic.
ST1 Bus Cycle Status Output indicates first opcode fetch.
ST2 Bus Cycle Status Output indicates machine states (skip and interrupt).
RESET \(\quad\) Active low input that forces the chip to restart and sets the ports in a TRI-STATE mode.
RDY/HLD Has two uses, selected by a software bit. This pin is either a READY input to extend the bus cycle for slower memories or a HOLD-REQUEST input to put the bus in a high impedance state for external DMA purposes. In the second case the 14 pin can become the READY input.

\section*{Connection Diagram}

\section*{Plastic and Leaded Chip Carriers}


Top View
See NS Package Number EL68A or V68A

\section*{Wait States}

The HPC46400E provides software selectable Wait States for access to slower memories and for shared bus applications. The number of Wait States for the CPU are selected by two bits in the PSW register. The number of Wait States for DMA are selected by a bit in the Message System Configuration register. Additionally, the RDY input may be used to extend the RD or WR cycle, allowing the HPC to be used in shared memory applications and allowing the user to interface with slow memories and peripherals.

\section*{Power Save Modes}

Two power saving modes are available on the HPC46400E: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer TO are active but all other processor activities are stopped. In either mode, on-board RAM, registers and I/O are unaffected (except the HDLC and UART which are reset).

\section*{HALT MODE}

The HPC46400E is placed in the HALT mode under software control by setting bits in the PSW. All processor activities, including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC46400E are minimal and the applied voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The \(\overline{R E S E T}\) input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

\section*{IDLE MODE}

The HPC46400E is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer T0, is stopped. The HPC46400E resumes normal operation upon timer TO overflow. As with the HALT mode, the processor is also returned to full operation by the \(\overline{R E S E T}\) or NMI inputs, but without waiting for oscillator stabilization.

\section*{HPC46400E Interrupts}

Complex interrupt handling is easily accomplished by the HPC46400E＇s vectored interrupt scheme．There are eight possible interrupt sources as shown in Table I．

TABLE I．Interrupts
\begin{tabular}{|c|l|c|}
\hline \begin{tabular}{c} 
Vector／ \\
Address
\end{tabular} & \multicolumn{1}{|c|}{ Interrupt Source } & \begin{tabular}{c} 
Arbitration \\
Ranking
\end{tabular} \\
\hline FFFF｜FFFE & Reset & 0 \\
\hline FFFD｜FFFC & Nonmaskable Ext（NMI） & 1 \\
\hline FFFB｜FFFA & External on I2 & 2 \\
\hline FFF9｜FFF8 & External on I3 & 3 \\
\hline FFF7｜FFF6 & External on I4 & 4 \\
\hline FFF5｜FFF4 & Internal on Timers & 5 \\
\hline FFF3｜FFF2 & Internal on UART & 6 \\
\hline FFF1｜FFF0 & End of Message（EOM） & 7 \\
\hline
\end{tabular}

The 46400 E contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously．Interrupts are serviced after the current in－ struction is completed except for the RESET which is serv－ iced immediately．
The NMI interrupt will immediately stop DMA activity．Byte transfers in progress will finish thereby allowing an orderly transition to the interrupt service vector（see DMA descrip－ tion）．The HDLC channels continue to operate，and the user must service data errors that might have occurred during the NMI service routine．

\section*{Interrupt Processing}

Interrupts are serviced after the current instruction is com－ pleted except for the RESET，which is serviced immediately． RESET holds on－chip logic in a reset state while low，and triggers the RESET interrupt on its rising edge．All other interrupts are edge－sensitive．NMI is positive－edge sensitive． The external interrupts on I2，I3，and I4 can be software selected to be rising or falling edge sensitive．

\section*{Interrupt Control Registers}

The HPC46400E allows the various interrupt sources and conditions to be programmed．This is done through the vari－ ous control registers．A brief description of the different con－ trol registers is given below．

\section*{INTERRUPT ENABLE REGISTER（ENIR）}

RESET and the External Interrupt on I1 are non－maskable interrupts．The other interrupts can be individually enabled or disabled．Additionally，a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collec－ tively enabled or disabled．Thus，in order for a particular interrupt to request service，both the individual enable bit and the Global Interrupt bit（GIE）have to be set．

\section*{INTERRUPT PENDING REGISTER（IRPD）}

The IRPD register contains a bit allocated for each interrupt vector．The occurrence of specified interrupt trigger condi－ tions causes the appropriate bit to be set．There is no indi－ cation of the order in which the interrupts have been re－ ceived．The bits are set independently of the fact that the interrupts may be disabled．IRPD is a Read／Write register． The bits corresponding to the external interrupts are normal－ ly cleared by the HPC46400E upon entering the interrupt servicing routine．

For the interrupts from the on－board peripherals，the user has the responsibility of acknowledging the interrupt through software．

\section*{INTERRUPT CONDITION REGISTER（IRCD）}

Three bits of the register select the input polarity of the external interrupt on 12,13 ，and 14 ．

\section*{Servicing the Interrupts}

The Interrupt，once acknowledged，pushes the program counter（PC）onto the stack thus incrementing the stack pointer（SP）twice．The Global Interrupt Enable（GIE）bit is reset，thus disabling further interrupts．The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point． At the end of the interrupt service routine，the user does a RETI instruction to pop the stack，set the GIE bit and return to the main program．The GIE bit can be set in the interrupt service routine to nest interrupts if desired．Figure 10 shows the Interrupt Enable Logic．

\section*{Reset}

The RESET input initializes the processor and sets all pins at TRI－STATE except CKO，CK2，and WO．HBE and ST2 have pull－downs designed to withstand override．RESET is an active－low Schmitt trigger input．The processor vectors to FFFF：FFFE and resumes operation at the address con－ tained at that memory location．
The RESET pin must be asserted low for at least 16 cycles of the CK2 clock．In applications using the Watchdog fea－ ture，\(\overline{\text { RESET }}\) should be asserted for at least 64 cycles of the CK2 clock．
On application of power，RESET must be held low for at least five times the power supply rise time to ensure that the on－chip oscillator circuit has time to stabilize．

\section*{Timer Overview}

The HPC46400E contains a powerful set of flexible timers enabling the HPC46400E to perform extensive timer func－ tions；not usually associated with microcontrollers．
The HPC46400E contains four 16－bit timers．Three of the timers have an associated 16－bit register．Timer T0 is a free－ running timer，counting up at a fixed CKI／16（Clock Input／ 16）rate．It is used for WATCHDOG logic，high speed event capture，and to exit from the IDLE mode．Consequently，it cannot be stopped or written to under software control．Tim－ er TO permits precise measurements by means of the cap－ ture registers I2CR，I3CR，and I4CR．A control bit in the register TOCON configures timer T1 and its associated reg－ ister R1 as capture registers I3CR and I2CR．The capture registers I2CR，I3CR，and I4CR respectively，record the val－ ue of timer TO when specific events occur on the interrupt pins I2，I3，and I4．The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input．The specified edge can also be programmed to generate an interrupt（see Figure 11）．
The timers T2 and T3 have selectable clock rates．The clock input to these two timers may be selected from the following two sources：an external pin，or derived internally by dividing the clock input．Timer T2 has additional capabili－ ty of being clocked by the timer T3 underflow．This allows the user to cascade timers T3 and T2 into a 32－bit timer／ counter．The control register DIVBY programs the clock in－ put to timers T2 and T3（see Figure 12）．

Timer Overview (Continued)


TL/DD/10422-19
FIGURE 10. Interrupt Enable Logic


FIGURE 11. Timers T0-T1 Block


TL/DD/10422-20
FIGURE 12. Timers T2-T3 Block

\section*{Timer Overview（Continued）}

The timers T1 through T3 in conjunction with their registers form Timer－Register pairs．The registers hold the pulse du－ ration values．All the Timer－Register pairs can be read from or written to．Each timer can be started or stopped under software control．Once enabled，the timers count down，and upon underflow，the contents of its associated register are automatically loaded into the timer．

\section*{SYNCHRONOUS OUTPUTS}

The flexible timer structure of the HPC46400E simplifies pulse generation and measurement．There are four syn－ chronous timer outputs（TSO through TS3）that work in con－ junction with the timer T2．The synchronous timer outputs can be used either as regular outputs or individually pro－ grammed to toggle on timer T2 underfiows（see Figure 12）． Maximum output frequency for any timer output can be ob－ tained by setting timer／register pair to zero．This then will produce an output frequency equal to \(1 / 2\) the frequency of the source used for clocking the timer．

\section*{Timer Registers}

There are four control registers that program the timers．The divide by（DIVBY）register programs the clock input to tim－ ers T2 and T3．The timer mode register（TMMODE）contains control bits to start and stop timers T1 through T3．It also contains bits to latch，acknowledge and enable interrupts from timers TO through T3．

\section*{Timer Applications}

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC46400E．
Frequencies can be generated by using the timer／register pairs．A square wave is generated when the register value is a constant．The duty cycle can be controlled simply by changing the register value．


TL／DD／10422－22
FIGURE 13．Square Wave Frequency Generation
Synchronous outputs based on Timer T2 can be generated on the 4 outputs TS0－TS3．Each output can be individually programmed to toggle on T2 underflow．Register R2 con－ tains the time delay between events．Figure 14 is an exam－ ple of synchronous pulse train generation．


FIGURE 14．Synchronous Pulse Generation

\section*{WATCHDOG Logic}

The WATCHDOG Logic monitors the operations taking place and signals upon the occurrence of any illegal activity． The illegal conditions that trigger the Watch Dog logic are potentially infinite loops．Should the Watch Dog register not be written to before Timer TO overflows twice，or more often than once every 4096 counts，an infinite loop condition is assumed to have occurred．The illegal condition forces the Watch Out（WO）pin low．The WO pin is an open drain out－ put and can be connected to the RESET or NMI inputs or to the users external logic．

\section*{MICROWIRE／PLUS}

MICROWIRE／PLUS is used for synchronous serial data communications（see Figure 15）．MICROWIRE／PLUS has an 8 －bit parallel－loaded，serial shift register using SI as the input and SO as the output．SK is the clock for the serial shift register（SIO）．The SK clock signal can be provided by an internal or external source．The internal clock rate is pro－ grammable by the DIVBY register．A DONE flag indicates when the data shift is completed．
The MICROWIRE／PLUS capability enables it to interface with any of National Semiconductor＇s MICROWIRE periph－ erals（i．e．，ISDN Transceivers，A／D converters，display driv－ ers，EEPROMs）．


TL／DD／10422－24
FIGURE 15．MICROWIRE／PLUS

\section*{MICROWIRE/PLUS Operation}

The HPC46400E can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC46400E is the master or slave. The shift clock is generated when the HPC46400E is configured as a master. An externally generated shift clock on the SK pin is used when the HPC46400E is configured as a slave. When the HPC46400E is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 14 selectable steps from 122 Hz to 1 MHz with CKI at 16 MHz .
The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is shifted out on the falling edge of the SK clock. Serial data on the SI pin is latched in on the rising edge of the SK clock.

\section*{HPC46400E UART}

The HPC46400E contains a software programmable UART. The UART (see Figure 16) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 7,8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing, parity, and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame, reporting receiving and transmitting status,
and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits ( \(7 / 8,1,17 / 8,2\) ), selecting between the synchronous or asynchronous mode and enabling or disabling transmit and receive interrupts.
The clock inputs to the Transmitter and Receiver sections of the UART can be individually selected to come from either an off-chip source on the CKX pin or one of the three on-chip sources. Presently, two of the on-chip sources, the Divide-By (DIVBY) Register and the Precision UART Timer (PUT), are primarily for reasons of upward compatibility from earlier HPC family members. The most flexible and accurate on-chip clocking is provided by the third source: the Baud Rate Generator (BRG).

The Baud Rate Generator is controlled by the register pair PSR and BAUD, shown below.

The Prescaler factor is selected by the upper 5 bits of the PSR register (the PRESCALE field), in units of the CK2 clock from 1 to 16 in \(1 / 2\) step increments. The lower 3 bits of the PSR register, in conjunction with the 8 bits of the baud register, form the 11-bit BAUDRATE field, which defines a baud rate divisor ranging from 1 to 2048, in units of the prescaled clock selected by the PRESCALE field.
In Asynchronous Mode, the resulting baud rate is \(1 / 16\) of the clocking rate selected through the BRG circuit. The maximum baud rate generated using the BRG is 625 kbaud.
In the Synchronous Mode data is transmitted on the rising edge and received on the falling edge of the external clock. Although the data is transmitted and received synchronously, it is still contained within an asynchronous frame; i.e., a start bit, parity bit (if selected) and stop bit(s) are still present.


FIGURE 16. UART Block Diagram


TL/DD/10422-26

\section*{UART Attention Mode}

The HPC46400E UART features an Attention Mode of operation. This mode of operation enables the HPC46400E to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1 . Data in the message is specified by having the ninth bit in the data frame reset to 0 .
The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC46400E with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.

\section*{Programmable Serial Decoder Interface}

The programmable serial decoder interface allows the two HDLC channels to be used with devices employing several popular Time Division Multiplexing (TDM) serial protocols for point-to-point and multipoint data exchanges. These protocols combine the ' B ' and ' D ' channels onto common pins-received data, transmit data, clock and Sync, which normally occurs at an 8 KHz rate and provides framing for the particular protocol.
The decoder uses the serial link clock and Sync signals to generate internal enables for the ' \(D\) ' and ' \(B\) ' channels, thereby allowing the HDLC channels to access the appropriate channel data from the multiplexed link.
Additionally, \(64 \mathrm{kbit} / \mathrm{s}\) to \(56 \mathrm{kbits} / \mathrm{s}\) rate adaptation can be done using the Serial Decoder generated enable signals B1 or B 2 . The rate adaption to \(56 \mathrm{kbits} / \mathrm{s}\) is accomplished by using only the first 7 bits of each B channel time slot for each TDM frame. The transmitter will insert a " 1 " in the eighth bit of each frame. The receiver will only receive the first seven data bits and skip the eighth bit. See Figure 17 \(65 \mathrm{kbit} / 56\) kbit Rate Adaption Timing Diagram.

\section*{HDLC Channel Description}

HDLC/DMA Structure
HDLC 1 HDLC 2
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
HDLC1 \\
Receive
\end{tabular} & \begin{tabular}{c} 
HDLC1 \\
Transmit
\end{tabular} & \begin{tabular}{c} 
HDLC2 \\
Receive
\end{tabular} & \begin{tabular}{c} 
HDLC2 \\
Transmit
\end{tabular} \\
\hline DMAR1 & DMAT1 & DMAR2 & DMAT2 \\
\hline
\end{tabular}

\section*{GENERAL INFORMATION}

Both HDLC channels on the HPC46400E are identical and operate up to 4.65 Mbps . When used in an ISDN Basic Rate access application, HDLC channel \# 1 has been designated for use with the \(16 \mathrm{kbps} D\)-channel or either \(B\) channel and HDLC \# 2 can be used with either of the 64 kbps B-channels. If the ' \(D\) ' and ' \(B\) ' channels are present on a common serial link, the programmable serial decoder interface generates the necessary enable signals needed to access the \(D\) and \(B\) channel data.
There are two sources for the receive and transmit channel enable signals. They can be internally generated from the serial decoder interface or they can be externally enabled.
LAPD, the Link Access Protocol for the D channel is derived from the X. 25 packet switching LAPB protocol. LAPD specifies the procedure for a terminal to use the D channel for the transfer of call control or user-data information. The pro-
cedure is used in both point-to-point and point-to-multipoint configurations. On the 46400E, the HDLC controller contains user programmable features that allow for the efficient processing of LAPD Information.

\section*{HDLC Channel Pin Description}

Each HDLC channel has the following pins associated with it.
HCK - HDLC Channel Clock Input Signal.
RX - Receive Serial Data Input. Data latched on the negative HCK edge.
REN/RHCK — HDLC Channel Receiver Enable Input/Receiver Clock Input.
TEN - HDLC Channel Transmitter Enable Input.
TX
- Transmit Serial Data Output. Data clocked out on the positive HCK edge. Data (not including CRC) is sent LSB first. TRI-STATE when transmitter not enabled.
CFLG1 — Closing Flag output for Channel 1.

\section*{HDLC Functional Description}
tRANSMITTER DESCRIPTION
Data is transferred from external memory through the DMA controller into the transmit buffer register, from which it is loaded into a 8 -bit serial shift register. The CRC is computed and appended to the frame prior to the closing flag being transmitted. Data is output at the TX output pin. If no further transmit commands are given the transmitter sends out continous flags, aborts, or the idle pattern as selected by the control register.
An interrupt is generated when the DMA has transferred the last byte from RAM to the HDLC channel for a particular message or on a transmit error condition. An associated transmit status register will contain the status information indicating the specific interrupt source.
To support transmitting data packets at an "R" interface for V. 120 in synchronous UI mode, to support the use of the HPC in test equipment, or to support proprietary CRC algorithms the transmitter has the option of preventing the transmitting of the hardware generated CRC bytes.

\section*{TRANSMITTER FEATURES}

Interframe fill: the transmitter can send either continuous '1's or repeated flags or aborts between the closing flag of one packet and the opening flag of the next. When the CPU commands the transmitter to open a new frame, the interframe fill is terminated immediately.
Abort: the abort sequence, a zero followed by seven ones, will be immediately sent on command from the CPU or on an underrun condition in the DMA.
Bit/Byte boundaries: The message length between packet headers may have any number of bits and is not confined to an integral number of bytes. Three bits in the control register are used to indicate the number of valid bits in the last byte. These bits are loaded by the users software.

\section*{RECEIVER DESCRIPTION}

Data is input to the receiver on the RX pin. The receive clock can be externally input at either the HCK pin or the REN/RHCK pin.
Incoming data is routed through one of several paths depending on whether it is the flag, data, or CRC.
Once the receiver is enabled it waits for the opening flag of the incoming frame, then starts the zero bit deletion, ad-

HDLC Functional Description (Continued)


FIGURE 17.64 kbit/56 kbit Rate Adaption Timing Diagram
dressing handling and CRC checking. All data between the flags is shifted through two 8 -bit serial shift registers before being loaded into the buffer register. The user programmable address register values are compared to the incoming data while it resides in the shift registers. If an address match occurs or if operating in the transparent address recognition mode, the DMA channel is signaled that attention is required and the data is transferred by it to external memory. Appropriate interrupts are generated to the CPU on the reception of a complete frame, or on the occurance of a frame error.
The receive interrupt, in conjunction with status data in the control registers allows interrupts to be generated on the following conditions-frame length error, CRC error, receive error, abort and receive complete.
To support V. 120 UI data packets at the " \(R\) " interface, proprietary CRC algorithms, and test equipment the two bytes preceding the closing flag (usually the CRC bytes) will be loaded into registers. The two bytes can then be read by the CPU and placed into memory. The DMA address pointers used for that particular message will already contain the address that the first byte should be placed into.

\section*{RECEIVER FEATURES}

Flag sharing: the closing flag of one packet may be shared as the opening flag of the next. Receiver will also be able to share a zero between flags- 011111101111110 is a valid two flag sequence for receive (not transmit).
Interframe fill: the receiver automatically accepts either repeated flags, repeated aborts, or all ' 1 's as the interframe fill.
Idle: Reception of successive flags as the interframe fill sequence to be signaled to the user by setting the Flag bit in the Receiver Status register.
Short Frame Rejection: Reception of greater than 2 bytes but less than 4 bytes between flags will generate a frame error, terminating reception of the current frame and setting the Frame Error (FER) status bit in the Receive Control and Status register. Reception of less than 2 bytes will be ignored.
Abort: the 7 ' 1 's abort sequence will be immediately recognized and will cause the receiver to reinitialize and return to searching the incoming data for an opening flag. Reception of the abort will cause the abort status bit in the Interrupt Error Status register to be set and will signal an End of Message (EOMR).

Bit/Byte boundaries: The message length between packet headers may have any number of bits and it is not confined to an integral number of bytes. Three bits in the status register are used to indicate the number of valid bits in the last byte.
Address Recognition: Two user programmable bytes are available to allow frame address recognition on the two bytes immediately following the opening flag. When the received address matches the programmed value(s), the frame is passed through to the DMA channel. If no match occurs, the received frame address information is disregarded and the receiver returns to searching for the next opening flag and the address recognition process starts anew.
Support is provided to allow recognition of the Broadcast address. Additionally, a transparent mode of operation is available where no address decoding is done.

\section*{HDLC INTERRUPT CONDITIONS}

The end of message interrupt (EOM) indicates that a complete frame has been received or transmitted by the HDLC controller. Thus, there are four separate sources for this interrupt, two each from each HDLC channel. The Message Control Register contains the pending bits for each source.

\section*{HDLC ERROR DETECTION}

The HDLC/DMA detects several error conditions and reports them in the two Error Status Registers. These conditions are a DMA transmitter underrun, a DMA receiver overrun, a CRC error, a frame too long, a frame too short, and an aborted message.

\section*{HDLC CHANNEL CLOCK}

Each HDLC channel uses the falling edge of the clock to sample the receive data. Outgoing transmit data is shifted out on the rising edge of the external clock. The maximum data rate when using the externally provided clocks is \(4.65 \mathrm{Mb} / \mathrm{s}\)
The receiver/transmitter pair can share a single clock input to save I/O pins, or the inputs can be separated to allow different receive and transmit clocks. This feature allows the receiver and transmitter to operate at different frequencies or enables them to each be synchronized to different parts of the user's system.

\section*{CYCLIC REDUNDACY CHECK}

There are two standard CRC codes used in generating the 16 -bit Frame Check Sequence (FCS) that is appended to the end of the data frame. Both codes are supported and

\section*{HDLC Functional Description（Continued）}
the user selects the error checking code to be used through software control（HDLC control reg）．The two error checking polynomials available are：
（1）CRC－16 \(\left(x^{16}+x^{15}+x^{2}+1\right)\)
（2）CCITT CRC \(\left(x^{16}+x^{12}+x^{5}+1\right)\)

\section*{SYNCHRONOUS BYPASS MODE}

When the BYPAS bit is set in the HDLC control register，all HDLC framing／formatting functions for the specified HDLC channel are disabled．
This allows byte－oriented data to be transmitted and re－ ceived synchronously thus＂bypassing＂the HDLC func－ tions．

\section*{LOOP BACK OPERATIONAL MODE}

The user has the ability，by setting the appropriate bit in the register to internally route the transmitter output to the re－ ceiver input，and to internally route the RX pin to the TX pin．

\section*{DMA Controller}

\section*{GENERAL INFORMATION}

The HPC46400E uses Direct Memory Access（DMA）logic to facilitate data transfer between the 2 full Duplex HDLC channels and external packet RAM．There are four DMA channels to support the four individual HDLC channels． Control of the DMA channels is accomplished through regis－ ters which are configured by the CPU．These control regis－ ters define specific operation of each channel and changes are immediately reflected in DMA operation．In addition to individual control registers，global control bits（MSS and MSSC in Message Control Register）are available so that the HDLC channels may be globally controlled．
The DMA issues a bus request to the CPU when one or more of the individual HDLC channels request service． Upon receiving a bus acknowledge from the CPU，the DMA completes all requests pending and any requests that may have occurred during DMA operation before returning con－ trol to the CPU．If no further DMA transfers are pending，the DMA relinquishes the bus and the CPU can again initiate a bus cycle．
Four memory expansion bits have been added for each of the four channels to support data transfers into the expand－ ed memory bank areas．
The DMA has priority logic for servicing DMA requests．The priorities are：
\begin{tabular}{|c|c|}
\hline 1st priority & Receiver channel 1 \\
\hline 2nd priority & Transmit channel 1 \\
\hline 3 3rd priority & ．Receive channel 2 \\
\hline 4th priority & Transmit channel 2 \\
\hline
\end{tabular}

\section*{RECEIVER DMA OPERATION}

The receiver DMA consists of a shift register and two buff－ ers．A receiver DMA operation is initiated by the buffer regis－ ters．Once a byte has been placed in a buffer register from the HDLC，it generates a request and upon obtaining control of the bus，the DMA places the byte in external memory．

\section*{RECEIVER REGISTERS}

All the following registers are Read／Write

\section*{A．Frame Length Register}

This user programmable 16－bit register contains the max－ imum number of bytes to be placed in a data＂block＂．If
this number is exceeded，a Frame Too Long error is gener－ ated．DMA is stopped to prevent memory from being over－ written，however the receiver continues until the closing flag is received in order to check the CRC．
B．CNTRL ADDR 1 For split frame operation，the DATA ADDR 1 CNTRL ADDR 2 DATA ADDR 2 CNTRL ADDR register contains the external memory address where the Frame Header（Control \＆Ad－ dress fields）are to be stored and the DATA ADDR register contains an equivalent address for the Infor－ mation field．
For non－split frame operation，the CNTRL and DATA ADDR registers each contain the external memory address for entire frames．

\section*{TRANSMITTER DMA OPERATION}

The transmitter DMA consists of a shift register and two buffers．A transmitter DMA cycle is initiated by the TX data buffers．The TX data buffers generate a request when either one is empty and the DMA responds by placing a byte in the buffer．The HDLC transmitter can then accept the byte to send when needed，upon which the DMA will issue another request，resulting in a subsequent DMA cycle．

\section*{TRANSMITTER REGISTERS}

\section*{The following registers are Read／Write：}
\[
\begin{array}{ll}
\text { FIELD ADDRESS } 1 & \text { Field Address } 1 \text { and Field Address } \\
\text { BYTE COUNT } 1 & 2 \text { are starting addresses of blocks } \\
\text { FIELD ADDRESS } 2 & \text { of information to be transmitted. } \\
\text { BYTE COUNT } 2 & \begin{array}{l}
\text { Byte Count } 1 \text { and Byte Count } 2 \text { are } \\
\text { the number of bytes in the block to } \\
\text { be transmitted. }
\end{array}
\end{array}
\]

\section*{Shared Memory Support}

Shared memory access provides a rapid technique to ex－ change data．It is effective when data is moved from a pe－ ripheral to memory or when data is moved between blocks of memory．A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block．The HPC46400E supports shared memory access with two pins．The pins are the RDY／HLD input pin and the FLDA output pin．The user can software select either the Hold or Ready function on the RDY／\(\overline{H L D}\) pin by the state of a control bit．The \(\overline{H L D A}\) output must be selected as the HLDA output on pin B7 by soft－ ware．
The host uses DMA to interface with the HPC46400E．The host initiates a data transfer by activating the \(\overline{\mathrm{HLD}}\) input of the HPC46400E．In response，the HPC46400E places its system bus in a TRI－STATE Mode，freeing it for use by the host．The host waits for the acknowledge signal（HLDA） from the HPC46400E indicating that the sytem bus is free． On receiving the acknowledge，the host can rapidly transfer data into，or out of，the shared memory by using a conven－ tional DMA controller．Upon completion of the message transfer，the host removes the HOLD request and the HPC46400E resumes normal operations．See Figure 18 （HPC46400E shared Memory Using HOLD）．
An alternate approach is to use the Ready function avail－ able on either the RDY／HLD pin or the INT4／RDY pin．See Figure 19 （HPC46400E Shared Memory Using READY）． This technique is often required when the HPC is sharing memory over a system backplane bus．

Shared Memory Support (Continued)


FIGURE 18. HPC46400E Shared Memory Using HOLD


FIGURE 19. HPC46400E Shared Memory Using READY

\section*{Memory}

The HPC46400E has been designed to offer flexibility in memory usage．A total address space of 64 kbytes can be addressed with 256 bytes of RAM available on the chip it－ self．
Program memory addressing is accomplished by the 16－bit program counter on a byte basis．Memory can be addressed directly by instructions or indirectly through the B，X and SP registers．Memory can be addressed as words or bytes． Words are always accessed on even－byte boundaries．The HPC46400E uses memory－mapped organization to support registers，I／O and on－chip peripheral functions．
The HPC46400E memory address space extends to 64 kbytes and registers and I／O are mapped as shown in Table II．

\section*{Extended Memory Addressing}

If more than 64 k of addressing is desired in a HPC46400E system，on board bank select circuitry is available that al－
lows four I／O lines of Port B（B8，B9，B13，B14）to be used in extending the address range．This gives the user a main routine area of 32 k and 16 banks of 32 k each for subroutine and data，thus getting a total of 536.5 k of memory．
Note：If all four lines are not needed for memory expansion，the unused lines can be used as general purpose inputs．
The Extended Memory Addressing mode is entered by set－ ting the EMA control bit in the Message Control Register．If this bit is not set，the port B lines（B8，B9，B13，B14）are available as general purpose I／O or synchronous outputs as selected by the BFUN register．
The main memory area contains the interrupt vectors \＆ service routines，stack memory，and common memory for the bank subroutines to use．The 16 banks of memory can contain program or data memory（note：since the on chip resources are mapped into addresses 0000－01FF，the first 512 bytes of each bank are not usable，actual available memory is 536.5 k ）．

TABLE II．Memory Map
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { FFFF-FFFO } \\
& \text { FFEF-FFD0 }
\end{aligned}
\] & Interrupt Vectors JSRP Vectors & ． \\
\hline \[
\begin{gathered}
\text { FFCF-FFCE } \\
: \quad: \\
0201-0200
\end{gathered}
\] & External Expansion & USER MEMORY \\
\hline \[
\begin{gathered}
01 \mathrm{FF}-01 \mathrm{FE} \\
\vdots \\
0 \\
01 \mathrm{C} 1-01 \mathrm{Co}
\end{gathered}
\] & On Chip RAM & USER RAM \\
\hline \begin{tabular}{l}
01BC \\
01BA \\
01B8 \\
01B6 \\
01B4 \\
01B2 \\
01B0
\end{tabular} & \begin{tabular}{l}
CRC Byte 2 \\
CRC Byte 1 \\
Error Status \\
Receiver Status \\
Cntrl \\
Recr Addr Comp Reg 2 \\
Recr Addr Comp Reg 1
\end{tabular} & HDLC \＃ 2 \\
\hline \begin{tabular}{l}
01AC \\
01AA \\
01A8 \\
01A6 \\
01A4 \\
01A2 \\
01A0
\end{tabular} & \begin{tabular}{l}
CRC Byte 2 \\
CRC Byte 1 \\
Error Status \\
Receiver Status \\
Cntrl \\
Recr Addr Comp Reg 2 \\
Recr Addr Comp Reg 1
\end{tabular} & HDLC \＃ 1 \\
\hline 0195－0194 & Watch Dog Register & Watch Dog Logic \\
\hline \begin{tabular}{l}
0193－0192 \\
0191－0190 \\
018F－018E \\
018D－018C \\
018B－018A \\
0189－0188 \\
0187－0186 \\
0185－0184 \\
0183－0182 \\
0181－0180
\end{tabular} & \begin{tabular}{l}
TOCON Register TMMODE Register DIVBY Register \\
T3 Timer R3 Register T2 Timer R2 Register I2CR Register／R1 I3CR Register／T1 14CR Register
\end{tabular} & Timer Block T0－T3 \\
\hline \[
\begin{aligned}
& \text { 017F-017E } \\
& \text { 017D-017C }
\end{aligned}
\] & Baud Counter Baud Register & UART Timer \\
\hline \[
\begin{aligned}
& 0179-0178 \\
& 0177-0176 \\
& 0175-0174 \\
& 0173-0172 \\
& 0171-0170
\end{aligned}
\] & \begin{tabular}{l}
Byte Count 2 \\
Field Addr 2 \\
Byte Count 1 \\
Field Addr 1 \\
Xmit Cntrl \＆Status
\end{tabular} & DMAT \＃ 2 （Xmit） \\
\hline \[
\begin{aligned}
& 016 B-016 A \\
& 0169-0168 \\
& 0167-0166 \\
& 0165-0164 \\
& 0163-0162 \\
& 0161-0160
\end{aligned}
\] & \begin{tabular}{l}
Frame Length \\
Data Addr 2 \\
Cntrl Addr 2 \\
Data Addr 1 \\
Cntrl Addr 1 \\
Recv Cntrl \＆Status
\end{tabular} & DMAR \＃ 2 （Recv） \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \(0159-0158\)
\(0157-0156\)
\(0155-0154\)
\(0153-0152\)
\(0151-0150\) & \begin{tabular}{l}
\＃Bytes 2 \\
Field Addr 2 \\
\＃Bytes 1 \\
Field Addr 1 \\
Xmit Cntrl \＆Status
\end{tabular} & DMAT \＃ 1 （Xmit） \\
\hline \[
\begin{aligned}
& 014 \mathrm{~B}-014 \mathrm{~A} \\
& 0149-0148 \\
& 0147-0146 \\
& 0145-0144 \\
& 0143-0142 \\
& 0141-0140
\end{aligned}
\] & \begin{tabular}{l}
Frame Length \\
Data Addr 2 \\
Cntrl Addr 2 \\
Data Addr 1 \\
Cntrl Addr 1 \\
Recv Cntrl \＆Status
\end{tabular} & DMAR \＃ 1 （Recv） \\
\hline \[
\begin{aligned}
& 012 \mathrm{C} \\
& 012 \mathrm{~A} \\
& 0128 \\
& 0126 \\
& 0124 \\
& 0122 \\
& 0120
\end{aligned}
\] & Baud PSR－Prescaler ENUR Register TBUF Register RBUF Register ENUI Register ENU Register & UART \\
\hline \[
\begin{aligned}
& 010 \mathrm{E} \\
& 010 \mathrm{C} \\
& 010 \mathrm{~A} \\
& 0108 \\
& 0106 \\
& 0104 \\
& 0102 \\
& 0100 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Port R Pins \\
DIR R Register \\
Port R Data Register \\
Message System Configuration \\
Serial Decoder／Enable \\
Configuration Reg \\
Message Pending \\
Message System Control \\
Port D Input
\end{tabular} & PORTS R \＆D \\
\hline 00F5－00F4 00F3－00F2 00E6
\(\qquad\) & BFUN Register DIR B Register Chip Revision Register Port B & PORT B \\
\hline \[
\begin{aligned}
& \hline \text { 00DD-00DC } \\
& \text { 00D8 } \\
& 0006 \\
& 00 D 4 \\
& 00 D 2 \\
& 00 D 0 \\
& \text { 000 }
\end{aligned}
\] & Halt Enable Register Port I Input Register SIO Register IRCD Register IRPD Register ENIR Register & PORT CONTROL \＆INTERRUPT CONTROL REGISTERS \\
\hline 00CF－00CE 00CD－00CC 00CB－00CA 00C9－00C8 00C7－00C6 00C5－00C4 00C3－00C2 00 CO & X Register B Register K Register A Register PC Register SP Register （Reserved） PSW Register & HPC CORE REGISTERS \\
\hline \[
\begin{gathered}
\text { OOBF-00BE } \\
\vdots \\
0 \\
0001-0000
\end{gathered}
\] & On Chip RAM & USER RAM \\
\hline
\end{tabular}

Note：All unused addresses are reserved by National Semiconductor

\section*{Design Considerations}

Designs using the HPC family of 16-bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage possibly causing internal devices to go into active mode and draw DC current. You should thus tie unused inputs to \(\mathrm{V}_{\mathrm{CC}}\) or ground, either through a resistor or directly. Unlike the inputs, unused outputs should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.
- Keep \(\mathrm{V}_{\mathrm{CC}}\) bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- When using local regulators, bypass their inputs with a tantalum capacitor of at least \(1 \mu \mathrm{~F}\) and bypass their outputs with a \(10 \mu \mathrm{~F}\) to \(50 \mu \mathrm{~F}\) tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a \(10 \mu \mathrm{~F}\) to \(20 \mu \mathrm{~F}\) tantalum electrolytic capacitor or a \(50 \mu \mathrm{~F}\) to \(100 \mu \mathrm{~F}\) aluminum electrolytic capacitor to decouple the \(\mathrm{V}_{\mathrm{CC}}\) bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.


TL/DD/10422-29

A recommended crystal oscillator circuit to be used with the HPC is shown below. See table for recommended component values. The recommended values given in the table below have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within \(1^{\prime \prime}\) distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout should contain a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal.
It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a VCC and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A \(1.0 \mu \mathrm{~F}, \mathrm{a} 0.1 \mu \mathrm{~F}\), and a \(0.001 \mu \mathrm{~F}\) dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

HPC Oscillator Table
\begin{tabular}{|c|c|c|c|}
\hline \(\mathbf{f}_{\mathbf{C}}\) (MHz) & \(\mathbf{R}_{\mathbf{C} \mathbf{C}}(\Omega)\) & \(\mathbf{C 1}(\mathbf{p F})\) & \(\mathbf{C 2}(\mathbf{p F})\) \\
\hline 2 & 50 & 82 & 100 \\
4 & 50 & 62 & 75 \\
6 & 50 & 50 & 56 \\
8 & 50 & 47 & 50 \\
10 & 50 & 39 & 50 \\
12 & 0 & 39 & 39 \\
14 & 0 & 33 & 39 \\
16 & 0 & 33 & 39 \\
18 & 0 & 33 & 33 \\
20 & 0 & 33 & 33 \\
\hline
\end{tabular}

Crystal Specifications:
"AT" cut, parallel resonant crystals tuned to the desired frequency with the following specifications are recommended:

Series Resistance < 65
Loading Capacitance: \(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\)

\section*{HPC46400E CPU}

The HPC46400E CPU has a 16 －bit ALU and six 16 －bit regis－ ters．

\section*{Arithmetic Logic Unit（ALU）}

The ALU is 16 bits wide and can do 16 －bit add，subtract and shift or logic AND，OR and exclusive OR in one timing cycle． The ALU can also output the carry bit to a 1－bit C register．

\section*{Accumulator（A）Register}

The 16 －bit A register is the source and destination register for most I／O，arithmetic，logic and data memory access op－ erations．

\section*{Address（ \(B\) and \(X\) ）Reglsters}

The 16 －bit \(B\) and \(X\) registers can be used for indirect ad－ dressing．They can automatically count up or down to se－ quence through data memory．

\section*{Boundary（K）Register}

The 16 －bit K register is used to set limits in repetitive loops of code as register B sequences through data memory．

\section*{Stack Pointer（SP）Register}

The 16 －bit SP register is the stack pointer that addresses the stack．The SP register is incremented by two for each push or call and decremented by two for each pop or return． The stack can be placed anywhere in user memory and be as deep as the available memory permits．
Program（PC）Register
The 16－bit PC register addresses program memory．

\section*{Addressing Modes}

\section*{ADDRESSING MODES－ACCUMULATOR AS DESTINATION}

Register Indirect
This is the＂normal＂mode of addressing for the HPC46400E（instructions are single－byte）．The operand is the memory addressed by the B register（or X register for some instructions）．

\section*{Direct}

The instruction contains an 8－bit or 16－bit address field that directly points to the memory for the operand．

\section*{Indirect}

The instruction contains an 8－bit address field．The contents of the WORD addressed points to the memory for the oper－ and．

\section*{Indexed}

The instruction contains an 8－bit address field and an 8－or 16 －bit displacement field．The contents of the WORD ad－ dressed is added to the displacement to get the address of the operand．

\section*{Immediate}

The instruction contains an 8 －bit or 16 －bit immediate field that is used as the operand．

\section*{Register Indirect（Auto Increment and Decrement）}

The operand is the memory addressed by the X register． This mode automatically increments or decrements the \(X\) register（by 1 for bytes and by 2 for words）．
Register Indirect（Auto Increment and Decrement）with Conditional Skip
The operand is the memory addressed by the B register． This mode automatically increments or decrements the B register（by 1 for bytes and by 2 for words）．The B register is then compared with the K register．A skip condition is gener－ ated if B goes past K．

\section*{ADDRESSING MODES－DIRECT MEMORY AS DESTINATION}

\section*{Direct Memory to Direct Memory}

The instruction contains two 8－or 16－bit address fields．One field directly points to the source operand and the other field directly points to the destination operand．

\section*{Immediate to Direct Memory}

The instruction contains an 8－or 16－bit address field and an 8 －or 16 －bit immediate field．The immediate field is the oper－ and and the direct field is the destination．

\section*{Double Register Indirect using the \(B\) and \(X\) Registers}

Used only with Reset，Set and IF bit instructions；a specific bit within the 64 kbyte address range is addressed using the \(B\) and \(X\) registers．The address of a byte of memory is formed by adding the contents of the \(B\) register to the most significant 13 bits of the \(X\) register．The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register \(X\) ．
\begin{tabular}{|c|c|c|c|}
\hline Mnemonic & Description & Action & \\
\hline \multicolumn{4}{|l|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & Add & MA + Meml \(\rightarrow\) MA & carry \(\rightarrow\) C \\
\hline ADDS & Add short imm8 & MA +imm8 \(\rightarrow\) MA & carry \(\rightarrow\) C \\
\hline ADC & Add with carry & \(\mathrm{MA}+\mathrm{MemI}+\mathrm{C} \rightarrow \mathrm{MA}\) & carry \(\rightarrow\) C \\
\hline DADC & Decimal add with carry & MA + Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) & carry \(\rightarrow\) C \\
\hline SUBC & Subtract with carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA & carry \(\rightarrow\) C \\
\hline DSUBC & Decimal subtract w/carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) & carry \(\rightarrow\) C \\
\hline MULT & Multiply (unsigned) & MA*Meml \(\rightarrow\) MA \& X, \(0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) & \\
\hline DIV & Divide (unsigned) & MA/Meml \(\rightarrow\) MA, rem. \(\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) & \\
\hline DIVD & Divide Double Word (unsigned) & \((\times 8\) MA)/Meml \(\rightarrow\) MA, rem \(\rightarrow X, 0 \rightarrow K\) & carry \(\rightarrow\) C \\
\hline IFEQ & If equal & Compare MA \& Meml, Do next if equal & \\
\hline IFGT & If greater than & Compare MA \& Meml, Do next if MA \(\rightarrow\) Meml & \\
\hline AND & Logical and & MA and Meml \(\rightarrow\) MA & \\
\hline OR & Logical or & MA or Meml \(\rightarrow\) MA & \\
\hline XOR & Logical exclusive-or & MA xor Meml \(\rightarrow\) MA & \\
\hline \multicolumn{4}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline INC & Increment & Mem \(+1 \rightarrow\) Mem & \\
\hline DECSZ & Decrement, skip if 0 & Mem -1 \(\rightarrow\) Mem, Skip next if Mem \(=0\) & \\
\hline \multicolumn{4}{|l|}{BIT INSTRUCTIONS} \\
\hline SBIT & Set bit & \(1 \rightarrow\) Mem.bit (bit is 0 to 7 immediate) & \\
\hline RBIT & Reset bit & \(0 \rightarrow\) Mem.bit & \\
\hline IFBIT & If bit & If Mem.bit is true, do next instr. & \\
\hline \multicolumn{4}{|l|}{MEMORY TRANSFER INSTRUCTIONS} \\
\hline LD & Load & Meml \(\rightarrow\) MA & \\
\hline & Load, incr/decr X & \(\operatorname{Mem}(\mathrm{X}) \rightarrow \mathrm{A}, \mathrm{X} \pm 1\) (or 2) \(\rightarrow \mathrm{X}\) & \\
\hline ST & Store to Memory & MA \(\rightarrow\) Mem & \\
\hline X & Exchange & A \(\longleftrightarrow\) Mem; Mem \(\longleftrightarrow\) Mem & \\
\hline & Exchange, incr/decr X & \(A \longleftrightarrow \operatorname{Mem}(\mathrm{X}), \mathrm{X} \pm 1\) (or 2) \(\rightarrow \mathrm{X}\) & \\
\hline PUSH & Push Memory to Stack & \(W \rightarrow W(S P), S P+2 \rightarrow\) SP & \\
\hline POP & Pop Stack to Memory & SP-2 \(\rightarrow\) SP, W(SP) \(\rightarrow\) W & \\
\hline LDS & Load A, incr/decr B, Skip on condition & \[
\operatorname{Mem}(B) \rightarrow A, B \pm 1 \text { (or } 2) \rightarrow B
\] Skip next if \(B\) greater/less than \(K\) & \\
\hline XS & Exchange, incr/decr B, Skip on condition & \(\operatorname{Mem}(B) \longleftrightarrow A, B \pm 1\) (or 2 ) \(\longrightarrow B\), Skip next if \(B\) greater/less than \(K\) & \\
\hline \multicolumn{4}{|l|}{REGISTER LOAD IMMEDIATE INSTRUCTIONS} \\
\hline LD A & Load A immediate & \(\mathrm{imm} \rightarrow \mathrm{A}\) & \\
\hline LDB & Load B immediate & \(\mathrm{imm} \rightarrow \mathrm{B}\) & \\
\hline LDK & Load K immediate & \(\mathrm{imm} \rightarrow \mathrm{K}\) & \\
\hline LDX & Load X immediate & \(\mathrm{imm} \rightarrow X\) & \\
\hline LD BK & Load B and K immediate & \(\mathrm{imm} \rightarrow \mathrm{B}, \mathrm{imm} \rightarrow \mathrm{K}\) & \\
\hline \multicolumn{4}{|l|}{ACCUMULATOR AND C INSTRUCTIONS} \\
\hline CLRA & Clear A & \(0 \rightarrow \mathrm{~A}\) & \\
\hline INC A & Increment A & \(A+1 \rightarrow A\) & \\
\hline DEC A & Decrement A & \(A-1 \rightarrow A\) & \\
\hline COMP A & Complement A & 1's complement of \(A \rightarrow A\) & \\
\hline SWAP A & Swap nibbles of A & \(\mathrm{A} 15: 12 \leftarrow \mathrm{~A} 11: 8 \longleftrightarrow \mathrm{~A} 7: 4 \longleftrightarrow \mathrm{~A} 3: 0\) & \\
\hline RRC A & Rotate A right thru C & \(\mathrm{C} \rightarrow \mathrm{A15} \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}\) & \\
\hline RLC A & Rotate A left thru C & \(\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{AO} \leftarrow \mathrm{C}\) & \\
\hline SHR A & Shift A right & \(0 \rightarrow \mathrm{A15} \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}\) & \\
\hline SHLA & Shift A left & \(\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow 0\) & \\
\hline SC & Set C & \(1 \rightarrow C\) & \\
\hline RC & Reset C & \(0 \rightarrow\) C & \\
\hline IFC & IFC & Do next if \(\mathrm{C}=1\) & \\
\hline IFNC & IF not C & Do next if \(\mathrm{C}=0\) & \\
\hline
\end{tabular}

\section*{HPC Instruction Set Description (Continued)}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{TRANSFER OF CONTROL INSTRUCTIONS} \\
\hline JSRP & Jump subroutine from table & \[
\begin{aligned}
& \mathrm{PC} \rightarrow \mathrm{~W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP} \\
& \mathrm{~W}(\text { table } \#) \rightarrow \mathrm{PC}
\end{aligned}
\] \\
\hline JSR & Jump subroutine relative & \[
\begin{aligned}
& P C \rightarrow W(S P), S P+2 \rightarrow S P, P C+\# \rightarrow P C \\
& (\# \text { is }+1024 \text { to }-1023)
\end{aligned}
\] \\
\hline JSRL & Jump subroutine long & \(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}\) \\
\hline JP & Jump relative short & \(\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#\) is +32 to -31\()\) \\
\hline JMP & Jump relative & \(\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#\) is +256 to -255) \\
\hline JMPL & Jump relative long & \(\mathrm{PC}+\) \# \(\rightarrow\) PC \\
\hline JID & Jump indirect at PC + A & \(\mathrm{PC}+\mathrm{A}+1 \rightarrow \mathrm{PC}\) \\
\hline JIDW & & then \(\operatorname{Mem}(\mathrm{PC})+\mathrm{PC} \rightarrow \mathrm{PC}\) \\
\hline NOP & No Operation & \(\mathrm{PC} \leftarrow \mathrm{PC}+1\) \\
\hline RET & Return & SP-2 \(\rightarrow\) SP,W(SP) \(\rightarrow\) PC \\
\hline RETS & Return then skip next & SP-2 \(\rightarrow\) SP,W(SP) \(\rightarrow\) PC, \& skip \\
\hline RETI & Return from interrupt & \(S P-2 \rightarrow S P, W(S P) \rightarrow P C\), interrupt re-enabled \\
\hline
\end{tabular}

Note: \(W\) is 16 -bit word of memory
MA is Accumulator A or direct memory (8-bit or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8-bit or 16-bit memory or 8-bit or 16-bit immediate data
imm is 8 -bit or 16 -bit immediate data

\section*{Memory Usage}

For information on memory usage and instruction timing please refer to the HPC46400E User's Manual.

\section*{Code Efficiency}

The HPC46400E has been designed to be extremely codeefficient. The HPC46400E looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC46400E, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

\section*{SINGLE BYTE INSTRUCTIONS}

The majority of instructions on the HPC46400E are singlebyte. There are two especially code-saving instructions:
JP is a 1-byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1 -byte call subroutine. The user makes a table of his 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into his table; the assembler can give him this information.

\section*{EFFICIENT SUBROUTINE CALLS}

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

\section*{MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING}

The HPC46400E has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:
1. Exchange A and memory pointed to by the B register
2. Increment or decrement the \(B\) register
3. Compare the B register to the K register
4. Generate a conditional skip if \(B\) has passed \(K\)

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

\section*{BIT MANIPULATION INSTRUCTIONS}

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

\section*{DECIMAL ADD AND SUBTRACT}

This instruction is needed to interface with the decimal user world.
It can handle both 16 -bit words and 8 -bit bytes.
The 16 -bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4-digit variables. The HPC46400E supplies 8-bit byte capability for 2 -digit variables and literal variables.

\section*{MULTIPLY AND DIVIDE INSTRUCTIONS}

The HPC46400E has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

\section*{Part Selection}

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC46400E has been generally used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.


\section*{Development Support}

\section*{HPC MICROCONTROLLER DEVELOPMENT SYSTEM}

The HPC microcontroller development system is an in-system emulator (ISE) designed to support the entire family of HPC Microcontrollers. The complete package of hardware and software tools combined with a host system provides a powerful system for design, development and debug of HPC based designs. Software tools are available for \(I^{(B M}{ }^{\oplus}\), PC-AT® (MS-DOS, PC-DOS) and for UNIX® based multiuser Sun SPARCstation (SunOSTM).
The stand alone unit comes complete with a power supply and external emulation POD. This unit can be connected to various host systems through an RS-232 link. The software package includes an ANSI compatible C-Compiler, Linker, Assembler and librarian package. Source symbolic debug capability is provided through a user friendly MS-windows 3.0 interface for IBM PC-AT environment and through a line debugger under Sunview for Sun SPARCstations.
The ISE provides fully transparent in-system emulation at speeds up to 20 MHz 1 waitstate. A 2 K word (48-bit wide) trace buffer gives trace trigger and non intrusive monitoring of the system. External triggering is also available through an external logic interface socket on the POD. Comprehensive on-line help and diagnostics features reduce user's design and debug time. 8 hardware breakpoints (Address/ range), 64 kbytes of user memory, and break on external events are some of the other features offered.
Hewlett Packard model HP64775 Emulator/Analyzer providing in-system emulation for up to 30 MHz 1 waitstate is also available. Contact your local sales office for technical details and support.

Development Tools Selection Table
\begin{tabular}{|c|c|c|c|c|}
\hline Product & Order Part Number & Description & Included & Manual Number \\
\hline \multirow{5}{*}{HPC46400E} & HPC-DEV-ISE2 HPC-DEV-ISE2-E & HPC In-System Emulator HPC In-System Emulator for Europe and South East Asia & HPC MDS User's Manual MDS Comm User's Manual HPC46400E User's Manual & \[
\begin{aligned}
& 420420184-001 \\
& 424420188-001 \\
& 420420213-001 \\
& \hline
\end{aligned}
\] \\
\hline & HPC-DEV-IBMA & Assembler/Linker/ Library Package & HPC Assembler/Linker Librarian User's Manual for IBM PC-AT & 424410836-001 \\
\hline & HPC-DEV-IBMC & C Compiler/Assembler/ Linker/Library Package for IBM PC-AT & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424410883-0 \\
& 424410836-001
\end{aligned}
\] \\
\hline & HPC-DEV-WDBC & \begin{tabular}{l}
Source Symbolic Debugger for IBM PC-AT \\
C Compiler/Assembler/Linker Library Package for IBM PC-AT
\end{tabular} & Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424420189-001 \\
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & \begin{tabular}{l}
HPC-DEV-SUNC \\
HPC-DEV-SUNDB
\end{tabular} & C Compiler/Assembler/Linker Library Package for Sun SPARCstation Source/Symbolic Debugger for Sun SPARCstation C Compiler/Assembler/Linker Library Package & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline
\end{tabular}

Development Support (Continued)
Development Tools Selection Table (Continued)
\begin{tabular}{l|l|l|l|l|l}
\hline Product & \begin{tabular}{c} 
Order \\
Part Number
\end{tabular} & \multicolumn{6}{c}{ Description } & Included & Manual Number \\
\hline HPC46400E & HPC-DEV-SYS2 & \begin{tabular}{l} 
HPC In-System Emulator with C \\
Compiler/Assembler/Linker/Library \\
and Source Symbolic Debugger
\end{tabular} & \begin{tabular}{l} 
HPC Microcontroller \\
Development System \\
User's Manual
\end{tabular} & \(420420184-001\) \\
\hline & HPC-DEV-SYS2-E & Same for Europe and South East Asia & C-Compiler Manual
\end{tabular}

\section*{DIAL-A-HELPER}

Dial-A-Helper is a service provided by the Microcontroller Applications Group. Dial-A-Helper is an electronic bulletin board information system and additionally, provides the capability of remotely accessing the development system at a customer site.

\section*{INFORMATION SYSTEM}

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found. The minimum requirement for accessing Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

\section*{Order P/N: MOLE-DIAL-A-HLP}

Information System Package Contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

\section*{FACTORY APPLICATIONS SUPPORT}

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a development system, he can leave messages on our electronic bulletin board, which we will respond to.
\begin{tabular}{lll} 
Voice: & (408) \(721-5582\) \\
Modem: & (408) \(739-1162\) \\
& Baud: & 300 or 1200 baud \\
& Set-Up: & Length: 8 -Bit \\
& & Parity: None \\
& & Stop Bit: 1
\end{tabular}

\title{
HPC167064/467064 High-Performance microController with a 16k UV Erasable CMOS EPROM
}

\section*{General Description}

The HPC167064 is a member of the HPC family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC167064 has a 16 kbyte, high-speed, UV-erasable, electrically programmable CMOS EPROM. This is ideally suited for applications where fast turnaround, pattern experimentation, and code confidentiality are important requirements. The HPC167064 can serve as a stand-alone emulator for either the HPC16064 or the HPC16083. Two configuration registers have been added for emulation of the different chips. The on-chip EPROM replaces the presently available user ROM space. The on-chip EPROM can be programmed via DATA I/O UNISITE, and HPC-MDS. There are security features added to the chip to implement READ, ENCRYPTED READ, and WRITE privileges for the on-chip EPROM. These defined privileges are intended to deter theft, alteration, or unintentional destruction of user code. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, EPROM, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16 -bit timers with 4 input capture registers, vectored interrupts, WATCHDOGTM logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips.
The microCMOS process results in very low current drain and enables the user to select the optimum speed/power
product for his system. The IDLE and HALT modes provide further current savings. The HPC167064 is available only in 68-pin LDCC package.

\section*{Features}
- HPC family-core features:
- 16-bit architecture, both byte and word operations
- 16 -bit data bus, ALU, and registers
- 64 kbytes of direct memory addressing
- FAST-200 ns for fastest instruction when using 20.0 MHz clock
- High code efficiency-most instructions are single byte
\(-16 \times 16\) multiply and \(32 \times 16\) divide
- Eight vectored interrupt sources
-Four 16-bit timer/counters with 4 synchronous outputs and WATCHDOG logic
- MICROWIRE/PLUS serial I/O interface
- CMOS-very low power with two power save modes: IDLE and HALT
- 16 kbytes high speed UV erasable: electrically programmable CMOS EPROM
- Stand-alone emulation of HPC16083 and HPC16064 family
- EPROM and configuration bytes programmable by DATA I/O UNISITE with Pinsite Module, MDS
- Four selectable levels of security to protect on-chip EPROM contents
- UART-full duplex, programmable baud rate
- Four additional 16 -bit timer/counters with pulse width modulated outputs
- Four input capture registers
- 52 general purpose I/O lines (memory mapped)
- Commercial ( \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ), and military \(\left(-55^{\circ} \mathrm{C}\right.\) to \(+125^{\circ} \mathrm{C}\) ) temperature ranges

\section*{Block Diagram (HPC167064 with 16k EPROM shown)}


\section*{Absolute Maximum Ratings}
\begin{tabular}{l} 
If Military／Aerospace specified devices are required， \\
please contact the National Semiconductor Sales \\
Office／Distributors for availability and specifications． \\
Total Allowable Source or Sink Current \\
Storage Temperature Range \\
Lead Temperature（Soldering， 10 sec. ．） \\
\hline
\end{tabular}
\(V_{C C}\) with Respect to GND
-0.5 V to 7.0 V
All Other Pins \(\quad\left(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)\) to（GND \(\left.-0.5 \mathrm{~V}\right)\)
Note：Absolute maximum ratings indicate limits beyond which damage to the device may occur．DC and AC electri－ cal specifications are not ensured when operating the de－ vice at absolute maximum ratings．

\section*{DC Electrical Characteristics \\ \(V_{C C}=5.0 \mathrm{~V} \pm 5 \%\) unless otherwise specified，\(T_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC167064 and \(\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless} otherwise specified， \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) for HPC467064
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Test Conditions & Min & Max & Units \\
\hline \(\mathrm{ICC}_{1}\) & Supply Current & \[
\begin{aligned}
& V_{C C}=\max , f_{I N}=20.0 \mathrm{MHz}(\text { Note } 1) \\
& V_{C C}=\max , f_{I N}=2.0 \mathrm{MHz}(\text { Note } 1)
\end{aligned}
\] & & \[
\begin{aligned}
& 70 \\
& 40
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\mathrm{ICC}_{2}\) & IDLE Mode Current & \[
\begin{aligned}
& V_{C C}=\max , f_{I N}=20.0 \mathrm{MHz},(\text { Note } 1) \\
& V_{\mathrm{CC}}=\max , \mathrm{f}_{\mathrm{IN}}=2.0 \mathrm{MHz},(\text { Note } 1)
\end{aligned}
\] & & \[
\begin{gathered}
4.5 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\mathrm{ICC}_{3}\) & HALT Mode Current & \[
\begin{aligned}
& V_{C C}=\max , f_{I N}=0 \mathrm{kHz},(\text { Note } 1) \\
& V_{C C}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=0 \mathrm{kHz},(\text { Note } 1)
\end{aligned}
\] & & \[
\begin{aligned}
& 400 \\
& 100 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

INPUT VOLTAGE LEVELS FOR SCHMITT TRIGGERED INPUTS \(\overline{R E S E T}\), NMI，AND \(\overline{W O} ;\) AND ALSO CKI
\begin{tabular}{l|l|l|l|l|c}
\hline \(\mathrm{V}_{\mathrm{IH} 1}\) & Logic High & & \(0.9 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(\mathrm{V}_{\mathrm{IL} 1}\) & Logic Low & & & \(0.1 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline
\end{tabular}

ALL OTHER INPUTS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{1 \mathrm{H} 2}\) & Logic High & & \(0.7 \mathrm{~V}_{\mathrm{CC}}\) & ＊ & V \\
\hline \(\mathrm{V}_{\text {IL2 } 2}\) & Logic Low & & ＊ & \(0.2 \mathrm{~V}_{C C}\) & V \\
\hline \(\mathrm{ILIT}^{1}\) & Input Leakage Current & \(\mathrm{V}_{\mathrm{IN}}=0\) and \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}\)（ （ ote 4） & & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline lil2 & Input Leakage Current RDY／HLD，EXUI & \(\mathrm{V}_{\mathrm{IN}}=0\) & －3 & －50 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{L}_{\text {L13 }}\) & Input Leakage Current B12 & \(\overline{\mathrm{RESET}}=0, \mathrm{~V}_{\text {IN }}=V_{\text {CC }}\) & 0.5 & 7 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{IL}_{14}\) & Input Leakage Current EXM & \(\mathrm{V}_{I N}=0\) and \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}\)（ Note 4） & \(\pm 10\) & & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance & （Note 2） & & 10 & pF \\
\hline \(\mathrm{C}_{\mathrm{I}}\) & I／O Capacitance & （Note 2） & & 20 & pF \\
\hline
\end{tabular}

OUTPUT VOLTAGE LEVELS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OH}} 1\) \\
Vol． 1
\end{tabular} & \begin{tabular}{l}
Logic High（CMOS） \\
Logic Low（CMOS）
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \text { (Note 2) } \\
& \mathrm{I}_{\mathrm{OH}}=10 \mu \mathrm{~A} \text { (Note 2) }
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{CC}}-0.1\) & 0.1 & V \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OH} 2}\) \\
\(\mathrm{V}_{\mathrm{OL} 2}\)
\end{tabular} & Port A／B Drive，CK2 （A0－A15，B10，B11，B12，B15） & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}
\end{aligned}
\] & 2.4 & 0.4 & V \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OH} 3}\) \\
\(V_{\text {OL3 }}\)
\end{tabular} & Other Port Pin Drive，\(\overline{W O}\)（open drain） （B0－B9，B13，B14，P0－P3） & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}(\text { except } \overline{\mathrm{WO}}) \\
& \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}
\end{aligned}
\] & 2.4 & 0.4 & V \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OH} 4}\) \\
\(V_{\mathrm{OL} 4}\)
\end{tabular} & ST1 and ST2 Drive & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}
\end{aligned}
\] & 2.4 & 0.4 & V \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OH} 5}\) \\
\(\mathrm{V}_{\mathrm{OL} 5}\)
\end{tabular} & Port A／B Drive（A0－15，B10，B11，B12，B15） when used as External Address／Data Bus & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}
\end{aligned}
\] & 2.4 & 0.4 & V \\
\hline \(\mathrm{V}_{\text {RAM }}\) & RAM Keep－Alive Voltage & （Note 3） & 2.5 & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline loz & TRI－STATE® Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\footnotetext{
Note 1： \(\mathrm{I}_{\mathrm{CC}_{1}}, \mathrm{ICC}_{2}, \mathrm{ICC}_{3}\) measured with no external drive（ \(\mathrm{I}_{\mathrm{OH}}\) and \(\mathrm{I}_{\mathrm{OL}}=0, \mathrm{I}_{\mathrm{IH}}\) and \(\mathrm{I}_{\mathrm{IL}}=0\) ）． \(\mathrm{I}_{\mathrm{CC} 1}\) is measured with \(\overline{R E S E T}=G N D\) ． \(\mathrm{ICCO}^{\text {is }}\) is measured with \(N M I=V_{C C}\) ． CKI driven to \(\mathrm{V}_{\mathrm{IH} 1}\) and \(\mathrm{V}_{\mathrm{IL} 1}\) with rise and fall times less than 10 ns ．
Note 2：This is guaranteed by design and not tested．
Note 3：Test duration is 100 ms ．
Note 4：The EPROM mode of operation for this device requires high voltage input on pins EXM／VPP， \(13,14,15,16\) and 17 ．This will increase the input leakage current above the normal specification when driven to voltages greater than \(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\) ．
－See NORMAL RUNNING MODE．
}

\section*{20 MHz}

\section*{AC Electrical Characteristics}
(See Notes 1 and 4 and Figures 1 thru 5). \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%^{*}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC 167064 and \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\), \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC467064
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { N} \\
& \text { 므́ } \\
& \text { 응 }
\end{aligned}
\]} & \begin{tabular}{l}
\(\mathrm{f}_{\mathrm{C}}\) \(t_{C 1}=1 / f_{C}\) \\
\(t_{\text {CKIH }}\) \\
\({ }^{\text {t }}\) CKIL \\
\(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}\) \\
\(t_{\text {WAIT }}=t_{C}\) \\
\(t_{\text {DC1C2R }}\) \\
\(t_{\text {DC1C2F }}\)
\end{tabular} & \begin{tabular}{l}
CKI Operating Frequency \\
CKI Clock Period \\
CKI High Time \\
CKI Low Time \\
CPU Timing Cycle \\
CPU Wait State Period \\
Delay of CK2 Rising Edge after CKI Falling Edge \\
Delay of CK2 Falling Edge after CKI Falling Edge
\end{tabular} & \[
\begin{gathered}
2 \\
50 \\
22.5 \\
22.5 \\
100 \\
100 \\
0 \\
0
\end{gathered}
\] & \[
\begin{gathered}
20 \\
500 \\
\\
\\
55 \\
55
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\hline
\end{gathered}
\] & (Note 2) (Note 2) \\
\hline & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8 \\
& \mathrm{f}_{\mathrm{MW}}
\end{aligned}
\] & External UART Clock Input Frequency External MICROWIRE/PLUS Clock Input Frequency & & \[
\begin{gathered}
2.5^{* *} \\
1.25
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{MHz} \\
& \mathrm{MHz}
\end{aligned}
\] & \\
\hline  & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Inputs & 100 & 0.91 & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns}
\end{gathered}
\] & \\
\hline \multirow[t]{3}{*}{} & tuws & MICROWIRE Setup Time-Master MICROWIRE Setup Time-Slave & \[
\begin{gathered}
100 \\
20
\end{gathered}
\] & & ns & \\
\hline & tuwh & MICROWIRE Hold Time-Master MICROWIRE Hold Time-Slave & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns & \\
\hline & tuwv & MICROWIRE Output Valid Time-Master MICROWIRE Output Valid Time-Slave & & \[
\begin{gathered}
50 \\
150
\end{gathered}
\] & ns & \\
\hline  & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{SALE}}=3 / 4 \mathrm{t}_{\mathrm{C}}+40 \\
& \mathrm{t}_{\mathrm{HWP}}=\mathrm{t}_{\mathrm{C}}+10 \\
& \mathrm{t}_{\mathrm{HAE}}=\mathrm{t}_{\mathrm{C}}+100 \\
& \mathrm{t}_{\mathrm{HAD}}=3 / 4 \mathrm{t}_{\mathrm{C}}+85 \\
& \mathrm{t}_{\mathrm{BF}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66 \\
& \mathrm{t}_{\mathrm{BE}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
HLD Falling Edge before ALE Rising Edge HLD Pulse Width \\
HLDA Falling Edge after HLD Falling Edge HLDA Rising Edge after HLD Rising Edge Bus Float after HLDA Falling Edge Bus Enable after HLDA Rising Edge
\end{tabular} & \[
\begin{array}{r}
115 \\
110 \\
\\
116 \\
\hline
\end{array}
\] & \[
\begin{gathered}
200^{*} \\
160 \\
116
\end{gathered}
\] & \begin{tabular}{l}
ns \\
ns \\
ns \\
ns \\
ns \\
ns
\end{tabular} & \begin{tabular}{l}
(Note 3) \\
(Note 5) (Note 5)
\end{tabular} \\
\hline  & \begin{tabular}{l}
tuAS \\
tuah \\
\(t_{\text {RPW }}\) \\
toe \\
tod \\
\(t_{\text {DRDY }}\) \\
twow \\
tuds \\
tudH (HPC467064) \\
tuDH (HPC167064) \\
\(t_{A}\)
\end{tabular} & \begin{tabular}{l}
Address Setup Time to Falling Edge of URD Address Hold Time from Rising Edge of URD URD Pulse Width \\
URD Falling Edge to Output Data Valid Rising Edge of URD to Output Data Invalid RDRDY Delay from Rising Edge of URD UWR Pulse Width Input Data Valid before Rising Edge of UWR Input Data Hold after Rising Edge of UWR \\
\(\overline{\text { WRRDY Delay from Rising Edge of UWR }}\)
\end{tabular} & \[
\begin{gathered}
10 \\
10 \\
100 \\
0 \\
5 \\
\\
40 \\
10 \\
20 \\
25^{*}
\end{gathered}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& 60 \\
& 35 \\
& 70
\end{aligned}
\] \\
70
\end{tabular} & \begin{tabular}{l}
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns
\end{tabular} & \\
\hline
\end{tabular}
*See NORMAL RUNNING MODE.
**This maximum frequency is attainable provided that this external baud clock has a duty cycle such that the high period includes two (2) falling edges of the CK2 clock.

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These AC Characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\mathrm{CKIR}}\) and \(\mathrm{t}_{\mathrm{CKII}}\) ) on CKI input less than 2.5 ns.

Note 2: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \(\mathrm{t}_{\text {HAE }}\) is spec'd for case with HLD falling edge occurring at the latest time can be accepted during the present CPU cycle being executed. If HLD falling edge occurs later, \(t_{\text {HAE }}\) may be as long as ( \(3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) depending on the following CPU instruction cycles, its wait states and ready input.
Note 4: WS \(=\) twait \(\times\) (number of pre-programmed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(\mathrm{t}_{\mathrm{c}}=20.00 \mathrm{MHz}\), with one wait state programmed.
Note 5: Due to emulation restrictions-actual limits will be better.

\section*{20 MHz}

AC Electrical Characteristics (Continued)
(See Notes 1 and 4 and Figures 1 thru 5.) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%^{*}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for HPC167064 and \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\), \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for HPC467064 (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Symbol and Formula & Parameter & Min & Max & Units & Notes \\
\hline  & \[
\begin{aligned}
& t_{\text {DCIALER }} \\
& t_{\text {DCIALEF }} \\
& t_{\mathrm{DC} 2 \mathrm{ALER}}=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\
& t_{\mathrm{DC} 2 \mathrm{ALEF}}=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\
& t_{\mathrm{LL}}=1 / 2 \mathrm{t}_{\mathrm{C}}-9 \\
& t_{\mathrm{ST}}=1 / 4 \mathrm{t}_{\mathrm{C}}-7 \\
& t_{\mathrm{VP}}=1 / 4 \mathrm{t}_{\mathrm{C}}-5 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Delay from CKI Rising Edge to ALE Rising Edge Delay from CKI Rising Edge to ALE Falling Edge Delay from CK2 Rising Edge to ALE Rising Edge Delay from CK2 Falling Edge to ALE Falling Edge ALE Pulse Width \\
Setup of Address Valid before ALE Falling Edge Hold of Address Valid after ALE Falling Edge
\end{tabular} & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 35 \\
& 35 \\
& 45 \\
& 45
\end{aligned}
\] & ns ns ns ns ns ns ns & (Note 2) (Note 2) \\
\hline \multirow[b]{6}{*}{} & \(t_{\text {ARR }}=1 / 4 t_{C}-5\) & ALE Falling Edge to \(\overline{\text { RD }}\) Falling Edge & 20 & & ns & \\
\hline & \(t_{A C C}=t_{C}+W S-55\) & Data Input Valid after Address Output Valid & & 145 & ns & \\
\hline & \(t_{R D}=1 / 2 t_{C}+W S-65\) & Data Input Valid after \(\overline{\mathrm{RD}}\) Falling Edge & & 85 & ns & \\
\hline & \(t_{\text {RW }}=1 / 2 t_{C}+W S-10\) & \(\overline{\text { RD Pulse Width }}\) & 140 & & ns & \\
\hline & \(t_{D R}=3 / 4 t_{C}-15\) & Hold of Data Input Valid after \(\overline{\text { RD }}\) Rising Edge & 0 & 60 & ns & \\
\hline & \(\mathrm{t}_{\text {RDA }}=\mathrm{t}_{\mathrm{C}}-15\) & Bus Enable after \(\overline{\mathrm{RD}}\) Rising Edge & 85 & & ns & \\
\hline \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { y } \\
& \frac{0}{0} \\
& \mathbf{U} \\
& \stackrel{y}{2} \\
& \vdots
\end{aligned}
\]} & \(t_{\text {ARW }}=1 / 2 t_{C}-5\) & ALE Falling Edge to WR Falling Edge & 45 & & ns & \\
\hline & \(t_{W W}=3 / 4 t_{C}+W S-15\) & WR Pulse Width & 160 & & ns & \\
\hline & \(t_{V}=1 / 2 t_{C}+W S-5\) & Data Output Valid before \(\overline{\text { WR }}\) Rising Edge & 145 & & ns & \\
\hline & \(t_{H W}=1 / 4 t_{C}-5\) & Hold of Data Valid after WR Rising Edge & 20 & & ns & \\
\hline \multirow[t]{2}{*}{} & \(t_{\text {DAR }}=1 / 4 t_{C}+W S-50\) & Falling Edge of ALE to Falling Edge of \(\overline{\text { RDY }}\) & & 75 & ns & \\
\hline & \(t_{\text {RWR }}=t_{C}\) & \(\overline{\text { RDY Pulse Width }}\) & 100 & & ns & \\
\hline
\end{tabular}

\section*{CKI Input Signal Characteristics}


FIGURE 1. CKI Input Signal

\section*{CKI Input Signal Characteristics}


Note: \(A C\) testing inputs are driven at \(V_{I H}\) for logic " 1 " and \(V_{\mathbb{I L}}\) for a logic " 0 ". Output timing measurements are made at \(V_{C C} / 2\) for both logic " 1 " and logic " 0 ".
FIGURE 2. Input and Output for AC Tests
Timing Waveforms


FIGURE 3. CK1, CK2, ALE Timing Diagram


Timing Waveforms (Continued)



TL/DD/11046-8
FIGURE 6. Ready Mode Timing


Timing Waveforms (Continued)


TL/DD/11046-10
FIGURE 8. MICROWIRE Setup/Hold Timing


FIGURE 10. UPI Write Timing

\section*{Functional Modes of Operation}

There are two primary functional modes of operation for the HPC167064.
- EPROM Mode
- Normal Running Mode

\section*{EPROM MODE}

In the EPROM mode, the HPC167064 is configured to "approximately emulate" a standard NMC27C256 EPROM Some dissimilarities do exist. The most significant one is that HPC167064 contains only 16 kbytes of programmable memory, rather than the 32 kbytes in 27C256. An HPC167064 in the EPROM mode can be programmed with a Data I/O machine or an HPC-MDS using a programming adapter board.

Given below is the list of functions that can be performed by the user in the EPROM mode.
- Programming

CAUTION: Exceeding 14 V on pin \(1\left(\mathrm{~V}_{\mathrm{PP}}\right)\) will damage the HPC167064.
Initially, and after each erasure, all bits of the HPC EPROM are in the " 1 " state. Data is introduced by selectively programming "Os" into the desired bit locations. Although only " \(0 s\) " will be programmed, both " \(1 s\) " and "Os" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
- Program/verify EPROM registers

To read data (verify) during the programming process, \(V_{\text {PP }}\) must be at 13 V . When reading data after the programming process, \(\mathrm{V}_{\mathrm{PP}}\) can be either 13 V or at \(\mathrm{V}_{\mathrm{CC}}\).
- Program/verify ECON registers

There are two configuration registers ECON6 and ECON7 to emulate different family members and also to enable/disable different features in the chip. These registers are not mapped in the EPROM user space. These bytes must be programmed through a pointer register ECONA.
To prevent unintentional programming, the ECON6, 7 registers must be programmed with the assistance of this pointer register. ECONA, and externally presented address, both identify the same ECON register may be programmed.

\section*{NORMAL RUNNING MODE}

In this mode, the HPC167064 executes user software in the normal manner. By default, its arcitecture imitates that of the HPC16064. It may be configured to emulate the HPC16083. The addressable memory map will be exactly as for the HPC16083. The WATCHDOG function monitors addresses accordingly. Thus, the HPC167064 can be used as a stand-alone emulator for both HPC16064 and HPC16083. Within this mode, the on-chip EPROM cell acts as read only memory. Each memory fetch is 16 -bits wide. The HPC167064 operates to 20 MHz with 1 wait state for the onchip memory.

The HPC167064 emulates all functional modes of operation for the HPC16064 and HPC16083, except as described here.
- The value of EXM is latched on the rising edge of RESET. Thus, the user may not switch from ROMed to ROMless operation or vice-versa, without another RESET pulse.
- The security logic can be used to control access to the on-chip EPROM. This feature is unique to the HPC167064. There is no corresponding mode of operation on the HPC16064 or the HPC16083.
- Specific inputs are allowed to be driven at high voltage (13V) to configure the device for programming. These high voltage inputs are unique to the HPC167064. The same inputs cannot be driven to high voltage on the HPC16064 and HPC16083 without damage to the part.
- The Port D input structure on this device is slightly different from the masked ROM HPC16083 and HPC16064. \(\mathrm{V}_{\mathrm{IH} 2}\) min and \(\mathrm{V}_{\mathrm{IL} 2}\) max are the same as for the masked ROM HPC16083 and HPC16064. There is a \(\mathrm{V}_{\mathrm{IH} 2}\) max requirement for this device equal to \(\mathrm{V}_{\mathrm{CC}}+0.05 \mathrm{~V}\). There is also a \(V_{\text {IL2 }} \mathrm{min}\) requirement for this device equal to GND-0.05V. The \(\mathrm{V}_{\mathrm{IH} 2}\) max and \(\mathrm{V}_{\mathrm{IL} 2}\) min requirement for the masked ROM devices is the Absolute Maximum Ratings of \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) and \(G N D-0.5 \mathrm{~V}\) respectively.
- The D.C. Electrical Characteristics and A.C. Electrical Characteristics for the HPC167064, where \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), are guaranteed over a reduced operating voltage range of \(V_{C C} \pm 5 \%\). This is different from the masked ROM devices that it simulates which is \(V_{C C}\) \(\pm 10 \%\). These characteristics for the HPC467064, where \(\mathrm{T}_{\mathrm{A}}=-0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), are guaranteed over the masked ROM operating voltage range which is \(V_{C C} \pm 10 \%\).
- In addition to the reduced operating voltage range for the HPC167064, the A.C. timing parameter tuDh is required to be a mimimum value of 25 ns . The masked ROM devices require a mimimum tuDH of 20 ns . This A.C. timing parameter for the HPC467064 is required to be the same as the masked ROM devices.

\section*{HPC167064 EPROM SECURITY}

The HPC167064 includes security logic to provide READ and WRITE protection of the on-chip EPROM. These defined privileges are intended to deter theft, alteration, or unintentional destruction of user code. Two bits are used to define four levels of security on the HPC167064 to control access to on-chip EPROM.

\section*{Security Level 3}

This is the default configuration of an erased HPC167064. READ and WRITE accesses to the on-chip EPROM or ECON registers may be accomplished without constraint in EPROM mode. READ accesses to the on-chip EPROM may be accomplished without constraint in NORMAL RUNNING mode.

\section*{Functional Modes of Operation (Continued)}

\section*{Security Level 2}

This security level prevents programming of the on-chip EPROM or the ECON registers thereby providing WRITE protection. Read accesses to the on-chip EPROM or ECON registers may be accomplished without constraint in EPROM. Read accesses to the on-chip EPROM may be accomplished without constraint in NORMAL RUNNING mode.

\section*{Security Level 1}

This security level prevents programming of the on-chip EPROM or ECON registers-thereby providing registers write protection. Read accesses to the on-chip ECON-registers may be accomplished without constraint in EPROM mode. Read accesses to the on-chip EPROM will produce ENCRYPTED data in EPROM. READ accesses to the onchip EPROM, during NORMAL RUNNING mode, are subject to Runtime Memory Protection. Under Runtime Memory Protection, only instruction opcodes stored within the on-chip EPROM are allowed to access the EPROM as operand. If any other instruction opcode attempts to use the contents of EPROM as an operand, it will receive the hex value "FF". The Runtime Memory Protection feature is designed to prevent hostile software, running from external memory or on-chip RAM, from reading secured EPROM data. Transfers of control into, or out of the on-chip EPROM (such as jump or branch) are not affected by Runtime Memory Protection. Interrupt vector fetches from EPROM proceed normally, and are not affected by Runtime Memory Protection.

\section*{Security Level 0}

This security level prevents programming of the on-chip EPROM or ECON registers, thereby providing write protection. Read accesses to the on-chip ECON registers may be accomplished without constraint in EPROM mode. READ accesses to the on-chip EPROM are NOT ALLOWED in EPROM mode. Such accesses will return data value "FF" hex. Runtime Memory Protection is enforced as in security level 1.
These four levels of security help ensure that the user EPROM code is not tampered with in a test fixture and that code executing from RAM or external memory does not dump the user algorithm.

\section*{Erasure Characteristics}

The erasure characteristics of the HPC167064 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( \(\AA\) ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the \(3000 \AA\) - \(4000 \AA\) range.
After programming, opaque labels should be placed over the HPC167064's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the HPC167064 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( \(\AA\) ). The integrated dose (i.e., UV intensity \(\times\) exposure time) for erasure should be a minimum of \(30 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}\).
The HPC167064 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. The erasure time table shows the minimum HPC167064 erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring.
Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

Minimum HPC167064 Erasure Time
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
Light Intensity \\
(Micro-Watts/cm \\
)
\end{tabular} & \begin{tabular}{c} 
Erasure Time \\
(Minutes)
\end{tabular} \\
\hline 15,000 & 36 \\
\hline 10,000 & 50 \\
\hline
\end{tabular}

\section*{Memory Map of the HPC167064}

The HPC167064 has 256 bytes of on-chip user RAM and chip registers located at address 0000-01FF that is always enabled, and 256 bytes of on-chip RAM located at 020002FF that can be enabled or disabled. It has 8 kbytes of onchip EPROM located at address 0E000-0FFFF that is always enabled and 8 kbytes of EPROM located at address 0C000-0DFFF that can be enabled or disabled.
The ECON6 contains two bits ROMO and RAMO. When these bits are " 1 " (erased default), full 16 kbytes of ROM and 512 bytes of RAM are enabled. Programming a " 0 " to these bits disables the lower \(8 k\) for the EPROM and upper 256 bytes for the RAM. The ECON registers are only accessible to the user during EPROM mode.
\begin{tabular}{l|l|l}
\begin{tabular}{l} 
Address In \\
EPROM Mode \\
7FFF
\end{tabular} & \begin{tabular}{l} 
Address In Other \\
HPC Modes
\end{tabular} \\
Operation
\end{tabular}

\section*{Pin Descriptions}

The HPC167064 is available only in 68-pin LDCC package.
I/O PORTS
Port A is a 16 -bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory, port A is used as the multiplexed address/data bus.
Port B is a 16 -bit port with 12 bits of bidirectional I/O similar in structure to Port A. Pins B10, B11, B12 and B15 are general purpose outputs only in this mode. Port \(B\) may also be configured via a 16 -bit function register BFUN to individually allow each pin to have an alternate function.
\begin{tabular}{lll} 
B0: & TDX & UART Data Output \\
B1: & & \\
B2: & CKX & UART Clock (Input or Output) \\
B3: & T2IO & Timer2 I/O Pin \\
B4: & T3IO & Timer3 I/O Pin \\
B5: & SO & MICROWIRE/PLUS Output \\
B6: & SK & MICROWIRE/PLUS Clock (Input or Output) \\
B7: & HLDA & Hold Acknowledge Output \\
B8: & TS0 & Timer Synchronous Output \\
B9: & TS1 & Timer Synchronous Output \\
B10: & UAO & Address 0 Input for UPI Mode \\
B11: & WRRDY & Write Ready Output for UPI Mode \\
B12: & \\
B13: & \\
\begin{tabular}{ll} 
B14: & TS3 \\
B15: & Timer Synchronous Output \\
RDRDY & Read Ready Output for UPI Mode \\
When accessing external memory, four bits of port B are
\end{tabular} \\
used as follows:
\end{tabular}
\begin{tabular}{ll} 
B10: \(\overline{\text { ALE }}\) & Address Latch Enable Output \\
B11: \(\overline{\mathrm{WR}}\) & \begin{tabular}{l} 
Write Output
\end{tabular} \\
B12: \(\overline{\mathrm{HBE}}\) & \begin{tabular}{l} 
High Byte Enable Output/Input \\
(sampled at reset)
\end{tabular} \\
B15: \(\overline{\mathrm{RD}}\) & \begin{tabular}{l} 
Read Output
\end{tabular}
\end{tabular}

Port I is an 8-bit input port that can be read as general purpose inputs and is also used for the following functions:
\(10:\)
\begin{tabular}{lll} 
11: & NMI & Nonmaskable Interrupt Input \\
12: & INT2 & Maskable Interrupt/Input Capture/पRD \\
I3: & INT3 & Maskable Interrupt/Input Capture/UWR \\
14: & INT4 & Maskable Interrupt/Input Capture \\
15: & SI & MICROWIRE/PLUS Data Input \\
I6: & RDX & UART Data Input
\end{tabular}

17:
Port \(D\) is an 8 -bit input port that can be used as general purpose digital inputs.
Port \(P\) is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4 through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

\section*{POWER SUPPLY PINS}
\(V_{C C 1}\) and
\(V_{C C 2}\) Positive Power Supply
GND Ground for On-Chip Logic
DGND Ground for Output Buffers
Note: There are two electrically connected \(V_{C C}\) pins on the chip, GND and DGND are electrically isolated. Both \(V_{C C}\) pins and both ground pins must be used.

\section*{CLOCK PINS}

CKI The Chip System Clock Input
CKO The Chip System Clock Output (inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

\section*{OTHER PINS}

WO This is an active low open drain output that signals an illegal situation has been detected by the WATCHDOG logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
\(\overline{\text { RESET }}\) is an active low input that forces the chip to restart and sets the ports in a TRI-STATE mode.
RDY/ \(\overline{H L D}\) has two uses, selected by a software bit. It's either an input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
NC (no connection) do not connect anything to this pin.
EXM Has two uses. External memory enable (active high) which disables internal EPROM and maps it to external memory, and is VPP during EPROM mode.
El External interrupt with vector address FFF1:FFFO. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
EXUI External interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2 (Active Low).

\section*{Connection Diagram}


TL/DD/11046-17

\section*{Ports A \& B}

The highly flexible \(A\) and \(B\) ports are similarly structured. The Port A (see Figure 10), consists of a data register and a direction register. Port B (see Figures 11 thru Figure 13) has an alternate function register in addition to the data and direction registers. All the control registers are read/write registers.
The associated direction registers allow the port pins to be individually programmed as inputs or outputs. Port pins selected as inputs are placed in a TRI-STATE mode by resetting corresponding bits in the direction register.

A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have the same value, reading the pins returns the value of the data register.
Primary and secondary functions are multiplexed onto Port \(B\) through the alternate function register (BFUN). The secondary functions are enabled by setting the corresponding bits in the BFUN register.


Ports A \& B (Continued)


TL/DD/11046-20
FIGURE 12. Structure of Port B Pins B0, B1, B2, B5, B6 and B7 (Typical Pins)


TL/DD/11046-21
FIGURE 13. Structure of Port B Pins B3, B4, B8, B9, B13 and B14 (Timer Synchronous Pins)

Ports A \& B (Continued)


FIGURE 14. Structure of Port B Pins B10, B11, B12 and B15 (Pins with Bus Control Roles)

\section*{Operating Modes}

To offer the user a variety of I/O and expanded memory options, the HPC167064 has four operating modes. The various modes of operation are determined by the state of both the EXM pin and the EA bit in the PSW register. The state of the EXM pin determines whether on-chip EPROM will be accessed or external memory will be accessed within the address range of the on-chip EPROM. The on-chip EPROM range of the HPC167064 is C000 to FFFF (16 kbytes).
A logic " 0 " state on the EXM pin will cause the HPC device to address on-chip EPROM when the Program Counter (PC) contains addresses within the on-chip EPROM address range. A logic " 1 " state on the EXM pin will cause the HPC device to address memory that is external to the HPC when the PC contains on-chip EPROM addresses. The function of the EA bit is to determine the legal addressing range of the HPC device. A logic " 0 " state in the EA bit of the PSW register does two things-addresses are limited to the onchip EPROM range and on-chip RAM and Register range, and the "illegal address detection" feature of the WATCH-

DOG logic is engaged. A logic " 1 " in the EA bit enables accesses to be made anywhere within the 64 kbytes address range and the "illegal address detection" feature of the WATCHDOG logic is disabled.
All HPC devices can be used with external memory. External memory may be any combination of RAM and EPROM. Both 8 -bit and 16 -bit external data bus modes are available. Upon entering an operating mode in which external memory is used, Port A becomes the Address/Data bus. Four pins of Port B become the control lines ALE, \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) and \(\overline{\mathrm{HBE}}\). The High Byte Enable pin ( \(\overline{\mathrm{HBE}}\) ) is used in 16 -bit mode to select high order memory bytes. The \(\overline{R D}\) and \(\overline{W R}\) signals are only generated if the selected address is off-chip. The 8bit mode is selected by pulling HBE high at reset. If HBE is left floating or connected to a memory device chip select at reset, the 16 -bit mode is entered. The following sections describe the operating modes of the HPC167064.
Note: The HPC devices use 16 -bit words for stack memory. Therefore, when using the 8 -bit mode, User's Stack must be in internal RAM.

\section*{HPC167064 Operating Modes}

\section*{SINGLE CHIP NORMAL MODE}

In this mode，the HPC167064 functions as a self－contained microcomputer（see Figure 14）with all memory（RAM and EPROM）on－chip．It can address internal memory only，con－ sisting of 16 kbytes of EPROM（COOO to FFFF）and 512 bytes of on－chip RAM and Registers（0000 to 02FF）． The＂illegal address detection＂feature of the WATCHDOG is enabled in the Single－Chip Normal mode and a WATCH－ DOG Output（ \(\overline{\mathrm{WO}}\) ）will occur if an attempt is made to access addresses that are outside of the on－chip EPROM and RAM range of the device．Ports \(A\) and \(B\) are used for I／O func－ tions and not for addressing external memory．The EXM pin and the EA bit of the PSW register must both be logic＂ 0 ＂to enter the Single－Chip Normal mode．

\section*{EXPANDED NORMAL MODE}

The Expanded Normal mode of operation enables the HPC167064 to address external memory in addition to the on－chip ROM and RAM（see Table I）．WATCHDOG illegal address detection is disabled and memory accesses may be made anywhere in the 64 kbyte address range without triggering an illegal address condition．The Expanded Nor－ mal mode is entered with the EXM pin pulled low（logic＂ 0 ＂） and setting the EA bit in the PSW register to＂ 1 ＂．

TABLE I．HPC167064 Operating Modes
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Operating Mode } & \begin{tabular}{c} 
EXM \\
Pin
\end{tabular} & \begin{tabular}{c} 
EA \\
Bit
\end{tabular} & \begin{tabular}{c} 
Memory \\
Configuration
\end{tabular} \\
\hline Single－Chip Normal & 0 & 0 & C000－FFFF On－Chip \\
\hline Expanded Normal & 0 & 1 & \begin{tabular}{c} 
C000－FFFF On－Chip \\
\(0300-\) BFFF Off－Chip
\end{tabular} \\
\hline Single－Chip ROMless & 1 & 0 & C000－FFFF Off－Chip \\
\hline Expanded ROMless & 1 & 1 & \(0300-\) FFFF Off－Chip \\
\hline
\end{tabular}

\section*{SINGLE－CHIP ROMIess MODE}

In this mode，the on－chip EPROM of the HPC167064 is not used．The address space corresponding to the on－chip EPROM is mapped into external memory so 16 k of external memory may be used with the HPC167064（see Table I）． The WATCHDOG circuitry detects illegal addresses（ad－ dresses not within the on－chip EPROM and RAM range）． The Single－Chip ROMless mode is entered when the EXM pin is pulled high（logic＂ 1 ＂）and the EA bit is logic＂ 0 ＂．

\section*{EXPANDED ROM MODE}

This mode of operation is similar to Single－Chip ROMIess mode in that no on－chip ROM is used，however，a full 64 kbytes of external memory may be used．The＂illegal address detection＂feature of WATCHDOG is disabled．The EXM pin must be pulled high（logic＂ 1 ＂）and the EA bit in the PSW register set to＂1＂to enter this mode．

\section*{Wait States}

The internal EPROM can be accessed at the maximum op－ erating frequency with one wait state．With 0 wait states， internal ROM accesses are limited to \(2 / 3 \mathrm{f} \mathrm{C}\) max．The HPC167064 provides four software selectable Wait States that allow access to slower memories．The Wait States are selected by the state of two bits in the PSW register．Addi－ tionally，the RDY input may be used to extend the instruc－ tion cycle，allowing the user to interface with slow memories and peripherals．


TL／DD／11046－23
FIGURE 15．Single－Chip Mode

\section*{Power Save Modes}

Two power saving modes are available on the HPC167064： HALT and IDLE．In the HALT mode，all processor activities are stopped．In the IDLE mode，the on－board oscillator and timer TO are active but all other processor activities are stopped．In either mode，all on－board RAM，registers and I／O are unaffected．

\section*{HALT MODE}

The HPC167064 is placed in the HALT mode under soft－ ware control by setting bits in the PSW．All processor activi－ ties，including the clock and timers，are stopped．In the HALT mode，power requirements for the HPC167064 are minimal and the applied voltage（ \(V_{C C}\) ）may be decreased without altering the state of the machine．There are two ways of exiting the HALT mode：via the RESET or the NMI． The \(\overline{\text { RESET }}\) input reinitializes the processor．Use of the NMI input will generate a vectored interrupt and resume opera－ tion from that point with no initialization．The HALT mode can be enabled or disabled by means of a control register HALT enable．To prevent accidental use of the HALT mode the HALT enable register can be modified only once．

\section*{IDLE MODE}

The HPC167064 is placed in the IDLE mode through the PSW．In this mode，all processor activity，except the on－ board oscillator and Timer T0，is stopped．As with the HALT mode，the processor is returned to full operation by the RESET or NMI inputs，but without waiting for oscillator stabi－ lization．A timer TO overflow will also cause the HPC167064 to resume normal operation．
Note：If an NMI interrupt is received during the instruction which puts the device in Halt or Idle Mode，the device will enter that power saving mode．The interrupt will be held pending until the device exits that power saving mode．When exiting Idle mode via the TO overflow，the NMI interrupt will be serviced when the device exits Idle．If another NMI interrupt is received during either Halt of Idle the processor will exit the power saving mode and vector to the interrupt address．

\section*{HPC167064 Interrupts}

Complex interrupt handling is easily accomplished by the HPC167064＇s vectored interrupt scheme．There are eight possible interrupt sources as shown in Table II．

HPC167064 Interrupts (Continued)


TL/DD/11046-24
FIGURE 16. 8-Bit External Memory


TL/DD/11046-25
FIGURE 17. 16-Bit External Memory

TABLE II．Interrupts
\begin{tabular}{c|l|c}
\hline \begin{tabular}{c} 
Vector \\
Address
\end{tabular} & \multicolumn{1}{|c}{ Interrupt Source } & \begin{tabular}{c} 
Arbitration \\
Ranking
\end{tabular} \\
\hline FFFF：FFFE & RESET & 0 \\
\hline FFFD：FFFC & Nonmaskable external on rising edge of I1 pin & \(\mathbf{1}\) \\
\hline FFFB：FFFA & External interrupt on I2 pin & 2 \\
\hline FFF9：FFF8 & External interrupt on I3 pin & 3 \\
\hline FFF7：FFF6 & External interrupt on 14 pin & 4 \\
\hline FFF5：FFF4 & Overflow on internal timers & 5 \\
\hline FFF3：FFF2 & Internal on the UART transmit／receive complete or external on EXU & 6 \\
\hline FFF1：FFF0 & External interrupt on El pin & 7 \\
\hline
\end{tabular}

\section*{Interrupt Arbitration}

The HPC167064 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously．The arbitration ranking is given in Ta－ ble II．The interrupt on RESET has the highest rank and is serviced first．

\section*{Interrupt Processing}

Interrupts are serviced after the current instruction is com－ pleted except for the RESET，which is serviced immediately． \(\overline{R E S E T}\) and EXUI are level－LOW－sensitive interrupts and EI is programmable for edge－（RISING or FALLING）or level－ （HIGH or LOW）sensitivity．All other interrupts are edge－sen－ sitive．NMI is positive－edge sensitive．The external interrupts on 12,13 and 14 can be software selected to be rising or falling edge．External interrupt（EXUI）is shared with UART interrupt．This interrupt is level－low sensitive．To select this interrupt disable the ERI and ETI UART interrupt bits in the ENUI register．To select the UART interrupt leave this pin floating or tie it high．

\section*{Interrupt Control Registers}

The HPC167064 allows the various interrupt sources and conditions to be programmed．This is done through the vari－ ous control registers．A brief description of the different con－ trol registers is given below．

\section*{INTERRUPT ENABLE REGISTER（ENIR）}

RESET and the External Interrupt on 11 are non－maskable interrupts．The other interrupts can be individually enabled or disabled．Additionally，a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collec－ tively enabled or disabled．Thus，in order for a particular interrupt to request service，both the individual enable bit and the Global Interrupt bit（GIE）have to be set．

\section*{INTERRUPT PENDING REGISTER（IRPD）}

The IRPD register contains a bit allocated for each interrupt vector．The occurrence of specified interrupt trigger condi－ tions causes the appropriate bit to be set．There is no indi－ cation of the order in which the interrupts have been re－ ceived．The bits are set independently of the fact that the interrupts may be disabled．IRPD is a Read／Write register． The bits corresponding to the maskable，external interrupts are normally cleared by the HPC167064 after servicing the interrupts．

For the interrupts from the on－board peripherals，the user has the responsibility of resetting the interrupt pending flags through software．
The NMI bit is read only and \(\mathrm{I} 2, \mathrm{I} 3\) ，and I 4 are designed as to only allow a zero to be written to the pending bit（writing a one has no affect）．A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register．This allows a mask to be used，thus ensuring that the other pending bits are not affected．

\section*{INTERRUPT CONDITION REGISTER（IRCD）}

Three bits of the register select the input polarity of the external interrupt on 12,13 ，and 14 ．

\section*{Servicing the Interrupts}

The Interrupt，once acknowledged，pushes the program counter（PC）onto the stack thus incrementing the stack pointer（SP）twice．The Global Interrupt Enable bit（GIE）is copied into the CGIE bit of the PSW register；it is then reset， thus disabling further interrupts．The program counter is loaded with the contents of the memory at the vector ad－ dress and the processor resumes operation at this point．At the end of the interrupt service routine，the user does a RETI instruction to pop the stack and re－enable interrupts if the CGIE bit is set，or RET to just pop the stack if the CGIE bit is clear，and then returns to the main program．The GIE bit can be set in the interrupt service routine to nest inter－ rupts if desired．Figure 17 shows the Interrupt Enable Logic．

\section*{RESET}

The RESET input initializes the processor and sets Ports A and \(B\) in the TRI－STATE condition and Port \(P\) in the LOW state．\(\overline{\operatorname{RESET}}\) is an active－low Schmitt trigger input．The processor vectors to FFFF：FFFE and resumes operation at the address contained at that memory location（which must correspond to an on board location）．The Reset vector ad－ dress must be between C000 and FFFF when emulating the HPC16064 and between E000 and FFFF when emulating the HPC16003．

\section*{Timer Overview}

The HPC167064 contains a powerful set of flexible timers enabling the HPC167064 to perform extensive timer func－ tions not usually associated with microcontrollers．The HPC167064 contains nine 16 －bit timers．Timer T0 is a free－running timer，counting up at a fixed CKI／16


\section*{Timer Overview (Continued)}
(Clock Input/16) rate. It is used for WATCHDOG logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer T0 permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. A control bit in the register TMMODE configures timer T1 and its associated register R1 as capture registers I3CR and I2CR. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer TO when specific events occur on the interrupt pins I2, 13 , and 14 . The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt (see Figure 18).
The HPC167064 provides an additional 16-bit free running timer, T8, with associated input capture register EICR (External Interrupt Capture Register) and Configuration Register, EICON. EICON is used to select the mode and edge of the EI pin. EICR is a 16-bit capture register which records the value of T 8 (which is identical to TO ) when a specific event occurs on the El pin.
The timers T2 and T3 have selectable clock rates. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by

dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/counter. The control register DIVBY programs the clock input to timers T2 and T3 (see Figure 19).
The timers T1 through T7 in conjunction with their registers form Timer-Register pairs. The registers hold the pulse duration values. All the Timer-Register pairs can be read from or written to. Each timer can be started or stopped under software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.

\section*{SYNCHRONOUS OUTPUTS}

The flexible timer structure of the HPC167064 simplifies pulse generation and measurement. There are four synchronous timer outputs (TS0 through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 19). Timer/register pairs 4-7 form four identical units which can generate synchronous outputs on Port P (see Figure 20).


FIGURE 20. Timers T2-T3 Block

FIGURE 19. Timers T0, T1 and T8 with Four Input Capture Registers

\section*{Timer Overview（Continued）}

Maximum output frequency for any timer output can be ob－ tained by setting timer／register pair to zero．This then will produce an output frequency equal to \(1 / 2\) the frequency of the source used for clocking the timer．

\section*{Timer Registers}

There are four control registers that program the timers．The divide by（DIVBY）register programs the clock input to tim－ ers T2 and T3．The timer mode register（TMMODE）contains control bits to start and stop timers T1 through T3．It also contains bits to latch，acknowledge and enable interrupts from timers TO through T3．The control register PWMODE similarly programs the pulse width timers T4 through T7 by allowing them to be started，stopped，and to latch and en－ able interrupts on underflows．The PORTP register contains bits to preset the outputs and enable the synchronous timer output functions．


TL／DD／11046－29
FIGURE 21．Timers T4－T7 Block

\section*{Timer Applications}

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC167064．
Frequencies can be generated by using the timer／register pairs．A square wave is generated when the register value is a constant．The duty cycle can be controlled simply by changing the register value．
Synchronous outputs based on Timer T2 can be generated on the 4 outputs TS0－TS3．Each output can be individually programmed to toggle on T2 underflow．Register R2 con－ tains the time delay between events．Figure 22 is an exam－ ple of synchronous pulse train generation．


TL／DD／11046－31
FIGURE 22．Square Wave Frequency Generation

\section*{WATCHDOG Logic}

The WATCHDOG Logic monitors the operations taking place and signals upon the occurrence of any illegal activity．


FIGURE 23．Synchronous Pulse Generation
The illegal conditions that trigger the WATCHDOG logic are potentially infinite loops and illegal addresses．Should the WATCHDOG register not be written to before Timer TO overflows twice，or more often than once every 4096 counts，an infinite loop condition is assumed to have oc－ curred．An illegal condition also occurs when the processor generates an illegal address when in the Single－Chip modes．＊Any illegal condition forces the WATCHDOG Out－ put（ \(\overline{\mathrm{WO}}\) ）pin low．The \(\overline{\mathrm{WO}}\) pin is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic．
＊Note：See Operating Modes for details．

\section*{MICROWIRE／PLUS}

MICROWIRE／PLUS is used for synchronous serial data communications（see Figure 23）．MICROWIRE／PLUS has an 8－bit parallel－loaded，serial shift register using SI as the input and SO as the output．SK is the clock for the serial shift register（ SIO ）．The SK clock signal can be provided by an internal or external source．The internal clock rate is pro－ grammable by the DIVBY register．A DONE flag indicates when the data shift is completed．
The MICROWIRE／PLUS capability enables it to interface with any of National Semiconductor＇s MICROWIRE periph－ erals（i．e．，A／D converters，display drivers，EEPROMs）．

\section*{MICROWIRE／PLUS Operation}

The HPC167064 can enter the MICROWIRE／PLUS mode as the master or a slave．A control bit in the IRCD register determines whether the HPC167064 is the master or slave． The shift clock is generated when the HPC167064 is config－ ured as a master．An externally generated shift clock on the SK pin is used when the HPC167064 is configured as a slave．When the HPC167064 is a master，the DIVBY regis－ ter programs the frequency of the SK clock．The DIVBY register allows the SK clock frequency to be programmed in 15 selectable steps from 64 Hz to 1 MHz with CKI at 16．0 MHz．
The contents of the SIO register may be accessed through any of the memory access instructions．Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock．Serial data on the SI pin is clocked in on the rising edge of the SK clock．

\section*{MICROWIRE/PLUS Application}

Figure 24 illustrates a MICROWIRE/PLUS arrangement for an automotive application. The microcontroller-based system could be used to interface to an instrument cluster and various parts of the automobile. The diagram shows two HPC167064 microcontrollers interconnected to other MICROWIRE peripherals. HPC167064 1 is set up as the master and initiates all data transfers. HPC167064 2 is set up as a slave answering to the master.
The master microcontroller interfaces the operator with the system and could also manage the instrument cluster in an automotive application. Information is visually presented to the operator by means of a LCD display controlled by the COP472 display driver. The data to be displayed is sent serially to the COP472 over the MICROWIRE/PLUS link. Data such as accumulated mileage could be stored and retrieved from the EEPROM COP494. The slave HPC167064 could be used as a fuel injection processor and generate timing signals required to operate the fuel valves. The master processor could be used to periodically send updated values to the slave via the MICROWIRE/PLUS link. To speed up the response, chip select logic is implemented by connecting an output from the master to the external interrupt input on the slave.


TL/DD/11046-33
FIGURE 25. MICROWIRE/PLUS Application

\section*{HPC167064 UART}

The HPC167064 contains a software programmable UART. The UART (see Figure 25) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Attention Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register. The baud rate may be selected from a range of 8 Hz to 128 kHz in binary steps or T3 underflow. By selecting a 9.83 MHz crystal, all standard baud rates from 75 baud to 38.4 kBaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source.

The HPC167064 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

\section*{UART Wake-Up Mode}

The HPC167064 UART features a Wake-Up Mode of operation. This mode of operation enables the HPC167064 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1 . Data in the message is specified by having the ninth bit in the data frame reset to 0 .

The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC167064 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.


FIGURE 26. UART Block Diagram

\section*{Universal Peripheral Interface}

The Universal Peripheral Interface（UPI）allows the HPC167064 to be used as an intelligent peripheral to anoth－ er processor．The UPI could thus be used to tightly link two HPC167064＇s and set up systems with very high data ex－ change rates．Another area of application could be where a HPC167064 is programmed as an intelligent peripheral to a host system such as the Series \(32000{ }^{\circledR}\) microprocessor． Figure 26 illustrates how a HPC167064 could be used as an intelligent peripheral for a Series 32000 －based application．
The interface consists of a Data Bus（port A），a Read Strobe （URD），a Write Strobe（UWR），a Read Ready Line（ \(\overline{\text { RDRDY }}\) ）， a Write Ready Line（WRRDY）and one Address Input（UAO）． The data bus can be either eight or sixteen bits wide．
The \(\overline{U R D}\) and \(\overline{U W R}\) inputs may be used to interrupt the HPC167064．The \(\overline{\operatorname{RDRDY}}\) and \(\overline{\text { WRRDY }}\) outputs may be used to interrupt the host processor．
The UPI contains an Input Buffer（IBUF），an Output Buffer （OBUF）and a Control Register（UPIC）．In the UPI mode， Port A on the HPC167064 is the data bus．UPI can only be used if the HPC167064 is in the Single－Chip mode．

\section*{Shared Memory Support}

Shared memory access provides a rapid technique to ex－ change data．It is effective when data is moved from a pe－ ripheral to memory or when data is moved between blocks of memory．A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block．The HPC167064 supports shared memory access with two pins．The pins are the RDY／\(\overline{H L D}\) input pin and the \(\overline{\text { HLDA }}\) output pin．The user can software select either the Hold or Ready function by the state of a control bit．The HLDA output is multiplexed onto Port B．

The host uses DMA to interface with the HPC167064．The host initiates a data transfer by activating the HLD input of the HPC167064．In response，the HPC167064 places its system bus in a TRI－STATE Mode，freeing it for use by the host．The host waits for the acknowledge signal（HLDA） from the HPC167064 indicating that the sytem bus is free． On receiving the acknowledge，the host can rapidly transfer data into，or out of，the shared memory by using a conven－ tional DMA controller．Upon completion of the message transfer，the host removes the HOLD request and the HPC167064 resumes normal operations．
To insure proper operation，the interface logic shown is rec－ ommended as the means for enabling and disabling the us－ er＇s bus．Figure 27 illustrates an application of the shared memory interface between the HPC167064 and a Series 32000 system．

\section*{Memory}

The HPC167064 has been designed to offer flexibility in memory usage．A total address space of 64 kbytes can be addressed with 8 kbytes of EPROM and 512 bytes of RAM available on the chip itself．The EPROM may contain pro－ gram instructions，constants or data．The EPROM and RAM share the same address space allowing instructions to be executed out of RAM．
Program memory addressing is accomplished by the 16 －bit program counter on a byte basis．Memory can be addressed directly by instructions or indirectly through the \(\mathrm{B}, \mathrm{X}\) and SP registers．Memory can be addressed as words or bytes． Words are always addressed on even－byte boundaries．The HPC167064 uses memory－mapped organization to support registers，I／O and on－chip peripheral functions．
The HPC167064 memory address space extends to 64 kbytes and registers and I／O are mapped as shown in Table III and Table IV．


FIGURE 27．HPC167064 as a Peripheral（UPI Interface to Series 32000 Application）

\section*{Shared Memory Support (Continued)}


FIGURE 28. Shared Memory Application (HPC167064 Interface to Series 32000 System)

\section*{Design Considerations}

TABLE III. Memory Map of HPC167064 Emulating an HPC16064
\begin{tabular}{|c|c|c|}
\hline FFFF:FFFO FFEF:FFD0 FFCF:FFCE C001:C000 BFFF:BFFE
0301:0300 & \begin{tabular}{l}
Interrupt Vectors JSRP Vectors \\
On-Chip ROM \\
External Expansion Memory
\end{tabular} & User Memory \\
\hline \[
\begin{gathered}
\text { 02FF:02FE } \\
\vdots \\
0 \\
01 \mathrm{C} 1: 01 \mathrm{C} 0
\end{gathered}
\] & \(\}\) On-Chip RAM & User RAM \\
\hline 0195:0194 & WATCHDOG Register & WATCHDOG Logic \\
\hline \begin{tabular}{l}
0192 \\
0191:0190 \\
018F:018 \\
018D:018C \\
018B:018A \\
0189:0188 \\
0187:0186 \\
0185:0184 \\
0183:0182 \\
0181:0180
\end{tabular} & TOCON Register TMMODE Register DIVBY Register T3 Timer R3 Register T2 Timer R2 Register I2CR Register/ R1 I3CR Register/ T1 I4CR Register & Timer Block T0:T3 \\
\hline \begin{tabular}{l}
015E:015F 015C \\
0153:0152 \\
0151:0150 \\
014F:014E \\
014D:014C \\
014B:014A \\
0149:0148 \\
0147:0146 \\
0145:0144 \\
0143:0142 \\
0141:0140
\end{tabular} & \begin{tabular}{l}
EICR \\
EICON \\
Port P Register \\
PWMODE Register \\
R7 Register \\
T7 Timer \\
R6 Register \\
T6 Timer \\
R5 Register \\
T5 Timer \\
R4 Register \\
T4 Timer
\end{tabular} & Timer Block T4:T7 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \hline 0128 \\
& 0126 \\
& 0124 \\
& 0122 \\
& 0120 \\
& \hline
\end{aligned}
\] & ENUR Register TBUF Register RBUF Register ENUI Register ENU Register & UART \\
\hline 0104 & Port D Input Register & \\
\hline 00F5:00F4 00F3:00F2 00F1:00F0 & BFUN Register DIR B Register DIR A Register/IBUF & Ports A \& B Control \\
\hline 00E6 & UPIC Register & UPI Control \\
\hline \[
\begin{aligned}
& \text { 00E3:00E2 } \\
& \text { 00E1:00E0 }
\end{aligned}
\] & \begin{tabular}{l}
Port B \\
Port A/OBUF
\end{tabular} & Ports A \& B \\
\hline \[
\begin{aligned}
& \hline \text { O0DE } \\
& \text { 00DD:00DC } \\
& \text { 00D8 } \\
& \text { 00D6 } \\
& \text { 00D4 } \\
& \text { 00D2 } \\
& \text { 00D0 } \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Reserved \\
HALT Enable Register \\
Port I Input Register \\
SIO Register \\
IRCD Register \\
IRPD Register \\
ENIR Register
\end{tabular} & Port Control \& Interrupt Control Registers \\
\hline \begin{tabular}{l}
00CF:00CE \\
00CD:00CC \\
00CB:00CA \\
00C9:00C8 \\
00C7:00C6 \\
00C5:00C4 \\
00C3:00C2 \\
00C0
\end{tabular} & \begin{tabular}{l}
X Register \\
B Register \\
K Register \\
A Register \\
PC Register \\
SP Register \\
Reserved \\
PSW Register
\end{tabular} & HPC Core Registers \\
\hline \[
\begin{gathered}
\text { 00BF:00BE } \\
\vdots: \\
0001: 0000
\end{gathered}
\] & On-Chip RAM & User RAM \\
\hline
\end{tabular}

Design Considerations (Continued)
TABLE IV. Memory Map of HPC167064 Emulating an HPC16083
\begin{tabular}{|c|c|c|}
\hline \[
\begin{gathered}
\text { FFFF:FFFO } \\
\text { FFEF:FFD0 } \\
\text { FFCF:FFCE } \\
\vdots: \\
\text { E001:E000 }
\end{gathered}
\] & Interrupt Vectors JSRP Vectors \} On-Chip EPROM & User Memory \\
\hline \[
\begin{gathered}
\text { DFFF:DFFE } \\
\vdots \\
\vdots \\
0201: 0200
\end{gathered}
\] & \[
\left\{\begin{array}{l}
\text { External Expansion } \\
\text { Memory }
\end{array}\right.
\] & \\
\hline \[
\begin{gathered}
\text { 01FF:01FE } \\
\vdots: \\
01 \mathrm{C} 1: 01 \mathrm{Co}
\end{gathered}
\] & \} On-Chip RAM & User RAM \\
\hline 0195:0194 & WATCHDOG Register & WATCHDOG Logic \\
\hline 0192 & TOCON Register & \\
\hline 0191:0190 & TMMODE Register & \\
\hline 018F:018E & DIVBY Register & \\
\hline 018D:018C & T3 Timer & \\
\hline 018B:018A & R3 Register & Timer Block T0:T3 \\
\hline 0189:0188 & T2 Timer & Timer Block 10.13 \\
\hline 0187:0186 & R2 Register & \\
\hline 0185:0184 & I2CR Register/R1 & \\
\hline 0183:0182 & I3CR Register/T1 & \\
\hline 0181:0180 & 14CR Register & \\
\hline 015E:015F & EICR & \\
\hline 015C & EICON & \\
\hline 0153:0152 & Port P Register & \\
\hline 0151:0150 & PWMODE Register & \\
\hline 014F:014E & R7 Register & \\
\hline 014D:014C & T7 Timer & Timer Block T4:T7 \\
\hline 014B:014A & R6 Register & Timer Block 14:17 \\
\hline 0149:0148 & T6 Timer & \\
\hline 0147:0146 & R5 Register & \\
\hline 0145:0144 & T5 Timer & \\
\hline 0143:0142 & R4 Register & \\
\hline 0141:0140 & T4 Timer & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& 0128 \\
& 0126 \\
& 0124 \\
& 0122 \\
& 0120 \\
& \hline
\end{aligned}
\] & ENUR Register TBUF Register RBUF Register ENUI Register ENU Register & UART \\
\hline 0104 & Port D Input Register & \\
\hline 00F5:00F4 00F3:00F2 00F1:00F0 & BFUN Register DIR B Register DIR A Register /IBUF & Ports A \& B Control \\
\hline 00E6 & UPIC Register & UPI Control \\
\hline \begin{tabular}{l}
00E3:00E2 \\
00E1:00E0
\end{tabular} & \begin{tabular}{l}
Port B \\
Port A/OBUF
\end{tabular} & Ports A \& B \\
\hline \begin{tabular}{l}
OODE \\
00DD:00DC \\
00D8 \\
00D6 \\
00D4 \\
00D2 \\
00D0
\end{tabular} & \begin{tabular}{l}
Reserved \\
HALT Enable Register \\
Port I Input Register \\
SIO Register \\
IRCD Register \\
IRPD Register \\
ENIR Register
\end{tabular} & Port Control \& Interrupt Control Registers \\
\hline \begin{tabular}{l}
OOCF:00CE \\
00CD:00CC \\
00CB:00CA \\
00C9:00C8 \\
00C7:00C6 \\
00C5:00C4 \\
00C3:00C2 \\
00C0
\end{tabular} & \begin{tabular}{l}
X Register \\
B Register \\
K Register \\
A Register \\
PC Register \\
SP Register \\
Reserved \\
PSW Register
\end{tabular} & HPC Core Registers \\
\hline \[
\begin{gathered}
\text { 00BF:00BE } \\
\vdots: \\
0001: 0000
\end{gathered}
\] & On-Chip RAM & User RAM \\
\hline
\end{tabular}

\section*{Design Considerations (Continued)}

Designs using the HPC family of 16 -bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to \(\mathrm{V}_{\mathrm{CC}}\) or ground, either through a resistor or directly. Unlike the inputs, unused output should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.
- Keep \(V_{C C}\) bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tantalum capacitor of at least \(1 \mu \mathrm{~F}\) and bypass their outputs with a \(10 \mu \mathrm{~F}\) to \(50 \mu \mathrm{~F}\) tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a \(10 \mu \mathrm{~F}\) to 20 F tantalum electrolytic capacitor or a \(50 \mu \mathrm{~F}\) to \(100 \mu \mathrm{~F}\) aluminum electrolytic capacitor to decouple the \(V_{C C}\) bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.
A recommended crystal oscillator circuit to be used with the HPC is shown in Figure 29. See table for recommended component values. The recommended values given in Table V have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within \(1^{\prime \prime}\) distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal.

It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a \(V_{C C}\) and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A \(1.0 \mu \mathrm{~F}\), a 0.1 F , and a 0.001 F dipped mica or ceramic cap should be mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

TABLE V. HPC Oscillator
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
XTAL \\
Frequency \\
\((\mathrm{MHz})\)
\end{tabular} & \(\mathbf{R}_{\mathbf{1}}(\Omega)\) \\
\hline 2 & 1500 \\
\hline 4 & 1200 \\
\hline 6 & 910 \\
\hline 8 & 750 \\
\hline 10 & 600 \\
\hline 12 & 470 \\
\hline 14 & 390 \\
\hline 16 & 300 \\
\hline 18 & 220 \\
\hline 20 & 180 \\
\hline
\end{tabular}
\(\mathrm{R}_{\mathrm{F}}=3.3 \mathrm{M} \Omega\)
\(\mathrm{C}_{1}=27 \mathrm{pF}\)
\(\mathrm{C}_{2}=33 \mathrm{pF}\)
XTAL Specifications: The crystal used was an M-TRON Industries MP-1 Series XTAL. "AT" cut, parallel resonant.
\(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}\)
Series Resistance is
\(25 \Omega\) @ 25 MHz
\(40 \Omega\) © 10 MHz
\(600 \Omega\) @ 2 MHz


TL/DD/11046-37

\section*{HPC167064 CPU}

The HPC167064 CPU has a 16 -bit ALU and six 16-bit registers.

\section*{Arithmetic Logic Unit (ALU)}

The ALU is 16 bits wide and can do 16-bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle. The ALU can also output the carry bit to a 1-bit C register.

\section*{Accumulator (A) Register}

The 16-bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

\section*{Address ( \(B\) and \(X\) ) Registers}

The 16 -bit \(B\) and \(X\) registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

\section*{Boundary (K) Register}

The 16-bit K register is used to set limits in repetitive loops of code as register \(B\) sequences through data memory.

\section*{Stack Pointer (SP) Register}

The 16 -bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits.

\section*{Program (PC) Register}

The 16-bit PC register addresses program memory.

\section*{Addressing Modes}

ADDRESSING MODES-ACCUMULATOR AS DESTINATION

\section*{Register Indirect}

This is the "normal" mode of addressing for the HPC167064 (instructions are single-byte). The operand is the memory addressed by the B register (or X register for some instructions).

\section*{Direct}

The instruction contains an 8 -bit or 16 -bit address field that directly points to the memory for the operand.

\section*{HPC Instruction Set Description}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & Add & MA + Meml \(\rightarrow\) MA carry \(\rightarrow\) C \\
\hline ADC & Add with carry & MA + Meml + CMA carry \(\rightarrow\) C \\
\hline ADDS & Add short imm8 & \(\mathrm{A}+\mathrm{imm8} \rightarrow \mathrm{~A}\) carry \(\rightarrow \mathrm{C}\) \\
\hline DADC & Decimal add with carry & MA + MemI \(+\mathrm{C} \rightarrow\) MA (Decimal) carry \(\rightarrow \mathrm{C}\) \\
\hline SUBC & Subtract with carry & MA - Meml \(+\mathrm{C} \rightarrow\) MA carry \(\rightarrow\) C \\
\hline DSUBC & Decimal subtract w/carry & MA - Meml \(+\mathrm{C} \rightarrow \mathrm{MA}\) (Decimal) carry \(\rightarrow \mathrm{C}\) \\
\hline MULT & Multiply (unsigned) & MA*Meml \(\rightarrow\) MA \& X, \(\mathrm{O} \rightarrow \mathrm{K}, \mathrm{O} \rightarrow \mathrm{C}\) \\
\hline DIV & Divide (unsigned) & MA/Meml \(\rightarrow\) MA, rem \(\rightarrow \mathrm{X}, \mathrm{O} \rightarrow \mathrm{K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIVD & Divide Double Word (unsigned) & \(X \& M A /\) Meml \(\rightarrow\) MA, rem \(\rightarrow X, 0 \rightarrow K\), carry \(\rightarrow\) C \\
\hline \[
\begin{aligned}
& \text { IFEQ } \\
& \text { IFGT }
\end{aligned}
\] & If equal If greater than & Compare MA \& Meml, Do next if equal Compare MA \& Meml, Do next if MA > Meml \\
\hline \[
\begin{aligned}
& \text { AND } \\
& \text { OR } \\
& \text { XOR }
\end{aligned}
\] & \begin{tabular}{l}
Logical AND \\
Logical OR \\
Logical Exclusive-OR
\end{tabular} & \begin{tabular}{l}
MA and Meml \(\rightarrow\) MA MA or Meml \(\rightarrow\) MA \\
MA xor Meml \(\rightarrow\) MA
\end{tabular} \\
\hline \multicolumn{3}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline \[
\begin{aligned}
& \text { INC } \\
& \text { DESZ }
\end{aligned}
\] & Increment Decrement, skip if 0 & \begin{tabular}{l}
Mem + \(1 \rightarrow\) Mem \\
Mem \(-1 \rightarrow\) Mem, Skip next if Mem \(=0\)
\end{tabular} \\
\hline
\end{tabular}

\section*{Indirect}

The instruction contains an 8 -bit address field. The contents of the WORD addressed points to the memory for the operand.

\section*{Indexed}

The instruction contains an 8-bit address field and an 8- or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.
Immediate
The instruction contains an 8 -bit or 16 -bit immediate field that is used as the operand.

\section*{Register Indirect (Auto Increment and Decrement)}

The operand is the memory addressed by the \(X\) register. This mode automatically increments or decrements the \(X\) register (by 1 for bytes and by 2 for words).
Register Indirect (Auto Increment and Decrement) with Conditional Skip
The operand is the memory addressed by the B register. This mode automatically increments or decrements the \(B\) register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if \(B\) goes past \(K\).

\section*{ADDRESSING MODES-DIRECT MEMORY AS DESTINATION}

\section*{Direct Memory to Direct Memory}

The instruction contains two 8- or 16-bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.
Immediate to Direct Memory
The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.
Double Register Indirect Using the \(B\) and \(X\) Registers Used only with Reset, Set and IF bit instructions; a specific bit within the 64 kbyte address range is addressed using the \(B\) and \(X\) registers. The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the X register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register \(X\).

HPC Instruction Set Description (Continued)
\begin{tabular}{c|l|l|}
\hline \multicolumn{2}{|c|}{ Mnemonic } & \multicolumn{1}{c}{ Description } \\
\hline BIT INSTRUCTIONS & Action \\
\hline SBIT & Set bit & \(1 \rightarrow\) Mem.bit \\
RBIT & Reset bit & \(0 \rightarrow\) Mem.bit \\
IFBIT & If bit & If Mem.bit is true, do next instr. \\
\hline
\end{tabular}

MEMORY TRANSFER INSTRUCTIONS
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
LD \\
ST \\
x \\
PUSH POP LDS \\
XS
\end{tabular} & \begin{tabular}{l}
Load \\
Load, incr/decr X \\
Store to Memory \\
Exchange \\
Exchange, incr/decr X \\
Push Memory to Stack \\
Pop Stack to Memory \\
Load A, incr/decr B, \\
Skip on condition \\
Exchange, incr/decr B, \\
Skip on condition
\end{tabular} & \begin{tabular}{l}
Meml \(\rightarrow\) MA \\
\(\operatorname{Mem}(\mathrm{X}) \rightarrow \mathrm{A}, \mathrm{X} \pm 1\) (or 2) \(\rightarrow \mathrm{X}\) \\
\(A \rightarrow\) Mem \\
\(A \longleftrightarrow\) Mem \\
\(A \longleftrightarrow \operatorname{Mem}(X), X \pm 1\) (or 2) \(\rightarrow X\) \\
\(\mathrm{W} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}\) \\
\(\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{W}\) \\
\(\operatorname{Mem}(B) \rightarrow A, B \pm 1(\) or 2\() \rightarrow B\), \\
Skip next if \(B\) greater/less than \(K\) \\
\(\operatorname{Mem}(B) \longleftrightarrow A, B \pm 1\) (or 2) \(\rightarrow B\), \\
Skip next if \(B\) greater/less than \(K\)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{REGISTER LOAD IMMEDIATE INSTRUCTIONS} \\
\hline \[
\begin{aligned}
& \text { LDB } \\
& \text { LDK } \\
& \text { LDX } \\
& \text { LDBK }
\end{aligned}
\] & \begin{tabular}{l}
Load B immediate \\
Load K immediate \\
Load X immediate \\
Load \(B\) and \(K\) immediate
\end{tabular} & \[
\begin{aligned}
& \text { imm } \rightarrow B \\
& \text { imm } \rightarrow K \\
& \text { imm } \rightarrow X \\
& \text { imm } \rightarrow B, \text { imm } \rightarrow K
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{ACCUMULATOR AND C INSTRUCTIONS} \\
\hline \begin{tabular}{l}
CLR A \\
INC A \\
DEC A \\
COMP A \\
SWAP A \\
RRC A \\
RLC A \\
SHR A \\
SHL A \\
SC \\
RC \\
IFC \\
IFNC
\end{tabular} & \begin{tabular}{l}
Clear A \\
Increment A \\
Decrement A \\
Complement A \\
Swap nibbles of A \\
Rotate A right thru C \\
Rotate A left thru C \\
Shift A right \\
Shift A left \\
Set C \\
Reset C \\
IFC \\
IF not C
\end{tabular} & \[
\begin{aligned}
& 0 \rightarrow A \\
& A+1 \rightarrow A \\
& A-1 \rightarrow A \\
& 1 \text { 's complement of } A \rightarrow A \\
& A[15: 12] \leftarrow A[11: 8] \leftarrow A[7: 4] \longleftrightarrow A[3: 0] \\
& C \rightarrow A 15 \rightarrow \ldots \rightarrow A O \rightarrow C \\
& C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow C \\
& 0 \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C \\
& C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow 0 \\
& 1 \rightarrow C \\
& 0 \rightarrow C \\
& \text { Do next if } C=1 \\
& \text { Do next if } C=0 \\
& \hline
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{TRANSFER OF CONTROL INSTRUCTIONS} \\
\hline \begin{tabular}{l}
JSRP \\
JSR \\
JSRL \\
JP \\
JMP \\
JMPL \\
JID \\
JIDW \\
NOP \\
RET \\
RETSK \\
RETI
\end{tabular} & \begin{tabular}{l}
Jump subroutine from table \\
Jump subroutine relative \\
Jump subroutine long \\
Jump relative short \\
Jump relative \\
Jump relative long \\
Jump indirect at PC + A \\
No Operation \\
Return \\
Return then skip next \\
Return from interrupt
\end{tabular} & ```
\(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}\)
    W (table\#) \(\rightarrow \mathrm{PC}\)
\(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}\)
    (\# is +1025 to -1023)
\(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}\)
\(\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#\) is +32 to -31 )
\(\mathrm{PC}+\) \# \(\rightarrow \mathrm{PC}(\#\) is +257 to -255\()\)
\(\mathrm{PC}+\) \# \(\rightarrow \mathrm{PC}\)
\(\mathrm{PC}+\mathrm{A}+1 \rightarrow \mathrm{PC}\)
    then \(\operatorname{Mem}(\mathrm{PC})+\mathrm{PC} \rightarrow \mathrm{PC}\)
\(\mathrm{PC}+1 \rightarrow \mathrm{PC}\)
\(\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{PC}\)
\(\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{PC}, \&\) skip
\(S P-2 \rightarrow S P, W(S P) \rightarrow P C\), interrupt re-enabled
``` \\
\hline
\end{tabular}

Note: W is 16 -bit word of memory
MA is Accumulator A or direct memory (8-bit or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 -bit or 16 -bit memory or 8 -bit or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
imm8 is 8 -bit immediate data only

\section*{Code Efficiency}

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC family has been designed to be extremely codeefficient. The HPC looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

\section*{SINGLE BYTE INSTRUCTIONS}

The majority of instructions on the HPC167064 are singlebyte. There are two especially code-saving instructions: JP is a 1 -byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1 -byte subroutine call. The user makes a table of the 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into the table; the assembler can give this information.

\section*{EFFICIENT SUBROUTINE CALLS}

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

\section*{MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING}

The HPC167064 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:
1. Exchange \(A\) and memory pointed to by the \(B\) register
2. Increment or decrement the \(B\) register
3. Compare the \(B\) register to the \(K\) register
4. Generate a conditional skip if \(B\) has passed \(K\)

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

\section*{BIT MANIPULATION INSTRUCTIONS}

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

\section*{DECIMAL ADD AND SUBTRACT}

This instruction is needed to interface with the decimal user world.
It can handle both 16 -bit words and 8 -bit bytes.

The 16 -bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4-digit variables. The HPC167064 supplies 8 -bit byte capability for 2 -digit variables and literal variables.

\section*{MULTIPLY AND DIVIDE INSTRUCTIONS}

The HPC167064 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

\section*{Development Support}

\section*{HPC MICROCONTROLLER DEVELOPMENT SYSTEM}

The HPC microcontroller development system is an in-system emulator (ISE) designed to support the entire family of HPC Microcontrollers. The complete package of hardware and software tools combined with a host system provides a powerful system for design, development and debug of HPC based designs. Software tools are available for IBM \({ }^{\circledR}\) PC-AT® (MS-DOS, PC-DOS) and for UNIX® based multiuser Sun \({ }^{\circledR}\) SPARCstation (SunOSTM).
The stand alone units comes complete with a power supply and external emulation POD. This unit can be connected to various host systems through an RS-232 link. The software package includes an ANSI compatible C-Compiler, Linker, Assembler and librarian package. Source symbolic debug capability is provided through a user friendly MS-windows 3.0 interface.

The ISE provides fully transparent in-system emulation at speeds up to 20 MHz 1 waitstate. A \(2 k\) word (48-bit wide) trace buffer gives trace trigger and non intrusive monitoring of the system. External triggering is also available through an external logic interface socket on the POD. Direct EPROM programming can be done through the use of externally mounted EPROM socket. Form-Fit-Function emulator programming is supported by a programming board included with the system. Comprehensive on-line help and diagnostics features reduce user's design and debug time. 8 hardware breakpoints (Address/range), 64k bytes of user memory, and break on external events are some of the other features offered.
Hewlett Packard model HP64775 Emulator/Analyzer providing in-system emulation for up to 30 MHz 1 waitstate is also available. Contact your local sales office for technical details and support.

\section*{Development Support (Continued)}

\section*{PROGRAMMING SUPPORT}

The HPC167064 EPROM array can be programmed using the HPC ISE with the appropriate programming adaptor board, 7064-PRGM-LDCC. The procedure for doing this is documented in the HPC Emulator Programmer User's Manual that is shipped with every ISE. The programming adaptor board must be ordered separately. The EPROM array can also be programmed using a DATA I/O Unisite model with a pinsite module. No adaptor board is required with the DATA

I/O programmer. Programming of the configuration bytes and security bits is described in the HPC Family User's Manual.

\section*{HOW TO ORDER}

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table
\begin{tabular}{|c|c|c|c|c|}
\hline Product & Order Number & Description & Includes & Manual Number \\
\hline HPC16003/16083 & \begin{tabular}{l}
HPC-DEV-ISE1 \\
HPC-DEV-ISE1-E
\end{tabular} & HPC In-System Emulator HPC In-System Emulator for Europe and South East Asia & HPC MDS User's Manual MDS Comm User's Manual HPC Emulator Programmer User's Manual HPC16083/16004/16064 Manual & \[
\begin{aligned}
& 420420184-001 \\
& 424420188-001 \\
& 420421313-001 \\
& 424410897-001
\end{aligned}
\] \\
\hline & HPC-DEV-IBMA & Assembler/Linker/ Library Package for IBM PC/AT & HPC Assembler/Linker Librarian User's Manual & 424410836-001 \\
\hline & HPC-DEV-IBMC & \begin{tabular}{l}
C Compiler/Assembler/ \\
Linker/Library \\
Package for IBM PC/AT
\end{tabular} & \begin{tabular}{l}
HPC C Compiler User's Manual \\
HPC Assembler/Linker/Library User's Manual
\end{tabular} & \begin{tabular}{l}
424410883-0 \\
424410836-001
\end{tabular} \\
\hline & HPC-DEV-WDBC & \begin{tabular}{l}
Source Symbolic Debugger for IBM PC/AT \\
C Compiler/Assembler/ \\
Linker/Library \\
Package for IBM PC/AT
\end{tabular} & Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424420189-001 \\
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline , & \begin{tabular}{l}
HPC-DEV-SUNC \\
HPC-DEV-SUNDB
\end{tabular} & C Compiler/Assembler/ Linker Library Package for SUN SPARCstation Source/Symbolic Debugger for Sun SPARCstation C Compiler/Assembler/ Linker Library Package & HPC C Compiler User's Manual HCP Assembler/Linker/Library User's Manual Source/Symbolic Debugger User's Manual HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline \multicolumn{5}{|l|}{COMPLETE SYSTEM} \\
\hline HPC16003/16083 & \begin{tabular}{l}
HPC-DEV-SYS1 \\
HPC-DEV-SYS1-E
\end{tabular} & HPC In-System Emulator with C Compiler/Assembler/Linker/Library and Source Symbolic Debugger Same for Europe and South East Asia & & \\
\hline
\end{tabular}

VAXTM UNIX will be supported in the near future. Contact field sales for more information.

\section*{Development Support（Continued）}

DIAL－A－HELPER
Dial－A－Helper is a service provided by the Microcontroller Applications group．Dial－A－Helper is an Electronic Bulletin Board Information system and，additionally，provides the ca－ pability of remotely accessing the development system at a customer site．

\section*{INFORMATION SYSTEM}

The Dial－A－Helper system provides access to an automated information storage and retrieval system that may be ac－ cessed over standard dial－up telephone lines 24 hours a day．The system capabilities include a MESSAGE SECTION （electronic mail）for communications to and from the Micro－ controller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found．The minimum require－ ment for accessing Dial－A－Helper is a Hayes compatible mo－ dem．

If the user has a PC with a communications package then files from the FILE SECTION can be downloaded to disk for later use．

\section*{Order P／N：MDS－DIAL－A－HLP}

Information System Package Contains：
Dial－A－Helper Users Manual
Public Domain Communications Software

\section*{FACTORY APPLICATIONS SUPPORT}

Dial－A－Helper also provides immediate factory applications support．If a user is having difficulty in operating a MDS， messages can be left on our electronic bulletin board，which we will respond to．

Voice：（408）721－5582
Modem：（408）739－1162
Baud： 300 or 1200 baud
Set－Up：Length：8－bit Parity：None Stop Bit： 1
Operation： 24 hrs， 7 Days


TL／DD／11046－38

\section*{Part Selection}

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC167064 has been generically used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.


> TL/DD/11046-39

\section*{Examples:}

HPC467064/EL20—16k EPROM, Commercial temperature ( \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ), LDCC
HPC167064/EL20-16k EPROM Military temperature \(\left(-55^{\circ} \mathrm{C}\right.\) to \(+125^{\circ} \mathrm{C}\) ), LDCC (to be used for automotive temperature range also)

\section*{Socket Selection}

Suggested sockets and extractor tool:
\begin{tabular}{llll} 
Socket \# & Amp & PLCC & \begin{tabular}{c} 
\#821574-1 \\
6141749
\end{tabular} \\
& & & \\
& *YAMAICHI & 1C51-0684-390 & \\
& & 1C120-0684-204 & \\
Extractors Tool \# & ENPLAS & PLCC-68-1.27-02 & \\
& Amp & \(821566-1\) &
\end{tabular}
*A shim must be used in conjunction with this socket to ensure proper contacts. For details of the shim and how to obtain it, contact factory applications group at (408) 721-5582.

\section*{HPC46100 High-Performance microController with DSP Capability}

\section*{General Description}

The HPC46100 is a member of the HPCTM family of High Performance microControllers. Each member of the family has a similar core CPU with unique memory, resources, and I/O configuration to suit specific applications. The HPC46100 is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, high speed computation, and low power consumption.
Throughput is enhanced by operating the HPC46100 at frequencies up to 40 MHz , by integrating a Multiply/Accumulate Unit (MAU) onto the chip, and by optimizing instructions to increase efficiency. These features increase performance in closed loop digital servo and filter applications.

The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as an MAU unit, PWM outputs, Chip Select Signals, UART, up to seven 16-bit timers with input capture capability, WATCHDOGTM logic, vectored interrupts, and MICROWIRE/PLUSTM provide a high level of system integration. The ability to directly address up to 64 kbytes of memory enables the HPC to be used in powerful applications typically performed by microprocessors and peripheral chips.

\section*{Features}

■ Multiply/Accumulate Unit for fast signed multiply or mul-tiply-accumulate
■ High speed 16 bit timers with PWM outputs or input capture logic
m 4 Chip select output logic with programmable control
- 8-channel, 8-bit A/D Converter
- 1024 bytes of on-chip 0 wait state RAM
a FAST 100 ns for fastest instruction when using 40.0 MHz clock
- Very low power with two power save modes: IDLE and HALT
- UART full duplex, with a programmable baud rate generator and parity checking/detection
- MICROWIRE/PLUS serial I/O interface
- 8 vectored interrupt sources
- Signed overflow flag for add and subtract instructions
- \(16 \times 16\) multiply and \(32 \times 16\) divide
- 16-bit architecture with byte and word operations
- 64 kbytes of direct memory addressing
- 8-or 16 -bit wide external memory
- Program instructions can be executed from RAM
- Up to 32 general purpose 1/O lines that are memory mapped
■ WATCHDOG logic

Block Diagram


TL/DD/11289-1

\section*{40 MHz \\ Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
\begin{tabular}{lr} 
Total Allowable Source or Sink Current & 100 mA \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(300^{\circ} \mathrm{C}\) \\
V \(_{\text {CC }}\) with Respect to GND & -0.5 V to +6.5 V \\
V \(_{\text {REF }}\) with Respect to GND & \(\mathrm{V}_{\mathrm{CC}}\) \\
All Other Pins & \(\left(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)\) to (GND -0.5 V )
\end{tabular}

\section*{DC Characteristics}
\(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified. \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Test Conditions & Min & Max & Units \\
\hline \multicolumn{6}{|l|}{SUPPLIES} \\
\hline l CC 1 & Supply Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=40 \mathrm{MHz}(\text { Note } 1) \\
& \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}(\text { Note } 1)
\end{aligned}
\] & & \[
\begin{aligned}
& 65 \\
& 40 \\
& \hline
\end{aligned}
\] & \[
\mathrm{mA}
\]
\[
\mathrm{mA}
\] \\
\hline ICC2 & IDLE Mode Supply Current & \[
\begin{aligned}
& V_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=40 \mathrm{MHz}(\text { Note } 1) \\
& V_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz} \text { (Note 1) }
\end{aligned}
\] & & \[
\begin{aligned}
& 25 \\
& 20 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
mA \\
mA
\end{tabular} \\
\hline Icc3 & HALT Mode Supply Current with \(\overline{\text { NMI }}\) High & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=0(\text { Note } 1) \\
& \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=0(\text { Note } 1)
\end{aligned}
\] & & \[
\begin{array}{r}
300 \\
100 \\
\hline
\end{array}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline ICC4 & HALT Mode Supply Current with \(\overline{\text { NMI }}\) Low & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=40 \mathrm{MHz}\) (Note 1) & & 25 & mA \\
\hline \(\mathrm{V}_{\text {RAM }}\) & RAM Keep-Alive Voltage & (Note 2) & 2.5 & & V \\
\hline
\end{tabular}

INPUT VOLTAGE LEVELS FOR SCHMITT TRIGGERED INPUTS \(\overline{R E S E T}\), NMI AND \(\overline{W O} ;\) AND ALSO CKI
\begin{tabular}{l|l|l|c|c|c}
\hline \(\mathrm{V}_{\mathrm{IH} 1}\) & Logic High & & \(0.9 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(\mathrm{V}_{\mathrm{IL} 1}\) & Logic Low & & & \(0.1 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline INPUT VOLTAGE LEVELS FOR PORT A & & 2.0 & & V \\
\hline \(\mathrm{~V}_{\mathrm{IH} 2}\) & Logic High & & & 0.8 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL} 2}\) & Logic Low & & & \\
\hline
\end{tabular}

INPUT VOLTAGE LEVELS FOR ALL OTHER INPUTS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{1 \mathrm{H} 3}\) & Logic High (except Port D) & & \(0.7 \mathrm{~V}_{\text {CC }}\) & & V \\
\hline \(\mathrm{V}_{\text {IL3 }}\) & Logic Low (except Port D) & & & \(0.2 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\mathrm{IH} 4}\) & Logic High (Port D only) & (Note 6 in AC Characteristics) & \(0.7 \mathrm{~V}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\text {IL } 4}\) & Logic Low (Port D only) & (Note 6 in AC Characteristics) & GND & \(0.2 \mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline ILII & Input Leakage Current; all pins except below & & & 10 & \(\mu \mathrm{A}\) \\
\hline ILI2 & Input Leakage Current; pin RDY/ HLD only & & -3 & -50 & \(\mu \mathrm{A}\) \\
\hline LLI3 & Input Leakage Current; pin B12 ( \(\overline{\text { HBE }}\) ) only & RESET \(=\) GND, \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & 0.5 & 7.0 & mA \\
\hline \(\mathrm{C}_{1}\) & Input Pin Capacitance & (Note 3) & & 10 & pF \\
\hline \(\mathrm{ClO}_{10}\) & Input/Output Pin Capacitance & (Note 3) & & 20 & pF \\
\hline \multicolumn{6}{|l|}{OUTPUT VOLTAGE LEVELS} \\
\hline \multicolumn{6}{|l|}{CMOS USAGE: ALL OUTPUTS AND I/O PINS} \\
\hline \(\mathrm{V}_{\mathrm{OH} 1}\) & Logic High & \(\mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A}\) (Note 3) & \(\mathrm{V}_{\mathrm{CC}}-0.1\) & & V \\
\hline \(\mathrm{V}_{\mathrm{OL} 1}\) & Logic Low & \(\mathrm{IOL}=10 \mu \mathrm{~A}\) (Note 3) & & 0.1 & V \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{40 MHz (Continued)} \\
\hline \multicolumn{6}{|l|}{\begin{tabular}{l}
DC Characteristics \\
\(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified. \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) unless otherwise specified. (Continued)
\end{tabular}} \\
\hline Symbol & Parameter & Test Conditions & Min & Max & Units \\
\hline \multicolumn{6}{|l|}{BUS DRIVERS: PORT A AND PINS B8-B15, PALE, CK2, ST1 AND ST2} \\
\hline \(\mathrm{V}_{\mathrm{OH} 2}\) & Logic High & \(\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL} 2}\) & Logic Low & \(\mathrm{IOL}=3 \mathrm{~mA}\) & & 0.4 & V \\
\hline \multicolumn{6}{|l|}{OTHER I/O PORT DRIVERS: B0-B7, \(\overline{\text { WO, P0-P2 }}\)} \\
\hline \(\mathrm{V}_{\mathrm{OH} 3}\) & Logic High & \(\mathrm{IOH}=-1.6 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\text {OL3 }}\) & Logic Low & \(\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}\) & & 0.4 & V \\
\hline l O & TRI-STATE \({ }^{\oplus}\) Leakage Current & & & 10 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note 1: \(\mathrm{I}_{\mathrm{CC} 1}, \mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{CC}}\) and \(\mathrm{I}_{\mathrm{CC}}\) are measured with no external drive ( \(\mathrm{I}_{\mathrm{OH}}\) and \(\mathrm{I}_{\mathrm{OL}}=0 ; \mathrm{I}_{\mathrm{IH}}\) and \(\mathrm{I}_{\mathrm{IL}}=0\) ). \(\mathrm{I}_{\mathrm{CC}}\) is measured with \(\overline{\mathrm{RESET}}=\mathrm{GND}, \mathrm{I}_{\mathrm{CC3}}\) is measured
with \(\mathrm{NMI}=\mathrm{V}_{\mathrm{CC}}\). ICC4 is measured with \(\mathrm{NMI}=\mathrm{GND}, \mathrm{CKI}\) driven to \(\mathrm{V}_{\mathrm{IH} 1}\) and \(\mathrm{V}_{\mathrm{IL} 1}\) with rise and fall times less than 10 ns .
Note 2: Test duration is 100 ms .
Note 3: This is guaranteed by design and not tested.

\section*{AC Electrical Characteristics}

See Notes 1 and 4 and Figure 1 thru Figure 5. \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), one wait state.
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Max & Units \\
\hline \multicolumn{5}{|l|}{CLOCKS} \\
\hline \(\mathrm{f}_{\mathrm{C}}\) \(\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}\) \(t_{\mathrm{C} 1 \mathrm{H}}\) \({ }^{t} \mathrm{C} 1 \mathrm{~L}\) \(\mathrm{t}_{\mathrm{C}}=2 / \mathrm{fc}\) twait tbC1C2R toc1c2F fu \(\mathrm{f}_{\mathrm{MW}}\) & \begin{tabular}{l}
CKI Operating Frequency \\
CKI Period \\
CKI High Time \\
CKI Low Time \\
Bus Timing Cycle \\
Wait State Period \\
CK2 Rising Edge after CKI Falling Edge \\
CK2 Falling Edge after CKI Falling Edge \\
External UART Clock Input Frequency \\
External MICROWIRE/PLUS Clock \\
Input Frequency
\end{tabular} & \[
\begin{gathered}
2 \\
25 \\
11.25 \\
11.25 \\
50 \\
50 \\
0 \\
0
\end{gathered}
\] & 40
500
1000
55
55
5
2.5 & \begin{tabular}{l}
MHz \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
MHz \\
MHz
\end{tabular} \\
\hline \multicolumn{5}{|l|}{TIMER TO-T3} \\
\hline \[
\begin{aligned}
& \mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 22 \\
& \mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Input & 50 & 2.105 & \begin{tabular}{l}
\[
\mathrm{MHz}
\] \\
ns
\end{tabular} \\
\hline \multicolumn{5}{|l|}{TIMER T4-T6} \\
\hline \[
\begin{aligned}
& \mathrm{f}_{\mathrm{HSXIN}}=\mathrm{f}_{\mathrm{C}} / 5 \\
& \mathrm{t}_{\mathrm{HSXIN}}=1.5 \mathrm{t}_{\mathrm{C}}
\end{aligned}
\] & External Timer Input Frequency Pulse Width for Timer Input & 75 & 5 & \[
\begin{gathered}
\mathrm{MHz} \\
\mathrm{~ns}
\end{gathered}
\] \\
\hline \multicolumn{5}{|l|}{MICROWIRE/PLUS} \\
\hline tuws Master Slave & MICROWIRE Setup Time & \[
\begin{aligned}
& 100 \\
& 20
\end{aligned}
\] & & ns \\
\hline tuWH Master Slave & MICROWIRE Hold Time & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & & ns \\
\hline tuws Master Slave & MICROWIRE Output Valid Time & & \[
\begin{gathered}
50 \\
150
\end{gathered}
\] & ns \\
\hline
\end{tabular}

\section*{40 MHz (Continued)}

\section*{AC Electrical Characteristics (Continued)}

See Notes 1 and 4 and Figure 1 thru Figure 5). \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), one wait state.
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Max & Units \\
\hline \multicolumn{5}{|l|}{EXTERNAL HOLD} \\
\hline \(t_{\text {SALE }}=3 / 4 t_{\text {c }}+40\) & HLD Falling Edge before ALE Rising Edge & 115 & & ns \\
\hline \(\mathrm{t}_{\mathrm{HWP}}=3 / 4 \mathrm{t}_{\mathrm{C}}+85\) & HLD Pulse Width & 115 & & ns \\
\hline \(t_{\text {HAE }}=3 / 4 \mathrm{t}_{\mathrm{C}}+100\) & HLDA Falling Edge after MLD Falling Edge (Note 3) & & 175 & ns \\
\hline \(t_{\text {HAD }}=3 / 4 t_{C}+85\) & HLDA Rising Edge after \(\overline{\text { HLD Rising Edge }}\) & & 210 & ns \\
\hline \(t_{B F}\) & Bus TRI-Stated after HLDA Falling Edge (Note 5) & & 66 & ns \\
\hline \(t_{\text {BE }}=t_{C}-66\) & Bus Enable after HLDA Rising Edge & 34 & & ns \\
\hline
\end{tabular}

\section*{NATIVE BUS TIMING: ADDRESS CYCLE}
\begin{tabular}{|c|c|c|c|c|}
\hline \(\mathrm{t}_{\mathrm{LL}}=0.5 \mathrm{t}_{\mathrm{C}}-10\) & ALE Pulse Width & 15 & & ns \\
\hline \(\mathrm{t}_{1 \text { ALR }}\) & ALE Rising Edge after CK1 Rising Edge (Note 2) & 0 & 35 & ns \\
\hline \(t_{1}\) ALF & ALE Falling Edge after CK1 Falling Edge (Note 2) & 0 & 35 & ns \\
\hline \(\mathrm{t}_{2 \text { ALR }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & ALE Rising Edge after CK2 Rising Edge & & 40 & ns \\
\hline \(\mathrm{t}_{2 \text { ALF }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20\) & ALE Falling Edge after CK2 Falling Edge & & 40 & ns \\
\hline \({ }_{\text {St }}=0.25 \mathrm{t}_{\mathrm{C}}-9\) & Address Valid to ALE Falling Edge & 3.5 & & ns \\
\hline \(\mathrm{t}_{\mathrm{VP}}=0.5 \mathrm{t}_{\mathrm{C}}-10\) & Address Hold after ALE Falling Edge & 15 & & ns \\
\hline
\end{tabular}

\section*{READ CYCLE}
\begin{tabular}{l|l|c|c|c}
\(t_{R W}=0.25 t_{C}+W S-15\) & \(\overline{R D}\) Pulse Width & 47.5 & & ns \\
\(t_{\text {ARD }}=0.75 \mathrm{t}_{\mathrm{C}}-20\) & Address Valid to \(\overline{R D}\) Falling Edge & 17.5 & & ns \\
\(t_{\text {ARR }}=1 / 2 \mathrm{t}_{\mathrm{C}}-20\) & ALE Falling Edge to \(\overline{R D}\) Falling Edge & 30 & & ns \\
\(t_{R D}=0.25 \mathrm{t}_{\mathrm{C}}+W S-20\) & \(\overline{R D}\) Falling Edge to Input Data Valid & & 42.5 & ns \\
\(t_{D R}\) & Data Hold after \(\overline{R D}\) Rising Edge & 0 & 50 & ns \\
\(t_{\text {ACC }}=\mathrm{t}_{\mathrm{C}}+\mathrm{WS}-20\) & Address Valid to Input Data Valid & & 80 & ns \\
\hline
\end{tabular}

\section*{WRITE CYCLE}
\begin{tabular}{|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{WW}}=0.75 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-15 \\
& \mathrm{t}_{\mathrm{V}}=0.5 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-20 \\
& \mathrm{t}_{\mathrm{HW}}=0.5 \mathrm{t}_{\mathrm{C}}-10 \\
& \mathrm{t}_{\mathrm{AWR}}=0.75 \mathrm{t}_{\mathrm{C}}-20
\end{aligned}
\] & \begin{tabular}{l}
WR Pulse Width \\
Data Valid before WR Rising Edge Data Hold after WR Rising Edge Address Valid to \(\overline{W R}\) Falling Edge
\end{tabular} & \[
\begin{gathered}
72.5 \\
55 \\
15 \\
17.5 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
ns \\
ns \\
ns ns
\end{tabular} \\
\hline \multicolumn{5}{|l|}{READY INPUT} \\
\hline \[
\begin{aligned}
& t_{\text {RDYS }} \\
& t_{\text {RDYH }} \\
& t_{\text {RDYV }}=W S-1 / 4 t_{\mathrm{C}}-47 \\
& \hline
\end{aligned}
\] & \(\overline{\text { RDY }}\) Falling Edge before CK2 Falling Edge RDY Rising Edge after CK2 Falling Edge \(\overline{\mathrm{RDY}}\) Falling Edge after \(\overline{\mathrm{RD}}\) or \(\overline{\mathrm{WR}}\) Falling Edge & \[
\begin{gathered}
45 \\
0
\end{gathered}
\] & 28 & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \mathrm{~ns}
\end{aligned}
\] \\
\hline \multicolumn{5}{|l|}{CHIP SELECT NATIVE BUS TIMING} \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{CS} 30 \mathrm{RD}}=0.75 \mathrm{t}_{\mathrm{C}}-30 \\
& \mathrm{t}_{\mathrm{ACCS} 30}=\mathrm{t}_{\mathrm{C}}+\mathrm{WS}-30 \\
& \mathrm{t}_{\mathrm{CS} 21 \mathrm{RD}}=0.75 \mathrm{t}_{\mathrm{C}}-35 \\
& \mathrm{t}_{\mathrm{ACCS} 21}=\mathrm{t}_{\mathrm{C}}+\mathrm{WS}-35 \\
& \mathrm{t}_{\mathrm{CSHR}}=\mathrm{t}_{\mathrm{C}}-15 \\
& \mathrm{t}_{\mathrm{CS} 30 \mathrm{WR}}=0.75 \mathrm{t}_{\mathrm{C}}-30 \\
& \mathrm{t}_{\mathrm{CS} 21 \mathrm{WR}}=0.75 \mathrm{t}_{\mathrm{C}}-35 \\
& \mathrm{t}_{\mathrm{CSHW}}=0.5 \mathrm{t}_{\mathrm{C}}-15
\end{aligned}
\] & CS3, CS0 Valid to \(\overline{R D}\) Falling Edge CS3, CS0 Valid to Input Data Valid CS2, CS1 Valid to \(\overline{R D}\) Falling Edge CS2, CS1 Valid to Input Data Valid Chip Select Hold after \(\overline{\text { RD }}\) Rising Edge CS3, CSO Valid to WR Falling Edge CS2, CS1 Valid to WR Falling Edge Chip Select Hold after \(\overline{W R}\) Rising Edge & \[
\begin{aligned}
& 7.5 \\
& 2.5 \\
& 35 \\
& 7.5 \\
& 2.5 \\
& 10
\end{aligned}
\] & 70
65 & ns
ns
ns
ns
ns
ns
ns
ns \\
\hline
\end{tabular}

\section*{40 MHz (Continued)}

\section*{AC Electrical Characteristics (Continued)}

See Notes 1 and 4 and Figure 1 thru Figure 5. \(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\) unless otherwise specified, \(T_{A}=25^{\circ} \mathrm{C}\), one wait state.
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Max & Units \\
\hline \multicolumn{5}{|l|}{E SIGNAL TIMING PARAMETERS} \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{RWSE}}=0.25 \mathrm{t}_{\mathrm{C}}-7 \\
& \mathrm{t}_{\mathrm{RWHE}}=0.5 \mathrm{t}_{\mathrm{C}}-7 \\
& \mathrm{t}_{\mathrm{ASE}}=\mathrm{t}_{\mathrm{C}}-20 \\
& \mathrm{t}_{\mathrm{RDE}}=\mathrm{WS}-20
\end{aligned}
\] & \(\overline{W R}\) Falling Edge to E Rising Edge E Falling Edge to \(\overline{W R}\) Rising Edge Address Valid to E Rising Edge E Falling Edge to Data Input Valid & \[
\begin{aligned}
& 5.5 \\
& 18 \\
& 30 \\
& 30
\end{aligned}
\] & & ns ns ns ns \\
\hline \multicolumn{5}{|l|}{SLOW PERIPHERAL TIMING PARAMETERS} \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLL}}=\mathrm{t}_{\mathrm{C}}-5 \\
& \mathrm{t}_{\mathrm{PST}}=0.75 \mathrm{t}_{\mathrm{C}}-10 \\
& \mathrm{t}_{\mathrm{PVL}}=0.75 \mathrm{t}_{\mathrm{C}}-15 \\
& \mathrm{t}_{\text {PVP }}=0.75 \mathrm{t}_{\mathrm{C}}-10 \\
& \mathrm{t}_{\mathrm{PCSA}}=0.25 \mathrm{t}_{\mathrm{C}}-12.5 \\
& \mathrm{t}_{\mathrm{PAS}}=1.5 \mathrm{t}_{\mathrm{C}}-20 \\
& \mathrm{t}_{\text {PCSS }}=\mathrm{t}_{\mathrm{C}}-15 \\
& \mathrm{t}_{\text {PCSH }}=0.5 \mathrm{t}_{\mathrm{C}}-15 \\
& \mathrm{t}_{\mathrm{PACC}}=5 \mathrm{t}_{\mathrm{C}}-25 \\
& \mathrm{t}_{\text {PRD }}=3.5 \mathrm{t}_{\mathrm{C}}-25 \\
& \mathrm{t}_{\text {PDR }}=\mathrm{t}_{\mathrm{C}}(\max ) \\
& \mathrm{t}_{\text {PRW }}=3.5 \mathrm{t}_{\mathrm{C}}-15 \\
& \mathrm{t}_{\text {PSW }}=3.0 \mathrm{t}_{\mathrm{C}}-20 \\
& \mathrm{t}_{\text {PHW }}=\mathrm{t}_{\mathrm{C}}-20 \\
& \mathrm{t}_{\text {PWW }}=3.5 \mathrm{t}_{\mathrm{C}}-15
\end{aligned}
\] & \begin{tabular}{l}
PALE Pulse Width \\
Address Valid to PALE Falling Edge \\
Address Hold from PALE Falling Edge \\
PALE Falling Edge to \(\overline{\mathrm{RD}}\) or \(\overline{\mathrm{WR}}\) Falling Edge \\
Chip Select Setup to PALE Falling Edge \\
Address Setup to \(\overline{R D}\) or \(\overline{W R}\) Falling Edge \\
Chip Select Setup to \(\overline{R D}\) or \(\overline{W R}\) Falling Edge \\
Chip Select Hold from \(\overline{\mathrm{RD}}\) or \(\overline{\mathrm{WR}}\) Rising Edge \\
Address Valid to Input Data Valid \\
\(\overline{R D}\) Falling Edge to Data In Valid \\
Data Hold after \(\overline{\mathrm{RD}}\) Rising Edge \\
\(\overline{\mathrm{RD}}\) Strobe Width \\
Data Setup before \(\overline{W R}\) Rising Edge \\
Data Hold after WR Rising Edge \\
\(\overline{\text { WR }}\) Strobe Width
\end{tabular} & 45
27.5
22.5
27.5
0
55
35
10
0
160
130
30
160 & \[
\begin{gathered}
225 \\
150 \\
50
\end{gathered}
\] & \begin{tabular}{l}
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
ns
\end{tabular} \\
\hline
\end{tabular}

Note: \(\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}\).
Note 1: These AC characteristics are guaranteed with external clock drive on CKI having \(50 \%\) duty cycle and with less than 15 pF load on CKO with rise and fall times ( \(\mathrm{t}_{\text {CKIR }}\) and \(\mathrm{t}_{\text {CKIL }}\) ) on CKI input less than 2.5 ns .
Note 2: Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3: \(\mathrm{t}_{\text {HAE }}\) is spec'd for case with HLD falling edge occurring at the latest time it can be accepted during the present CPU cycle begin executed. If HLD falling edge occurs later, thaE as long as ( \(3 \mathrm{t}_{\mathrm{c}}+4 \mathrm{WS}+72 \mathrm{t}_{\mathrm{C}}+100\) ) may occur depending on the following CPU instruction cycles, its wait states and ready input. Note 4: WS (twait) \(x\) (number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, \(t_{C}=30 \mathrm{MHz}\), with one wait state programmed.
Note 5: Due to emulation restrictions-actual limits will be better.

\section*{A/D Converter Specifications}
\(V_{C C}=5 \mathrm{~V} \pm 10 \%\left(V_{S S}-0.050 \mathrm{~V}\right) \leq\) Any Input \(\leq\left(V_{C C}+0.050 \mathrm{~V}\right), \mathrm{f}_{\mathrm{IN}}=24 \mathrm{MHz}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Resolution & & & & 8 & Bits \\
\hline Reference Voltage Input & AGND \(=0 \mathrm{~V}\) & 3 & & \(V_{C C}\) & V \\
\hline Absolute Accuracy & \(V_{\text {REF }}=V_{\text {CC }}\) & & & \(\pm 1\) & LSB \\
\hline Non-Linearity & \begin{tabular}{l}
\[
V_{\text {REF }}=V_{C C}
\] \\
Deviation from the Best Straight Line
\end{tabular} & & & \(\pm 1 / 2\) & LSB \\
\hline Differential Non-Linearity & \(\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}\) & & & \(\pm 1 / 2\) & LSB \\
\hline Input Reference Resistance & & 1.6 & & 4.8 & k \(\Omega\) \\
\hline Common Mode Input Range (Note 6) & & AGND & & \(\mathrm{V}_{\text {REF }}\) & V \\
\hline DC Common Mode Error & & & & \(\pm 1 / 4\) & LSB \\
\hline Off Channel Leakage Current & & & 1 & & \(\mu \mathrm{A}\) \\
\hline On Channel Leakage Current & & & 1 & & \(\mu \mathrm{A}\) \\
\hline A/D Clock Frequency (Note 7) & & 0.1 & & 2.0 & MHz \\
\hline Conversion Time (Note 8) & & & 13.0 & & A/D Clock Cycle \\
\hline
\end{tabular}

Note 6: For \(\mathrm{V}_{I N}(-) \geq \mathrm{V}_{I N}(+)\) the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct for analog input voltages below ground or above the \(V_{C C}\) supply. Be careful, during testing at low \(V_{c c}\) levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog \(\mathrm{V}_{\mathbb{N}}\) does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute \(0 \mathrm{~V}_{\mathrm{DC}}\) to \(5 \mathrm{~V}_{\mathrm{DC}}\) input voltage range will therefore require a minimum supply voltage of \(4.950 \mathrm{~V}_{\mathrm{DC}}\) over temperature variations, initial tolerance and loading.
Note 7: See Prescaler description.
Note 8: Conversion Time includes sample and hold time. See following diagrams.


Note: The trigger condition generated by the start conversion method selected by the SC bits requires one CK2 to propagate through before the trigger condition is known. Once the trigger condition is known, the sample and hold will start at the next rising edge of ADCLK. The diagram shows worst case.

\section*{General Description (Continued)}

The HPC46100 has, as an on-chip peripheral, an 8-channel 8 -bit Analog-to-Digital Converter. This A/D converter can operate in a single-ended mode where the analog input voltage is applied across one of the eight input channels (D0D7) and AGND. The A/D converter can also operate in a differential mode where the analog input voltage is applied across two adjacent input channels. The A/D converter will convert up to eight channels in the single-ended mode and up to four channel pairs in the differential mode.

A group of three high speed timers provide processor independent PWM signal generation. These timers and their support logic provide independent control of PWM frequency and PWM duty cycle with a minimum resolution of 50 ns when running at 40 MHz .
The HPC46100 is upwards source code compatible with the HPC family except for Decimal Add and Subtract.
The HPC46100 is available in an 80-pin QFP package.

\section*{Timing Waveforms}


DUTY CYCLE
CKI


FIGURE 1. CKI Input Signal


TL/DD/11289-3
Note: \(A C\) testing inputs are driven at \(V_{I H}\) for a logic " 1 " and \(V_{I L}\) for a logic " 0 ". Output timing measurements are made at \(V_{C C} / 2\) for both logic " 1 " and logic " 0 ".
FIGURE 2. Input and Output for AC Tests


FIGURE 3. CKI, CK2 ALE Timing Diagram

Timing Waveforms (Continued)


TL/DD/11289-5
FIGURE 4. Ready Mode Timing


TL/DD/11289-6
FIGURE 5. External Hold Timing


TL/DD/11289-7
FIGURE 6. Native Bus Mode Read Cycle (1 Wait State)


Timing Waveforms (Continued)


FIGURE 9. E Signal Write Cycle (1 Wait State)


FIGURE 10. MICROWIRETM Setup/Hold Timing

Timing Waveforms (Continued)


TL/DD/11289-12


\section*{I/O Ports}

PORT A
Port A is a 16-bit multiplexed address/data bus used for accessing external program and data memory. Four associated bus control signals are available on port B . The Address Latch Enable (ALE) signal is used to provide timing to demultiplex the bus. Reading from and writing to external memory are signalled by \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) respectively. External memory can be addressed as either bytes or words with the decoding controlled by two lines. Bus High Bus Enable ( HBE ) and Address/Data line 0 (AO).

\section*{PORT B}

Port B is a 16 -bit port with 12 bits of bidirectional I/O. B10, \(\mathrm{B} 11, \mathrm{~B} 12\) and B15 are the control bus signals for the address/data bus. Port B may also be configured via a function register BFUN to individually allow each bidirectional I/O pin to have an alternate function. The direction of port B is determined by the direction register (DIRB). This register is used to set up each pin to be individually defined as an input or output. A specific I/O bit is selected as a high impedance input by clearing the corresponding bit in the direction register. It is selected as an output by setting this bit. The data register (PORTB) is used to hold data to be output on the B port. A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have
the same value, reading the pins returns the value of the data register. Figure 12 through Figure 14 show the structure of Port B.
Port B may also be configured via a 16-bit alternate function register BFUN, to individually allow each pin to have an alternate function. The alternate functions are enabled by setting the corresponding bits in the BFUN register. The alternate \(B\) port functions are as follows:
\begin{tabular}{lll} 
Pin & Alternate & \multicolumn{1}{c}{ Function } \\
B0 & TDX & UART Data Output \\
B1 & E & E signal output \\
B2 & CKX & UART Clock \\
B3 & T2IO & Timer2 I/O Pin \\
B4 & T3IO & Timer3 I/O Pin \\
B5 & SO & MICROWIRE/PLUS Output (data) \\
B6 & SK & MICROWIRE/PLUS Clock \\
B7 & HLDA & Hold Acknowledge Output \\
B8 & TS0/CS0 & Timer Synchronous or Chip Select Output \\
B9 & TS1/CS1 & Timer Synchronous or Chip Select Output \\
B10 & ALE & Address/data bus Address Latch Enable \\
B11 & \(\overline{\text { WR }}\) & Address/data bus Write Output \\
B12 & \(\overline{\text { HBE }}\) & Address/data bus High Byte Enable \\
B13 & TS2/CS2 & Timer Synchronous or Chip Select Output \\
B14 & TS3/CS3 & Timer Synchronous or Chip Select Output \\
B15 & \(\overline{\text { RD }}\) & Address/data bus Read Output
\end{tabular}


FIGURE 12. Structure of Port B Pins B0, B1, B2, B5, B6 and B7 (Typical Pins)


FIGURE 13. Structure of Port B Pins B3 and B4 (Timer Synchronous)


FIGURE 14. Structure of Port B Pins B8, B9, B13 and B14 (Timer Synchronous)

\section*{I/O Ports (Continued)}

\section*{PORT I}

Port \(I\) is an 8 -bit input port that can be read as general purpose inputs and can also be used for the following functions:
\begin{tabular}{lll} 
Pin & Alternate & \multicolumn{1}{c}{ Function } \\
I0 & R5B & Timer T5 R5B Input \\
I1 & NMI & Nonmaskable Interrupt Input \\
12 & INT2 & Maskable Interrupt/Input Capture \\
I3 & INT3 & Maskable Interrupt/Input Capture \\
14 & INT4 & Maskable Interrupt/Input Capture \\
15 & SI & MICROWIRE/PLUS Data Input \\
I6 & RDX & UART Data Input \\
I7 & R6B & Timer T6 R6B Input and A/D Trigger Input
\end{tabular}

PORT D
Port \(D\) is an 8 -bit input port that can be used as general purpose digital inputs and as analog inputs for the A/D converter.

\section*{PORT P}

Port \(P\) is a 3-bit input/output port that is used as general purpose outputs, or I/O that is controlled by timers T4, T5 and T6. These pins can be configured as Pulse Width Modulated Outputs (PWM), capture inputs or event counter inputs.

\section*{POWER SUPPLY PINS}

Four pairs of power supply pins are provided to minimize cross talk between the analog, digital, and output driver sections of the chip.
\begin{tabular}{ll}
\multicolumn{1}{c}{ Pin } & \multicolumn{1}{c}{ Function } \\
\(V_{C C}\) & Power for Digital Logic \\
GND & Ground for Digital Logic \\
DV & Power for Output Drivers \\
DGND & Ground for Output Drivers \\
AVCC & Power for Analog Logic \\
\(A_{\text {CS }}\) & Ground for Analog Logic \\
\(V_{\text {REF }}\) & A/D Converter Reference Voltage Input \\
AGND & Ground Reference for Analog Logic
\end{tabular}

Pin
\(V_{C C}\)
GND
DVCC
DGND
\(A V_{C C}\)
\(V_{\text {REF }}\)
AGND

\section*{Function}

Power for Digital Logic
Ground for Digital Logic
Power for Output Drivers
Ground for Output Drivers
Power for Analog Logic

A/D Converter Reference Voltage Input Ground Reference for Analog Logic

\section*{CLOCK PINS}

\section*{OTHER PINS} Pin
RESET
PALE RDY/ \(\overline{\text { LLD }}\)

\section*{Function}

System Oscillator Input/External Clock Input System Oscillator Output (Inversion of CKI) Clock Output (CKI divided by 2)

\section*{Function}

System reset input, active low. Slow peripheral address latch enable. Has two uses, selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or HOLD request input to put the bus in a high impedance state for DMA purposes. This is an active low open drain output that signals an illegal situation has been detected by the WATCHDOG logic. Bus Cycle Status Output: indicates first opcode fetch.
Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycle).
External memory enable (active high) disables internal ROM and maps it to external memory.
Has two uses, it's either an active low level external interrupt with vector address FFF3:FFF2 which is shared with the UART, or Timer T4 R4B input.

\section*{Connection Diagram}


TL/DD/11289-17

\section*{Operating Modes}

The HPC46100 does not have any internal ROM, and has only one mode of operation, the Expanded ROMless Mode. The EXM pin must be pulled high (logic "1"). The EA bit in the PSW register of the HPC46100 is hard wired to a logic " 1 ". The use of this bit is reserved. Currently, the HPC46100 is intended for use with external memory. The external memory may be any combination of ROM, RAM, or peripherals and may be configured with an 8 -bit or 16 -bit external address/data bus (see Figure 16 and Figure 17). Up to 62 k bytes of external memory may be accessed.

\section*{Wait States}

The HPC46100 provides four selectable Wait States that allow access to slower memories. The Wait States are selectable by the state of two bits in the PSW register or by
two bits in the Chip Select Control registers. Additionally, the RDY input may be used to extend the instruction or memory access cycle, allowing the user to interface with slow memories and peripherals. There also is a slow peripheral bus mode when using the Chip Select logic.

\section*{Power Save Modes}

Two power saving modes are available on the HPC46100: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the internal oscillator and timer TO are active but all other processor activities are stopped. In either mode, all internal RAM, registers and I/O are unaffected.

\section*{HALT MODE}

The HPC46100 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities,

\section*{Power Save Modes (Continued)}
including the clock and timers, are stopped when the HALT mode is entered with the NMI input high. When the HALT mode is entered with the NMI input low, the high speed timers (T4, T5 and T6), remain active. In the HALT mode, power requirements for the HPC46100 are minimal and the applied voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The RESET input re-initializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

\section*{IDLE MODE}

THE HPC46100 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the internal oscillator, the high speed timers (T4, T5, and T6), and Timer T0, is stopped. As with the HALT mode, the processor is returned to full operation by the RESET or NMI inputs, but without waiting for oscillator stabilization. A timer T0 overflow will also cause the HPC46100 to resume normal operation.

\section*{HPC46100 Interrupts}

Complex interrupt handling is easily accomplished by the HPC46100's vectored interrupt scheme. There are eight possible interrupt sources as shown in Table I.

TABLE I. Interrupts
\begin{tabular}{|l|l|c|}
\hline \begin{tabular}{c} 
Vector \\
Address
\end{tabular} & \multicolumn{1}{|c|}{ Interrupt Source } & \begin{tabular}{c} 
Arbitration \\
Ranking
\end{tabular} \\
\hline FFFFF:FFFE & RESET & 0 \\
\hline FFFD:FFFC & \begin{tabular}{l} 
Non-maskable external on \\
rising edge of I1 pin
\end{tabular} & 1 \\
\hline FFFB:FFFA & External interrupt on I2 pin & 2 \\
\hline FFF9:FFF8 & External interrupt on I3 pin & 3 \\
\hline FFF7:FFF6 & External interrupt on I4 pin & 4 \\
\hline FFF5:FFF4 & Overflow on internal timers & 5 \\
\hline FFF3:FFF2 & \begin{tabular}{l} 
Internal by UART or \\
external on El pin
\end{tabular} & 6 \\
\hline FFFF1:FFF0 & A/D converter & 7 \\
\hline
\end{tabular}

\section*{INTERRUPT ARBITRATION}

The HPC46100 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously. The arbitration ranking is given in Table I. The interrupt on RESET has the highest rank and is serviced first.

\section*{INTERRUPT PROCESSING}

Interrupts are serviced after the current instruction is completed and except for the RESET, which is serviced immediately. \(\overline{R E S E T}\) and \(\overline{\mathrm{El}}\) are level-LOW-sensitive interrupts. All other external interrupts are edge-sensitive. NMI is positiveedge sensitive. The external interrupts on 12,13 and 14 can be software selected to be rising or falling edge.

\section*{INTERRUPT CONTROL REGISTERS}

The HPC46100 allows the various interrupt sources and conditions to be programmed. This is done through the various control registers. A brief description of the different control registers is given below.

\section*{INTERRUPT ENABLE REGISTER (ENIR)}
\(\overline{\text { RESET }}\) and the External Interrupt on 11 are non-maskable interrupts. The other interrupts can be individually enabled or disabled. Additionally, a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collectively enabled or disabled. Thus, in order for a particular interrupt to request service, both the individual enable bit and the Global Interrupt bit (GIE) have to be set.

\section*{INTERRUPT PENDING REGISTER (IRPD)}

The IRPD register contains a bit allocated for each interrupt vector excluding the El interrupt which has a dedicated register containing an interrupt enable and pending bit. The occurance of specified interrupt trigger conditions causes the appropriate bit to be set. There is no indication of the order in which the interrupts have been received. The bits are set independently of the fact that the interrupts may be disabled. IRPD is a Read/Write register. The bits corresponding to the maskable, external interrupts are normally cleared by the HPC46100 after servicing the interrupts. For the interrupts from the on-board peripherals, the user has the responsibility of resetting the interrupt pending flags through software. The NMI bit is read only and \(12, \mathrm{I} 3\), and I 4 are designed as to only allow a zero to be written to the pending bit (writing a one has no effect). A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register. This allows a mask to be used, thus ensuring that the other pending bits are not affected.

\section*{INTERRUPT CONDITION REGISTER (IRCD)}

Three bits of the register select the input polarity of the external interrupt on I2, I3 and I4.

\section*{EI INTERRUPT CONFIGURATION REGISTER (EICON)}

The El pin is an active low level sensitive interrupt. Interrupts from the EI pin are enabled by using the EICON register.

\section*{SERVICING THE INTERRUPTS}

The Interrupt, once acknowledged, pushes the program counter (PC) onto the stack then incrementing the stack pointer (SP) by two. The Global Interrupt Enable bit (GIE) is copied into the CGIE bit of the PSW register; it is then reset, thus disabling further interrupts. The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point. At the end of the interrupt service routine, the user does a RETI instruction to pop the stack and re-enable interrupts if the CGIE bit is set, or RET to just pop the stack if the CGIE bit is clear, and then returns to the main program. The GIE bit can be set in the interrupt service routine to nest interrupts if desired. Figure 15 shows the interrupt enable logic.

\section*{RESET}

RESET is an active-low Schmitt trigger input that initializes the processor and sets all pins in a TRI-STATE condition except for CKO, CKI, ST1, ST2, \(\overline{\mathrm{HBE}}\) and \(\overline{\mathrm{WO}}\) when held low. When rising edge is detected on RESET, the processor vectors to FFFF:FFFE and resumes operation at the address contained at that memory location.


TL/DD/11289-18
FIGURE 15. Interrupt Enable Logic

\section*{Multiply/Accumulate Unit (MAU)}

This is dedicated hardware that is supported by instructions which perform basic multiply-accumulate DSP steps for FIR and IIR filter calculations, an arithmetic right shift of the Math unit Result Register (MRR), and a signed multiply of two 16 -bit values producing a 32 -bit result.
The MACZ and MAC instructions support the MAU by fetching data and performing circular buffer management in parallel with the multiplication. The MACZ instruction is used initially, and it is followed by a string of additional MAC instructions, one instruction per filter tap (including the MACZ). The source values are taken as 16 -bit values; there is not a form that operates on byte-wide inputs. The MACZ instruction clears the result register before completing the first multiply operation.
The MAC instruction is opcode 38 hex. The MACZ instruction is opcode 39 hex. Both instructions are one byte in length, and neither allows use of an Addressing Directive prefix.
The specific function performed is as follows:
- Clear MRR to zero (MACZ instruction only).
- Fetch 16 -bit data pointed to by \(B\), and issue it to the MAU as the first operand.
- Increment B by two (bytes), compare B with K: if \(B>K\) then load \(B\) from \(A\).
- Fetch 16 -bit data pointed to by \(X\), increment \(X\) by two (bytes).
- Issue data to the MAU to start multiply-accumulate operation. The MAU multiplies the two operands issued to it, and adds the 32 -bit result to the current 32 -bit contents of the MRR register.

On completion, the result goes to the MRR register. The MVP bit in the PSW is set to a " 1 " if a signed ( 2 's complement) overflow occurred in the positive direction as a result of the accumulation substep (overflow from the multiplication substep is impossible). If the overflow occurred in the negative direction, the MVN bit is set instead. Neither of these bits is affected by the MAU if the other is already set. By stringing together a sequence of MAC instructions, the HPC46100 can do a multiply-accumulate every 9 cycles (assuming a 1 wait state instruction fetch). At 40 MHz , this gives a 450 ns multiply-accumulate (including data fetching and circular buffer management). This can be reduced to 400 ns if executed from internal RAM.

\section*{Chip Select Signals}

\section*{CHIP SELECT LOGIC}

The chip select logic can produce up to four chip select signals without any off-chip logic. The chip select logic supports two bus timing modes. The first bus timing mode is native bus mode, which is the standard bus mode of all HPC family members. The second bus mode is the slow peripheral bus mode, which allows the HPC46100 to interface with slow peripherals without external chip select logic. There is an additional data strobe provided for auxiliary bus timing. This auxiliary strobe is called the E signal.
Each of chip select signals is controlled by a dedicated chip select control register (CSCO-CSC3). The control registers contain one bit to enable/disable the chip select signals, one bit to select the polarity of the chip select signal, two bits program the wait states of the data accesses, four bits that select the address range which the chip select signals are active in and one bit to enable or disable the E signal.


FIGURE 16. 16-Bit External Address/Data Bus


FIGURE 17. 8-Bit External Address/Data Bus

\section*{Chip Select Signals (Continued)}

The Chip Select Address Range Selection (SEL) defines the address range the chip select is valid over. For Chip Select 0 (CSC0), the address range starts at location 0800 hex and extends to \(S_{0}\) FFF hex, where \(S_{0}\) is the 4-bit contents of the SEL field. For both Chip Select 1 (CSC1) and Chip Select 2 (CSC2) the SEL field defines a single 4 kbyte range: \(\mathrm{S}_{1} 000\) through \(\mathrm{S}_{1} \mathrm{FFF}\) for CSC1, and \(\mathrm{S}_{2} 000\) through \(\mathrm{S}_{2} \mathrm{FFF}\) for CSC2, where \(S_{1}\) and \(S_{2}\) are their respective SEL field contents. These ranges can be used to control peripherals by using the "Slow Peripheral" bus timing mode. Chip Select 3 (CSC3) defines a range beginning at \(\mathrm{S}_{3} 000\) hex, and continuing through FFFF hex. This range will typically define the off-chip ROM space. See Figure 18.


FIGURE 18. Chip Select Address Ranges
Chip Select 0 and Chip Select 3 can be programmed independently to operate with 1,2 or 4 wait states. Chip Select 1 and 2 can be programmed independently to operate in native bus mode with 1, 2 or 4 wait states or slow peripheral bus mode.

\section*{Timer Overview}

The HPC46100 contains seven 16 -bit timers, four core timers and three high speed timers. Timers T0-T3 are the standard core timers and are fully compatible with the core timers on other HPC family members. See Figure 19 and Figure 20.

\section*{Timer Overview (Continued)}

\section*{CORE TIMERS}

Timer T0 is a free-running timer, counting up at a fixed CKI/16 (Clock Input/16) rate. It is used for Watchdog logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer TO permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. Registers I2CR and I3CR have the alternate function of being R1 and T1 respectively. The function of these registers (I2CR/R1 and I3CR/T1) are mutually exclusive and under the control of software. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer T0 when specific events occur on the interrupt pins 12,13 , and 14 . The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt.
The timers T2 and T3 have a clock rate which is selectable. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/counter.
The timers T1 through T3 in conjunction with their registers form Timer-Register pairs. All the Timer-Register pairs can be read from or written to. Each timer can be started or stopped under software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.

\section*{Synchronous Outputs}

There are four synchronous timer outputs (TSO through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflow.

Note: These outputs are shared with the chip select outputs. The use of these two functions are mutually exclusive.

\section*{TIMERS T4, T5 AND T6}

The HPC46100 has a set of three powerful timers/counters, T4, T5 and T6. Since the three timers, T4, T5 and T6 are identical, all comments are equally applicable to any of the three timer blocks.
These timers are designed to allow the device to easily perform all timer functions with minimal software overhead. All timers are synchronized on the first overflow of timer TO. Each timer has four 16-bit registers dedicated to it; a control register (TnCON), timer register (Tn), and two auto-load/ capture registers (RnA, RnB). Figure 21 shows a block diagram of the three high speed timers.


FIGURE 21. High Speed Timers Block

\section*{TIMER CONTROL REGISTERS}

There are three timer control registers (T4CON, T5CON and T6CON). These control registers have bits which set the clock input rate, mode of operation and interrupt control structure. Each timer control register has interrupt pending and interrupt acknowledge bits for Tn, RnA and RnB, and a global interrupt pending bit for that specific timer. There are bits to enable/disable the interrupts from Tn, RnA and RnB. The clock input rate can be selected to be CKI/2, CKI/4, CKI/8 or CKI/16. The Four modes of operation are: External Event Counter mode, Input Capture mode, Processor Independent PWM mode and externally triggered PWM mode.

\section*{MODE 0. EXTERNAL EVENT COUNTER MODE}

This mode is the default after RESET. In this mode the timer register Tn is decremented each time there is an active edge on the A input. The active edge is determined by the value of a bit in the control register. Upon every underflow of the timer register ( \(\mathrm{T} n\) ), the timer ( Tn ) is aternately reloaded with the contents of the supporting registers RnA and RnB. The first underflow of the timer after entry into this mode will cause the timer to reload from register RnA. All following underflows will alternate which reload is used beginning with RnB. Every underflow from the timer will set a Tn global interrupt pending bit in the control register. The selected edge on Input A and Input B will also set corresponding pending bits in the control register. Figure 22 shows a block diagram of the high speed timers in Mode 0.

Timer Overview (Continued)


TL/DD/11289-24
FIGURE 22. External Event Counter

\section*{MODE 1. DUAL INPUT CAPTURE MODE}

The device can precisely measure external frequencies or time external events by placing the timer in the input capture mode. In this mode, the timer Tn is constantly running at a fixed rate as selected in the timer control register. The two registers, RnA and RnB, act as capture registers. Each register is loaded with the contents of the timer register Tn when an active edge on it's associated pin is detected. The active edge is determined by the value of two bits in the control register. The active edge for each input pin can be specified independently, and can be programmed to generate an interrupt. The interrupt can be generated on an input from the \(A\) or \(B\) input along with an underflow of the timer register (Tn). Figure 23 shows a block diagram of the timer in Input Capture mode.


TL/DD/11289-25
FIGURE 23. Dual Input Capture

\section*{MODE 2. PROCESSOR INDEPENDENT PWM MODE}

As the name suggests, this mode allows the device to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating. In this mode the timer Tn counts down at a fixed rate as programmed in the control register. Upon every underflow the timer is alternately reloaded with the contents of its supporting registers, RnA and RnB. The very first underflow of the timer after entry into this mode causes the timer to reload from the register RnA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RnB. Figure 24 shows a block diagram of the timer in PWM mode.


FIGURE 24. PWM
The underflow can be programmed to toggle the A output pin (Port P). The underflow can also be programmed to generate interrupts. These interrupts can occur on a reload from RnA or RnB. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.

\section*{MODE 3. EXTERNALLY TRIGGERED PWM/PORT OUTPUT}

In this mode the timer is stopped and the corresponding port \(P\) pin can be programmed as a general purpose output pin. The timer block can be programmed to remain halted using its A pin for use as a general purpose output, or it can be programmed to exit mode 3 and enter mode 2 (Processor Independent PWM) when a rising edge is detected on the B input.
The external triggering of this feature provides the capability of generating a delayed pulse triggered by an external event as follows: From the rising edge of the B input the timer enters PWM mode. When the timer register underflows the output toggles and the value of RnA is loaded to the timer. The next underflow will cause the RnB register to load into

\section*{Timer Overview (Continued)}
the timer and operation will continue as in the PWM mode. Alternately, an interrupt from the RnB load can be used to branch to a routine that would set the timer into mode 3 waiting for the trigger for another pulse. Figure 25 shows a block diagram of the timer in this mode.


TL/DD/11289-27
FIGURE 25. Port Output/Externally Triggered PWM

\section*{WATCHDOG LOGIC}

The WATCHDOG Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the WATCHDOG logic are potentially infinite loops. Should the WATCHDOG register not be written to before Timer T0 overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. Any illegal condition forces the WATCHDOG Output ( \(\overline{\mathrm{WO}}\) ) pin low. The WO pin is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic.

\section*{MICROWIRE/PLUS}

MICROWIRE/PLUS is used for synchronous serial data communications and has an 8-bit parallel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.

The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMs).

\section*{MICROWIRE/PLUS OPERATION}

The HPC46100 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC46100 is the master or slave. The shift clock is generated when the HPC46100 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC46100 is configured as a slave.

When the HPC46100 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 15 selectable steps from 64 Hz to 1 MHz with CKI at 16.0 MHz . The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock. Serial data on the SI pin is clocked in on the rising edge of the SK clock.


TL/DD/11289-28
FIGURE 26. MICROWIRE/PLUS

\section*{HPC46100 UART}

The HPC46100 contains a software programmable UART. The UART (see Figure 27) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 7,8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing, parity, and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame, reporting receiving and transmitting status, and enabling or disabling the UART's Attention Mode of operation.
The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits ( \(7 / 8,1,17 / 8\) or 2 stop bits), selecting between the synchronous or asynchronous mode and enabling or disabling transmit and receive interrupts. The clock inputs to the Transmitter and Receiver sections of the UART can be individually selected to come from either an off-chip source on the CKX pin or one of the two on-chip sources. The Divide-By (DIVBY) Register provides upward compatibility from earlier HPC family members, and the most flexible and accurate on-chip clocking is provided by the Baud Rate Generator (BRG).

HPC46100 UART (Continued)


FIGURE 27. UART Block Diagram
The Baud Rate Generator is controlled by the register pair PSR and BAUD. The Prescaler factor is selected by the upper 5 bits of the PSR register (the PRESCALE field), in units of the CK2 clock from 1 to 16 in \(1 / 2\) step increments. The lower 3 bits of the PSR register, in conjunction with the 8 bits of the baud register, form the 11-bit BAUDRATE field, which defines a baud rate divisor ranging from 1 to 2048, in units of the prescaled clock selected by the PRESCALE field.
In Asynchronous Mode, the resulting baud rate is \(1 / 16\) of the clocking rate selected through the BRG circuit. The maximum baud rate generated using the BRG is 625 kbaud.
In the Synchronous Mode data is transmitted on the rising edge and received on the falling edge of the external clock. Although the data is transmitted and received synchronously, it is still contained within an asynchronous frame; i.e., a start bit, parity bit (if selected) and stop bit(s) are still present.

\section*{UART ATTENTION MODE}

The HPC46100 UART features an Attention Mode of operation. This mode of operation enables the HPC46100 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data.

Addresses are specified by having the ninth bit in the data frame set to 1 . Data in the message is specified by having the ninth bit in the data frame reset to 0 . The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC46100 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.

\section*{A/D Converter}

The HPC46100 has an on-board eight-channel 8-bit Analog to Digital converter. Conversion is performed using a successive approximation technique. The A/D converter cell can operate in single-ended mode where the input voltage is applied across one of the eight input channels (D0-D7) and AGND or in differential mode where the input voltage is applied across two adjacent input channels. The A/D converter will convert up to eight channels in single-ended mode and up to four channel-pairs in differential mode.

\section*{OPERATING MODES}

The operating modes of the converter are selected by 4 bits called ADMODE (ADCR2.4-7) see Table II. Associated with the eight input channels in single-ended mode are eight result registers, one for each channel. The A/D converter can be programmed by software to convert on any specific channel storing the result in the result register associated with that channel. It can also be programmed to stop after one conversion or to convert continuously. If a brief history of the signal on any specific input channel is required, the converter can be programmed to convert on that channel and store the consecutive results in each of the result registers before stopping. As a final configuration in single-ended mode, the converter can be programmed to convert the signal on each input channel and store the result in its associated result register continuously.
Associated with each even-odd pair of input channels in differential mode of operation are four result register-pairs. The A/D converter performs two conversions on the selected pair of input channels. One conversion is performed assuming the positive connection is made to the even channel and the negative connection is made to the following odd channel. This result is stored in the result register associated with the even channel. Another conversion is performed assuming the positive connection is made to the odd channel and the negative connection is made to the preceding even channel. This result is stored in the result register associated with the odd channel. This technique does not require that the programmer know the polarity of the input signal. If the even channel result register is non-zero (meaning the odd channel result register is zero), then the input signal is positive with respect to the odd channel. If the odd channel result register is non-zero (meaning the even channel result register is zero), then the input signal is positive with respect to the even channel.

\section*{A/D Converter (Continued)}

\section*{TABLE II. Operating Modes}
\begin{tabular}{|l|l|}
\hline Mode 0 & \begin{tabular}{l} 
single-ended, single channel, single result \\
register, one-shot (default value on power- \\
up)
\end{tabular} \\
\hline Mode 1 & \begin{tabular}{l} 
single-ended, single channel, single result \\
register, continuous
\end{tabular} \\
\hline Mode 2 & \begin{tabular}{l} 
single-ended, single channel, multiple result \\
registers, stop after 8
\end{tabular} \\
\hline Mode 3 & \begin{tabular}{l} 
single-ended, multiple channel, multiple \\
result register, continuous
\end{tabular} \\
\hline Mode 4 & \begin{tabular}{l} 
differential, single channel-pair, single result \\
register-pair, one-shot
\end{tabular} \\
\hline Mode 5 & \begin{tabular}{l} 
differential, single channel-pair, single result \\
register-pair, continuous
\end{tabular} \\
\hline Mode 6 & \begin{tabular}{l} 
differential, single channel-pair, multiple \\
result register-pairs, stop after 4 pairs
\end{tabular} \\
\hline Mode 7 & \begin{tabular}{l} 
differential, multiple channel-pair, multiple \\
result register-pairs, continuous
\end{tabular} \\
\hline Mode 8 & \begin{tabular}{l} 
single-ended, single channel, single result \\
register, one-shot (default value on power- \\
up), quiet address/data bus
\end{tabular} \\
\hline Mode C & \begin{tabular}{l} 
differential, single channel-pair, single result \\
register-pair, one-shot, quiet address/data \\
bus
\end{tabular} \\
\hline
\end{tabular}

The same operating modes for single-ended operation also apply when the inputs are taken from channel-pairs in differential mode. The programmer can configure the A/D to convert on any selected channel-pair and store the result in its associated result register-pair then stop. The A/D can also be programmed to do this continuously. Conversion can also be done on any channel-pair storing the result into four result register-pairs for a history of the differential input. Finally, all input channel-pairs can be converted continuously.

The final mode of operation suppresses the external address/data bus activity during the single conversion modes. These quiet modes of operation utilize the RDY function of the HPC Core to insert wait states in the instruction being executed in order to limit digital noise in the environment due to external bus activity when addressing external memory.

\section*{CONTROL}

The conversion clock supplied to the A/D converter can be selected by three bits in ADCR1. These bits are used as a prescaler on CKI, and can provide a clock rate from CKI/4 to \(\mathrm{CKI} / 32\). These bits can be used to ensure that the A/D is clocked as fast as possible when different external crystal frequencies are used. Controlling the starting of conversion cycles in each of the operating modes can be done by four different methods. The method is selected by two bits called SC (ADCR3.0-1). Conversion cycles can be initiated through software by resetting a bit in a control register, through hardware by an underflow of Timer T2, or externally by a rising or falling edge of a signal input on 17.

\section*{INTERRUPTS}

The A/D converter can interrupt the HPC when it completes a conversion cycle if one of the non-continuous modes has been selected. If one of the cycle modes was selected, then the converter will request an interrupt after eight conversions. If one of the one-shot modes was selected, then the converter will request an interrupt after every conversion. When this interrupt is generated, the HPC vectors to the A/D converter interrupt vector location at address FFFO.

\section*{Analog Input and Source Resistance Considerations}

Figure 28 shows the A/D pin model for the HC46100 in single ended mode. The differential mode has similiar A/D pin model. The leads to the analog inputs should be kept as short as possible. Both noise and digital clock coupling to an A/D input can cause conversion errors. The clock lead should be kept away from the analog input line to reduce coupling. The A/D channel input pins do not have any internal output driver circuitry connected to them because this circuitry would load the analog input signals due to output buffer leakage current.

*The analog switch is closed only during the sample time.
FIGURE 28. Port D Input Structure

\section*{A/D Converter (Continued)}

Source impedances greater than \(1 \mathrm{k} \Omega\) on the analog input lines will adversely affect internal RC charging time during input sampling. As shown in Figure 28, the analog switch to the DAC array is closed only during the 2 A/D cycle sample time. Large source impedances on the analog inputs may result in the DAC array not being charged to the correct voltage levels, causing scale errors.
If large source resistance is necessary, the recommended solution is to slow down the A/D clock speed in proportion to the source resistance. The A/D converter may be operated at the maximum speed for Rs less than \(1 \mathrm{k} \Omega\). For \(\mathrm{R}_{\mathrm{S}}\) greater than \(1 \mathrm{k} \Omega\), A/D clock speed needs to be reduced. For example, with \(R_{S}=2 \mathrm{k} \Omega\), the \(A / D\) converter may be operated at half the maximum speed. A/D converter clock speed may be slowed down by either increasing the A/D prescaler divide-by or decreasing the CKI clock frequency. The A/D clock speed may be reduced to its minimum frequency of 100 kHz .

\section*{Shared Memory Support}

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block (see Figure 29). The HPC46100 supports shared memory access with two pins. The pins are the RDY/ \(\overline{H L D}\) input pin and the HLDA output pin. The user can software select either the Hold or Ready function by the state of a control bit. The HLDA output is multiplexed onto port B.
The host uses DMA to interface with the HPC46100. The host initiates a data transfer by activating the HLD input of the HPC46100. In response, the HPC46100 places its system bus in a TRI-STATE Mode, freeing it for use by the host.


TL/DD/11289-31
FIGURE 29. Shared Memory Application, Using \(\overline{\text { HOLD }}\)

\section*{Shared Memory Support (Continued)}

The host waits for the acknowledge signal (HLDA) from the HPC46100 indicating that the system bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC46100 resumes normal operations.

\section*{Memory}

The HPC46100 has been designed to offer flexibility in memory usage. A total address space of 64 kbytes can be
directly addressed including 1024 bytes of RAM available on the chip itself.

Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed directly by instructions or indirectly through registers or any memory word in the first 256 bytes of memory (On-Chip Basepage RAM). Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC46100 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions. The HPC46100 memory address space extends to 64 kbytes and registers and I/O are mapped as shown in Table III.

TABLE III. HPC46100 Memory Map
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
FFFF:FFFO \\
FFEF:FFD0 \\
FFCF:0800
\end{tabular} & Interrupt Vectors JSRP Vectors External Memory & User Memory \\
\hline 07FF:04C0 & On-Chip RAM & User RAM \\
\hline 04BF:0196 & RESERVED & \\
\hline 0195:0194 & Watchdog Register & Watchdog Logic \\
\hline \[
\begin{aligned}
& \text { 0192 } \\
& \text { 0191:0190 } \\
& \text { 018F:018E } \\
& \text { 018D:018C } \\
& \text { 018B:018A } \\
& \text { 0189:0188 } \\
& \text { 0187:0186 } \\
& 0185: 0184 \\
& 0183: 0182 \\
& \text { 0181:0180 }
\end{aligned}
\] & TOCON Register TMMODE Register DIVBY Register T3 Timer R3 Register T2 Timer R2 Register I2CR Register/R1 I3CR Register/T1 14CR Register & Timer Block T0:T3 \\
\hline 017F:0168 & RESERVED & \\
\hline \[
\begin{aligned}
& 0167: 0166 \\
& \text { 0165:0164 } \\
& \text { 0163:0162 } \\
& 0161: 0160
\end{aligned}
\] & CSC3 Register CSC2 Register CSC1 Register CSC0 Register & Chip Select Control \\
\hline 015F:0158 & RESERVED & \\
\hline \[
\begin{aligned}
& 0157: 0156 \\
& 0155: 0154 \\
& 0153: 0152 \\
& 0151: 0150
\end{aligned}
\] & T6 Timer T6CON Register R6A Register R6B Register & Timer T 6 \\
\hline 014F:012D & RESERVED & \\
\hline \[
\begin{aligned}
& 012 C \\
& 012 A \\
& 0128 \\
& 0126 \\
& 0124 \\
& 0122 \\
& 0120
\end{aligned}
\] & Baud Register PSR Register ENUR Register TBUF Register RBUF Register ENUI Register ENU Register & UART \\
\hline \begin{tabular}{l}
011E \\
011C \\
011A \\
0118 \\
0116 \\
0114 \\
0112 \\
0110 \\
010F:0109
\end{tabular} & A/D Result Register 7 A/D Result Register 6 A/D Result Register 5 A/D Result Register 4 A/D Result Register 3 A/D Result Register 2 A/D Result Register 1 A/D Result Register 0 RESERVED & \begin{tabular}{l}
A/D \\
Converter
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline 0108 & EICON Register & El Pin Control \\
\hline \[
\begin{aligned}
& 0106 \\
& 0104 \\
& 0102 \\
& 0100
\end{aligned}
\] & ADCR3 Register PORTD Register ADCR2 Register ADCR1 Register & A/D Control \\
\hline \begin{tabular}{l}
00FF:00FE \\
00FD:00FC \\
00FB:00FA \\
00F9:00F8
\end{tabular} & T5 TIMER T5CON Register R5A Register R5B Register & Timer 5 \\
\hline 00F7:00F6 & RESERVED & \\
\hline 00F5:00F4 00F3:00F2 00F1:00F0 & BFUN Register DIR B Register RESERVED FOR DIRA & \begin{tabular}{l}
Ports \\
A\&B \\
Control
\end{tabular} \\
\hline \begin{tabular}{l}
00EF:00EE \\
00ED:00EC \\
00EB:00EA \\
00E9:00E8 \\
00E7:00E6
\end{tabular} & T4 TIMER T4CON Register R4A Register R4B Register RESERVED FOR UPIC & Timer 4 \\
\hline 00E5:00E6 & RESERVED & \\
\hline \[
\begin{aligned}
& \text { OOE3:00E2 } \\
& \text { OOE1:00E0 }
\end{aligned}
\] & PORTB Register RESERVED FOR PORTA & Ports A\&B \\
\hline \[
\begin{aligned}
& \text { OODF:OODE } \\
& \text { OODD:00DC } \\
& \text { OODA }
\end{aligned}
\] & MRU (MRR upper) MRL (MRR lower) MIR & Math Unit \\
\hline \begin{tabular}{l}
00D8 \\
00D6 \\
00D4 \\
00D2 \\
00D0
\end{tabular} & PORTI Register SIO Register IRCD Register IRPD Register ENIR Register & \begin{tabular}{l}
Interrupt \\
Control \\
Registers
\end{tabular} \\
\hline \begin{tabular}{l}
00CF:00CE \\
00CD:00CC \\
00CB:00CA \\
00С9:00С8 \\
00C7:00C6 \\
00C5:00C4 \\
00С3:00C2 \\
00C1:00C0
\end{tabular} & \begin{tabular}{l}
X Register \\
B Register \\
K Register \\
A Register PC Register SP Register HALTEN Register PSW Register
\end{tabular} & HPC Core Registers \\
\hline 00BF:0000 & On-Chip RAM & Basepage RAM \\
\hline
\end{tabular}

\section*{Design Considerations}

Designs using the HPC family of 16 -bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to \(V_{C C}\) or ground, either through a resistor or directly. Unlike the inputs, unused outputs should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.
- Keep \(\mathrm{V}_{\mathrm{CC}}\) bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tantalum capacitor of at least \(1 \mu \mathrm{~F}\) and bypass their outputs with a \(10 \mu \mathrm{~F}\) to \(50 \mu \mathrm{~F}\) tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a \(10 \mu \mathrm{~F}\) to \(20 \mu \mathrm{~F}\) tantalum electrolytic capacitor or a \(50 \mu \mathrm{~F}\) to \(100 \mu \mathrm{~F}\) aluminum electrolytic capacitor to decouple the \(V_{C C}\) bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.
A recommended crystal oscillator circuit to be used with the HPC is shown in Figure 30. See table for recommended component values. The recommended values given in the table have yielded consistent results and are made to match a crystal with a 18 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within " 1 " distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal. It is
very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a \(V_{C C}\) and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A \(1.0 \mu \mathrm{~F}, \mathrm{a} 0.1 \mu \mathrm{~F}\), and a \(0.001 \mu \mathrm{~F}\) dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.


TL/DD/11289-32
FIGURE 30. Recommended Crystal Circuit
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
XTAL \\
Frequency \\
\(\mathbf{( M H z )}\)
\end{tabular} & \(\mathbf{R 1}(\Omega)\) \\
\hline\(\leq 2\) & 1500 \\
\hline 4 & 1200 \\
\hline 6 & 910 \\
\hline 8 & 750 \\
\hline 10 & 600 \\
\hline 12 & 370 \\
\hline 14 & 390 \\
\hline 16 & 220 \\
\hline 18 & 180 \\
\hline 20 & 150 \\
\hline 22 & 120 \\
\hline 24 & \\
\hline
\end{tabular}
\(R_{F}=3.3 \mathrm{M} \Omega\)
\(\mathrm{C} 1=27 \mathrm{pF}\)
\(\mathrm{C} 2=33 \mathrm{pF}\)
XTAL Specifications: The crystal used was an M-TRON Industries MP-1 Series XTAL. "AT" cut parallel resonant
\(C_{L}=18 \mathrm{pF}\)
Series Resistance is
\(25 \Omega\) @ 25 MHz
\(40 \Omega\) @ 10 MHz
\(600 \Omega\) @ 2 MHz

\section*{HPC46100 CPU}

The HPC46100 CPU has a 16 -bit ALU and six 16 -bit registers.

\section*{ARITHMETIC LOGIC UNIT (ALU)}

The ALU is 16 bits wide and can do 16 -bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle.
The ALU has two carry bits; one for signed overflow (V bit) and one for unsigned overflow (C bit).

\section*{ACCUMULATOR (A) REGISTER}

The 16-bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

\section*{ADDRESS (B AND X) REGISTERS}

The 16-bit \(B\) and \(X\) registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

\section*{BOUNDARY (K) REGISTER}

The 16 -bit K register is used to set limits in repetitive loops of code as register B sequences through data memory. The K register can also be used as a pointer register.

\section*{STACK POINTER (SP) REGISTER}

The 16-bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits. The SP register can also be used as a pointer register.

\section*{PROGRAM (PC) REGISTER}

The 16-bit PC register addresses program memory.

\section*{MAU RESULT REGISTER (MRR)}

The 32-bit MAU Result Register holds the results from MAC (Multiply/Accumulate) instructions. In addition, it receives the result of the MULS (Multiply Signed) instruction, and can be shifted in place by the ASHR (Arithmetic Shift Right) operation.

\section*{Addressing Modes}

\section*{ADDRESSING MODES WITH THE ACCUMULATOR AS DESTINATION}

\section*{Register Indirect}

The operand is the memory addressed by the \(\mathrm{A}, \mathrm{B}, \mathrm{X}\) or K register. This mode of addressing for the HPC46100 produces single byte instructions when using the \(B\) or \(X\) register (depending on the instruction).

\section*{Direct}

The instruction contains an 8 -bit or 16-bit address field that directly points to the memory for the operand.

\section*{Indirect}

The instruction contains an 8-bit address field. The contents of the WORD addressed points to the memory for the operand.

\section*{Indexed}

The instruction contains an 8-bit address field and an 8- or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.

\section*{Immediate}

The instruction contains an 8 -bit or 16 -bit immediate field that is used as the operand.

\section*{Register Indirect (Auto Increment and Decrement)}

The operand is the memory addressed by the X register. This mode automatically increments or decrements the \(X\) register (by 1 for bytes and by 2 for words).

\section*{Register Indirect Auto Increment and Decrement) with Conditional Skip}

The operand is the memory addressed by the B register. This mode automatically increments or decrements the \(B\) register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if B goes past K.

\section*{ADDRESSING MODES WITH DIRECT MEMORY AS DESTINATION}

\section*{Direct Memory to Direct Memory}

The instruction contains two 8 - or 16 -bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.

\section*{Immediate to Direct Memory}

The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.

\section*{Double Register Indirect Using the B and X Registers}

Used only with Reset, Set, IF and IF NOT bit instructions; a specific bit within the 64 kbyte address range is addressed using the \(B\) and \(X\) registers. The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the X register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register X .

\section*{Code Efficiency}

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC46100 has been designed to be extremely code-efficient. The HPC46100 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC46100, and the code savings over other popular microcontrollers has been considerable. Reasons for this saving of code include the following:

\section*{SINGLE BYTE INSTRUCTIONS}

The majority of instructions on the HPC46100 are singlebyte. There are two especially code-saving instructions: JP is a 1-byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory.
JSRP is a 1-byte call subroutine. The user makes a table of his 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into his table; the assembler can give him this information.

\section*{Code Efficiency (Continued)}

\section*{EFFICIENT SUBROUTINE CALLS}

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

\section*{MULTIFUNCTION INSTRUCTION FOR DATA MOVEMENT AND PROGRAM LOOPING}

The HPC46100 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following.
1. Exchange \(A\) and memory pointed to by the \(B\) register
2. Increment or decrement the \(B\) register
3. Compare the B register to the K register
4. Generate a conditional skip if \(B\) has passed \(K\)

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

\section*{BIT MANIPULATION INSTRUCTIONS}

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

\section*{MULTIPLY AND DIVIDE INSTRUCTIONS}

The HPC46100 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

\section*{HPC Instruction Set Description}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{2}{|l|}{ARITHMETIC INSTRUCTIONS} & \\
\hline ADD & Add & MA + Meml \(\rightarrow\) MA, carry \(\rightarrow\) C \\
\hline ADC & Add with carry & \(\mathrm{MA}+\) Meml \(+\mathrm{C} \rightarrow\) MA, carry \(\rightarrow \mathrm{C}\) \\
\hline SUB & Subtract without carry & MA - Meml \(\rightarrow\) MA \\
\hline SUBC & Subtract with carry & MA - Meml + C \(\rightarrow\) MA, carry \(\rightarrow\) C \\
\hline MULT & Multiply (unsigned) & \(\mathrm{MA}^{*}\) Meml \(\rightarrow\) MA \& \(\mathrm{X}, \mathrm{O} \rightarrow \mathrm{K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIV & Divide (unsigned) & MA/MemIMA, rem. \(\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIVD & Divide Double Word (unsigned) & \(X \& M A / M e m I M A, ~ r e m . ~ \rightarrow ~ X, ~ O K, ~ C a r r y ~ \rightarrow ~ C ~\) \\
\hline IFEQ & If equal & Compare MA \& Meml, Do next if equal \\
\hline IFGT & If greater than & Compare MA \& Meml, Do next if MA > Meml \\
\hline IFGE & If greater than or equal & Compare MA \& Meml, Do next if MA \(=\) or \(>\) Meml \\
\hline IFGES & If greater than or equal signed & Signed compare MA \& Meml, Do next if MA \(=\) or \(>\mathrm{Meml}\) \\
\hline IFGTS & If greater than signed & Signed compare MA \& Meml, Do next if MA > Meml \\
\hline AND & Logical and & MA and Meml \(\rightarrow\) MA \\
\hline OR & Logical or & MA or Meml \(\rightarrow\) MA \\
\hline XOR & Logical exclusive-or & MA xor Meml \(\rightarrow\) MA \\
\hline MACZ & Multiply-accumulate From & \(0 \rightarrow\) MRR, \([B+]^{*}[\mathrm{X}+]+\mathrm{MRR} \rightarrow\) MRR \\
\hline & Zero signed word & OVERFLOW \(\rightarrow\) MVP or MVN, IF B \(>\) K THEN A \(\rightarrow\) B \\
\hline MAC & Multiple-accumulate signed word & \([B+]^{*}[X+]+\) MRR \(\rightarrow\) MRR, OVERFLOW \(\rightarrow\) MVP or MVN, IF B \(>K\) then \(A \rightarrow B\) \\
\hline MULS & Multiply, signed & MA*Meml \(\rightarrow\) MRR \\
\hline ASHR & Arithmetic right & MRR/2^1MM \(\rightarrow\) MRR, or MRR/2^A \(\rightarrow\) MRR \\
\hline \multicolumn{3}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline INC & Increment & Mem \(+1 \rightarrow\) Mem \\
\hline DECSZ & Decrement, skip if 0 & Mem-1 \(\rightarrow\) Mem, Skip next if Mem \(=0\) \\
\hline \multicolumn{3}{|l|}{BIT INSTRUCTIONS} \\
\hline SBIT & Set bit & \(1 \rightarrow\) Mem.bit \\
\hline RBIT & Reset bit & \(0 \rightarrow\) Mem.bit \\
\hline IFBIT & If bit & If Mem.bit is \(=1\), do next instruction \\
\hline IFNBIT & If not bit & If Mem.bit is \(=0\), do next instruction \\
\hline
\end{tabular}

\footnotetext{
Notes: \(W\) is 16 -bit word of memory
}

MA is Accumulator A or direct memory (8- or 16-bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 - or 16-bit immediate data
imm is 8 -bit or \(16-\) bit immediate data
imm8 is 8-bit immediate data only

HPC Instruction Set Description (Continued)
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{MEMORY TRANSFER INSTRUCTIONS} \\
\hline \multirow[t]{2}{*}{LD} & Load & Meml \(\rightarrow\) MA \\
\hline & Load, incr/decr X & \(\operatorname{Mem}(X) \rightarrow A, X \pm 1\) (or 2) \(\rightarrow X\) \\
\hline \multirow[t]{2}{*}{LD B, mode} & & \\
\hline & Load B & Meml \(\rightarrow\) B \\
\hline \multicolumn{3}{|l|}{LDX,} \\
\hline mode & Load X & \(\mathrm{Meml} \rightarrow \mathrm{X}\) \\
\hline \multicolumn{3}{|l|}{LDK,} \\
\hline mode & Load K & \(\mathrm{Meml} \rightarrow \mathrm{K}\) \\
\hline ST & Store to Memory & \(A \rightarrow\) Mem \\
\hline \multirow[t]{2}{*}{X} & Exchange & \(A \rightarrow\) Mem \\
\hline & Exchange, incr/decr X & \(A \rightarrow \operatorname{Mem}(X), \mathrm{X} \pm 1\) (or 2) \(\rightarrow \mathrm{X}\) \\
\hline PUSH & Push Memory to Stack & \(\mathrm{W} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow\) SP \\
\hline FETCH & Dummy read & Gen. addressed byte is read and discarded \\
\hline POP & Pop Stack to Memory & SP-2 \(\rightarrow\) SP, W(SP) \(\rightarrow\) W \\
\hline LDS & Load A, incr/decr B, & \[
\operatorname{Mem}(B) \rightarrow A, B \pm 1 \text { (or } 2) \rightarrow B
\] \\
\hline XS & Exchange, incr/decr B, & MEM \((B) \leftarrow \longrightarrow A, B \pm 1\) (or 2 ) \(\rightarrow B\), \\
\hline & Skip on condition & Skip next if B greater/less than K \\
\hline \multicolumn{3}{|l|}{REGISTER LOAD IMMEDIATE INSTRUCTIONS} \\
\hline LD B & Load B & Meml \(\rightarrow\) B \\
\hline LDK & Load B & Meml \(\rightarrow\) K \\
\hline LD X & Load X & Meml \(\rightarrow\) X \\
\hline LD BK & Load B and K immediate & \(\mathrm{imm} \rightarrow \mathrm{B}, \mathrm{imm} \rightarrow \mathrm{K}\) \\
\hline \multicolumn{3}{|l|}{ACCUMULATOR AND C INSTRUCTIONS} \\
\hline CLR A & Clear A & \(0 \rightarrow \mathrm{~A}\) \\
\hline INC A & Increment A & \(A+1 \rightarrow A\) \\
\hline DEC A & Decrement A & \(A+1 \rightarrow A\) \\
\hline COMP A & Complement A & 1 's complement \(A \rightarrow A\) \\
\hline SWAP A & Swap nibbles of A & A15:12 \(\leftarrow \mathrm{A} 11: 8 \leftarrow \mathrm{~A} 7: 4 \leftarrow \rightarrow \mathrm{~A} 3: 0\) \\
\hline RRC A & Rotate A right thru C & \(\mathrm{C} \rightarrow \mathrm{A15} \rightarrow . . \rightarrow \mathrm{AO} \rightarrow \mathrm{C}\) \\
\hline RLC A & Rotate A left thru C & \(\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow . . \leftarrow \mathrm{A} 0 \leftarrow \mathrm{C}\) \\
\hline SHR A & Shift A right & \(0 \rightarrow \mathrm{A15} \rightarrow . . \rightarrow \mathrm{AO} \rightarrow \mathrm{C}\) \\
\hline SHL A & Shift A left & \(\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \quad \leftarrow \mathrm{~A} 0 \leftarrow 0\) \\
\hline SC & Set C & \(1 \rightarrow C\) \\
\hline RC & Reset C & \(0 \rightarrow C\) \\
\hline IFC & IF C & Do next if \(\mathrm{C}=1\) \\
\hline IFNC & IF not C & Do next if \(\mathrm{C}=0\) \\
\hline \multicolumn{3}{|l|}{TRANSFER OF CONTROL INSTRUCTIONS} \\
\hline JSRP & Jump Subroutine from table & \(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow\) SP,W(table\# ) \(\rightarrow\) PC \\
\hline JSR & Jump Subroutine relative & \(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}\) (\# is +1025 to -1023) \\
\hline JSRL & Jump Subroutine long & \(\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}\) \\
\hline JP & Jump relative short & \(\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#\) is +32 to -31\()\) \\
\hline JMP & Jump relative & \(\mathrm{PC}+\) \# \(\rightarrow \mathrm{PC}(\#\) is +257 to -255) \\
\hline JMPL & Jump relative long & \(\mathrm{PC}+\# \rightarrow \mathrm{PC}\) \\
\hline JID & Jump indirect at PC + A & \(P C+A+1 \rightarrow P C\) \\
\hline JIDW & & then Mem(PC) \(+\mathrm{PC} \rightarrow \mathrm{PC}\) \\
\hline NOP & No Operation & \(\mathrm{PC}+1 \rightarrow \mathrm{PC}\) \\
\hline RET & Return & SP-2 \(\rightarrow\) SP,W(SP) \(\rightarrow\) PC \\
\hline RETSK & Return then skip next & SP-2 \(\rightarrow\) SP,W(SP) \(\rightarrow\) PC, \& skip \\
\hline RETI & Return from interrupt & \(S P-2 \rightarrow S P, W(S P) \rightarrow P C\), interrupt re-enabled \\
\hline
\end{tabular}

Notes: W is 16-bit word of memory

\footnotetext{
MA is Accumulator A or direct memory ( 8 - or 16-bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 - or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data imm8 is 8 -bit immediate data only
}

\section*{Section 5 HPC Applications}
Section 5 Contents
AN-474 HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol ..... 5-3
AN-484 Interfacing Analog Audio Bandwidth Signals to the HPC ..... 5-11
AN-485 Digital Filtering Using the HPC ..... 5-21
AN-486 A Floating Point Package for the HPC ..... 5-36
AN-487 A Radix 2 FFT Program for the HPC ..... 5-89
AN-497 Expanding the HPC Address Space ..... 5-114
AN-510 Assembly Language Programming for the HPC ..... 5-125
AN-550 A Software Driver for the HPC Universal Peripheral Interface Port ..... 5-130
AN-551 The HPC as a Front-End Processor ..... 5-185
AN-552 Interfacing a Serial EEPROM to the National HPC16083 ..... 5-249
AN-561 I2C-Bus-Interface with HPC ..... 5-266
AN-577 Extended Memory Support for HPC ..... 5-286
AN-585 High Performance Controller in Information Control Applications ..... 5-330
AN-586 Pulse Width Modulation Using HPC ..... 5-338
AN-587 C in Embedded Systems and the Microcontroller World ..... 5-346
AN-593 HPC16400 A Communication Microcontroller with HDLC Support ..... 5-352
AN-603 Signed Integer Arithmetic on the HPC ..... 5-362
AN-643 EMI/RFI Board Design ..... 5-374
AN-736 Interfacing the HPC46064 to the DP83200 FDDI Chip Set ..... 5-391
AN-786 LCD Direct Drive Using HPC ..... 5-397
AN-798 Improved UART Clocking Techniques on New Generation HPCs ..... 5-413

\section*{HPC MICROWIRE/PLUSTM Master-Slave Handshaking Protocol}

\section*{INTRODUCTION}

This applications note describes how to use National Semiconductor's MICROWIRE/PLUS to communicate between two members of the HPC family of microcontrollers, and will discuss the implications of adding other MICROWIRETM peripherals. MICROWIRE/PLUS ( \(\mu\) WIRE) may be effectively used to communicate between chips, such as in Small Area Networks (SANs). Possible applications range from setting up a communications network within an automobile to home security systems. Among the standard MICROWIRE peripherals available are display drivers (LCD, VF, LED), memories (RAM, EEPROM), A/D converters, and frequency generators/timers. Each MICROWIRE peripheral requires its own handshaking protocol, however the HPC's MICROWIRE is flexible enough to work with any peripheral and allows you to define your own handshaking protocol when having two HPC family members communicate.

\section*{MICROWIRE}

MICROWIRE/PLUS is an extension of National Semiconductor's MICROWIRE communications interface. It allows

National Semiconductor
Application Note 474 Richard Lazovick
high speed two way serial communications between a master processor and one or more slave processors or peripherals. MICROWIRE/PLUS uses only three wires plus chip selects, therefore it saves on intricate bus routing and does not waste 8 -bit ports. Figure 1 shows the block diagram of a sample application using two HPC family members and an 8 -bit A/D peripheral to monitor and control certain environmental conditions within a system.
MICROWIRE/PLUS has an 8-bit parallel-loaded, serial shift register (SIO) using SI as the serial input and SO as the serial output. The contents of the SIO register may be accessed through any of the memory access instructions. SK is the clock for the SIO register (see Figure 2). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. Data to be transmitted from the SIO register is shifted out on the falling edge of the SK clock. Serial data on the SI pin is latched in on the rising edge of the SK clock (see Figure \(3 \mu\) WIRE Timing).


TL/DD/9140-1
FIGURE 1. HPC \(\mu\) WIRE Block Diagram (Environmental Control System)


TL/DD/9140-2
Note: The most significant bit is shifted out first. The SO pin reflects the contents of the MSB in the SIO register. FIGURE 2. MICROWIRE/PLUS Block Dlagram


TL/DD/9140-3
Note: The first bit of every eight bits in the SIO register being shifted out will have a longer duration then the other bits. This results from the hardware implementation used for MICROWIRE.
* This bit becomes valid immediately when the transmitting device loads its SIO register.
\(\dagger\) Arrows indicate points at which SI is sampled.
FIGURE 3. \(\mu\) WIRE Timing

A \(\mu\) WDONE flag in the IRPD (Interrupt Pending) register indicates when the data shift is completed.
The HPC can enter the MICROWIRE/PLUS mode as a master or a slave. The \(\mu\) WMODE control bit in the IRCD (Interrupt Condition) register determines whether the HPC is a master or slave. The shift clock is generated internally when the HPC is configured as a master. An externally generated shift clock on the SK pin is used when the HPC is configured as a slave. When the HPC is a master, the DIVBY register allows the SK clock frequency to be programmed in 14 selectable steps from 122 Hz to 1 MHz when CKI is 16 MHz (see Table I ).

\section*{HOW TO USE MICROWIRE/PLUS}

To use MICROWIRE, start by setting up the B port appropriately for the MICROWIRE functions. The SO and SK functions are multiplexed onto Port B pins B5 and B6 respectively. For the master, set bits 5 and 6 in the DIRB register (direction register for Port B) to set SO and SK as outputs. For the slave, set bit 5 and reset bit 6 in the DIRB register to set SO as an output and SK as an input. The BFUN register (Port B function register) is used to set SO and SK as alternate functions in the master and only SO as an alternate function in the slave. The MICROWIRE/PLUS mode can be enabled or disabled any time under program control. This is done through the BFUN register. Placing a " 1 " in the corresponding bit location causes the alternate function to be activated, a " 0 " causes the alternate function to be disabled. It is good practice to initialize the output pins by setting PORTB (Port B data register) to a known state.
The SI function is multiplexed onto Port I pin 15. This pin is always an input and the SI function is automatically selected when in the MICROWIRE mode. Setting the \(\mu\) WMODE control bit, bit 1 , in the IRCD register will enable the part to be a
master, resetting the bit will make it a slave. For the master, the DIVBY register has to be initialized to set the appropriate SK frequency (see Table I.). For example if the crystal frequency is 16 MHz and an SK frequency of 1 MHz is desired, load the least significant nibble of the DIVBY register with \(2(16 \mathrm{MHz} / 16=1 \mathrm{MHz}\) ).
For a summary of the register and pin configurations for the master and slave modes see Table II.

TABLE I. HPC \(\mu\) WIRE DIVBY Register
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{\(\mu\) WIRE SK Divisor } \\
\hline MSB & & & LSB & CLOCK \\
\hline 0 & 0 & 0 & 0 & not allowed \\
0 & 0 & 0 & 1 & not recommended \\
0 & 0 & 1 & 0 & \(\mathrm{CKI} / 16\) \\
0 & 0 & 1 & 1 & \(\mathrm{CKI} / 32\) \\
0 & 1 & 0 & 0 & \(\mathrm{CKI} / 64\) \\
0 & 1 & 0 & 1 & \(\mathrm{CKI} / 128\) \\
0 & 1 & 1 & 0 & \(\mathrm{CKI} / 256\) \\
0 & 1 & 1 & 1 & \(\mathrm{CKI} / 512\) \\
1 & 0 & 0 & 0 & \(\mathrm{CKI} / 1024\) \\
1 & 0 & 0 & 1 & \(\mathrm{CKI} / 2048\) \\
1 & 0 & 1 & 0 & \(\mathrm{CKI} / 4096\) \\
1 & 0 & 1 & 1 & \(\mathrm{CKI} / 8192\) \\
1 & 1 & 0 & 0 & \(\mathrm{CKI} / 16384\) \\
1 & 1 & 0 & 1 & \(\mathrm{CKI} / 32768\) \\
1 & 1 & 1 & 0 & \(\mathrm{CKI} / 65536\) \\
1 & 1 & 1 & 1 & \(\mathrm{CKI} / 131072\) \\
\hline
\end{tabular}
*This option uses timer T3 output, but does not generate a square wave. (See HPG users manual for more details.)

TABLE II. \(\mu\) WIRE Register and Pin Conditions for Master and Slave Operation
\begin{tabular}{c||c|c|c|c|c||c|c|c}
\hline Operation & \begin{tabular}{c}
\(\mu\) WMODE \\
bit
\end{tabular} & \begin{tabular}{c} 
BFUN \\
B5
\end{tabular} & \begin{tabular}{c} 
BFUN \\
B6
\end{tabular} & \begin{tabular}{c} 
DIRB \\
B5
\end{tabular} & \begin{tabular}{c} 
DIRB \\
B6
\end{tabular} & \begin{tabular}{c} 
PIN \\
B5
\end{tabular} & \begin{tabular}{c} 
PIN \\
B6
\end{tabular} & \begin{tabular}{c} 
PIN \\
I5
\end{tabular} \\
\hline \begin{tabular}{c} 
MICROWIRE \\
Master
\end{tabular} & 1 & 1 & 1 & 1 & 1 & SO & \begin{tabular}{c} 
INT. \\
SK
\end{tabular} & SI \\
\hline \begin{tabular}{c} 
MICROWIRE \\
Master
\end{tabular} & 1 & 1 & 1 & 0 & 1 & \begin{tabular}{c} 
TRI- \\
STATE
\end{tabular} & \begin{tabular}{c} 
INT. \\
SK
\end{tabular} & SI \\
\hline \begin{tabular}{c} 
MICROWIRE \\
Slave
\end{tabular} & 0 & 1 & 0 & 1 & 0 & SO & \begin{tabular}{c} 
EXT. \\
SK
\end{tabular} & SI \\
\hline \begin{tabular}{c} 
MICROWIRE \\
Slave
\end{tabular} & 0 & 1 & 0 & 0 & 0 & \begin{tabular}{c} 
TRI- \\
STATE
\end{tabular} & \begin{tabular}{c} 
EXT. \\
SK
\end{tabular} & SI \\
\hline
\end{tabular}

\section*{DEFINING THE MASTER/SLAVE HANDSHAKING PROTOCOL}

There are a few things to keep in mind when defining a handshaking protocol for the HPC:
1) Only the master can generate SK clocks.
2) As 8 bits are shifted into the SIO register, the 8 bits already in there are shifted out.
3) After 8 bits are shifted into (or out of) the SIO register the MICROWIRE done ( \(\mu\) WIRE DONE) flag gets set.
4) ANY access to the SIO register in the master that performs a write operation causes the contents of SIO to be shifted out.
5) No data will be shifted into or out of the slave's SIO register if its \(\mu\) WIRE DONE flag is set.
6) Any write to the SIO register in the master or slave resets its \(\mu\) WIRE DONE flag.
Keeping the above six points in mind, let's look at one possible handshaking protocol between a master HPC and a slave HPC. Number two above tells us we can send and receive data at the same time, however since only the master initiates data transfer we want to be sure the slave is ready before we get started with the exchange. Since the master initiates the transfer process there is no need for the master's MICROWIRE routine to be interrupt driven (though it can be if it is desired to have the slave initiate data transfers also). On the other hand, since the slave will be off doing other tasks it is most effective to have its MICROWIRE routine be interrupt driven.

\section*{A FEW THINGS TO NOTE ABOUT THE PROGRAMS}

The following programs refer to the system configuration shown in Figure 1. This example code does a simple data transfer. The master reads in data on Port \(D\), sends it via MICROWIRE to the slave, and reads it back. They both start by initializing the chip mode and number of wait states
(PSW), disabling interrupts, setting the DIVBY register as necessary, initializing Port B, and enabling the appropriate MICROWIRE mode (IRCD). Then the slave continues with its main code (a wait loop) until interrupted. When the master decides it's ready to send MICROWIRE data, it signals the slave by setting the slave interrupt pin on Port B, then it waits for the slave to respond.
Meanwhile, the slave goes into action. It clears the \(\mu\) WDONE flag and loads the SIO register (X A, SIO), then notifies the master that it is ready to continue. Once the master realizes the slave is ready to continue, it removes the interrupt signal to the slave (RESET PORTB.SLAVI), reads in the data to be sent (LD A, PORTD), and starts transmitting it (XA,SIO). At the same time the master reads in the data received at the last data exchange with the slave. Then the master loops until it is done transferring data and loops again until the slave is finished with its interrupt routine. In a real program the master would be off executing code and not having to wait in these loops. Once the transmission is complete the slave reads in the new data (LD A, SIO), lets the master know it is done with its interrupt routine (RESET PORTB.MASTR), and re-enables interrupts as it returns to the main routine (RETI).
In the master's code there is only one access to the SIO register and that access is an exchange. Remember point \#4, we can take advantage of the exchange instruction (X \(\mathrm{A}, \mathrm{SIO}\) ), which is a read-modify-write instruction. Therefore, with one instruction, we can read the data from the previous transfer into the accumulator, and write the data to be transferred into the SIO register. If this method is not practical, then separate read and write instructions must be used.
When accessing the SIO register be sure the \(\mu\) WIRE DONE flag is set so you know the data is not changing. At other times we have to be sure the flag is reset or no data will ever be transferred (shifted in or out). Notice that the "X A, SIO" was used to reset the \(\mu\) WIRE DONE flag as well as load the register with the data to be sent.

MASTER'S Flow Chart


SLAVE'S Flow Chart

TL/DD/9140-5
MASTER's SAMPLE CODE
;
;VARIABLE DECLARE
;
\(\mathrm{PSW}=\mathrm{M}(00 \mathrm{CO})\)
BFUN \(=W(0 F 4)\);Port B ALTERNATE FUNCTION REGISTER
DIRB \(=W(O F 2)\);Port B DIRECTION REGISTER
PORTB \(=W(O E 2) \quad\);Port B DATA REGISTER
PORTD \(=M(0104) \quad\);Port \(D\) (INPUT PORT)
ENIR \(=M(O D O)\);INTERRUPT ENABLE REGISTER
IRPD \(=M(O D 2)\);INTERRUPT PENDING REGISTER
IRCD \(=M(O D 4)\);INTERRUPT CONDITION REGISTER
SIO = M(OD6) ;SERIAL I/O REGISTER
PORTI = M(OD8) ;INTERRUPT (AND uWIRE SERIAL IN) INPUT PORT
DIVBY \(=W(018 E)\);TIMER DIVIDE BY REGISTER
SLAVI \(=4\);SLAVE INTERRUPT BIT (IN Port B)
uWDONE \(=0 \quad\);uWIRE DONE BIT (IN IRPD)
uWMODE \(=1\);uWIRE MASTER/SLAVE BIT (IN IRCD)
\(\mathrm{SK}=6 \quad\);UWIRE SERIAL CLOCK (IN Port B)
SLAVR \(=2\);SLAVE RESPONSE BIT (IN Port B)
```

MASTER's SAMPLE CODE (Continued)
.=OF800 ;START PROGRAM
BEGIN :
LD PSW,008
;SINGLE CHIP MODE, l WAIT STATE
LD ENIR,00
LD DIVBY,02222
LD DIRB,OFFFF
LD BFUN,00060
LD PORTB,00000
SET IRCD.uWMODE
DOITAG:
SET PORTB.SLAVI
WAIT:
IF PORTI.SLAVR
JP SLAVRS
JP WAIT
SLAVRS:
RESET PORTB.SLAVI
LD A,PORTD
X A,SIO
DONE:
IF IRPD.UWDONE
JP CONT
JP DONE
CONT:
IF PORTI.SLAVR
JP CONT
JP DOITAG
.END BEGIN

```

\section*{SLAVE's SAMPLE CODE}
;
;VARIABLE DECLARE
;
\(\mathrm{PSW}=\mathrm{M}(00 \mathrm{CO})\)
BFUN \(=W(0 F 4) \quad\);Port B ALTERNATE FUNCTION REGISTER
DIRB \(=W(0 \mathrm{~F} 2)\);Port B DIRECTION REGISTER
PORTB \(=W(\) OE2 \() \quad\);Port B DATA REGISTER


\section*{ADDING PERIPHERALS OR ANOTHER SLAVE}

Adding another slave HPC or a peripheral to the above Microwire configuration can add more power to your design with minimal extra cost and design time. In Figure 1, an extra peripheral is shown in dotted outline form. The hardware and software modifications are straightforward, however there are a few considerations to keep in mind:
- Tri-state the SO pin on the slave HPC by resetting B5 in the DIRB register when the slave is not 'chip-selected' by the master.
- When adding more HPC slaves, the master's and slave's routines remain the same. Only different B port pins for chip select and I or B port pins for slave acknowledge need to be used.
- For peripherals the principals of operation are still the same and so are the initialization procedures, however some of the code will have to be modified to accommodate the specific handshaking required by the peripheral. (Note: some of the peripherals require 16 or more consecutive bits without interruption of the SK clock. To provide continuous SK clocks, set up the accumulator with next byte of data to send, loop until \(\mu\) WDONE is set, then exchange the contents of the accumulator and the SIO register (X A, SIO). The above steps will provide nearly continuous SK clocks-the slower the SK clock is set for, the more continuous they will appear.)

\section*{APPLICATIONS}

Now that you are more familiar with MICROWIRE/PLUS, where can you get experience using it?
- It can be used in a security system where the on-site master lets the periphery slaves know which security codes they can now let in, while at the same time the slaves monitor fire alarms and smoke detectors.
- It can be used in automotive brakes to allow all the wheels to communicate with each other. The wheels can trade information on road conditions and a master can monitor all four wheels to coordinate them and check for malfunctions.
- It can be used in a robot arm to allow each joint to make the decision as to how it will help the entire arm reach its final position. This application is one example of how MICROWIRE/PLUS can be used for system task partitioning.
- It can be used in a MUX-WIRING system.

When using MICROWIRE to communicate between two chips on the same board, a high data rate can be used. When communicating over longer distances, slower speeds should be used.

\section*{SUMMARY}

MICROWIRE/PLUS can be a very powerful tool that can easily add power to a microcontroller based system. It is easy to use and does not require much hardware to implement. To add a new feature to your current design, choose a peripheral and add a small amount of code. To start using MICROWIRE, define the handshake protocol best suited for your application keeping in mind the six points given above in the 'Defining the Master/Slave Handshaking Protocol' section. Then initialize the appropriate registers: BFUN, DIRB, PORTB, DIVBY, and IRCD. The MICROWIRE circuitry will then run independent of the CPU except to exchange data between the SIO register and the CPU, and to initiate the data exchange between the master and slaves. With a CPU clock of 16 MHz , MICROWIRE/PLUS may achieve a maximum data rate of 1 MHz . MICROWIRE can be used to add display controllers, A/D's, memories, timers, and even other microcontrollers to an HPC microcontroller based design. Remember MICROWIRE/PLUS is not a trivial piece of very fine wire, it is a high speed two way serial communications interface!

\section*{Interfacing Analog Audio Bandwidth Signals to the HPC}

\section*{INTRODUCTION}

This report describes a method of interfacing analog audio bandwidth signals to the National Semiconductor HPC microcontroller. The analog signal is converted to a digital value using the National Semiconductor TP3054 codec/filter combo. The digital value is then transferred to the HPC using the MICROWIRE/PLUSTM synchronous serial interface. The digital output sample computed by the HPC is also transferred to the TP3054 using the MICROWIRE/PLUS interface. The TP3054 then converts this digital value to an analog signal.

\section*{ADVANTAGES OF USING A CODEC}

There are a number of advantages in using a codec for A/D and D/A conversion of analog signals.
1. The codec/filter combos such as the TP3054 integrate a number of functions on a single chip. Thus the TP3054 includes the analog anti-aliasing filters, the Sample-andHold circuitry and the A/D and D/A converters for analog signal interfacing.
2. The \(\mu\)-law coding effectively codes a 14-bit conversion accuracy in 8 bits. This allows the interface to the HPC to be greatly simplified.

National Semiconductor
Application Note 484
Ashok Krishnamurthy


\section*{DISADVANTAGES IN USING A CODEC}

While the use of a codec is appropriate for audio (in particular speech) processing applications, it has a number of disadvantages in other cases.
1. The sampling rate is fixed at 8 kHz . If lower or higher sampling rates are desired, the codec cannot be used. Note that the real-time signal processing that the HPC can perform at a 8 kHz sampling rate is limited.
2. The resolution is fixed, and is about 14 bits/sample.
3. Digital filtering algorithms require that the samples used in the processing be linear coded PCM. Thus the 8 -bit \(\mu\)-law PCM values output by the codec need to be converted to linear coded PCM. Correspondingly, the output of the digital filter, which is in linear coded PCM needs to be converted to 8 -bit \(\mu\)-law PCM before outputting to the codec. This requires additional processing per sample.

\section*{DESCRIPTION OF THE INTERFACE}

The circuit schematic of the interface is shown in Figure 1. Note that the schematic does not show complete details of the HPC. Only the HPC pins that are relevant to this interface are shown. A wire-wrapped version of tho circuit has been constructed on a NSC HPC 16040 Chip Carrior Board.


FIGURE 1. CIrcuit Schematic
TL/DD/9246-1

Note that this report does not go into the details about the use of the TP3054 codec chip or programming the HPC. It also does not discuss the \(\mu\)-law to linear and linear to \(\mu\)-law code conversion in detail. For more information on these issues, please consult the references listed at the end.
1. Codec Signalling Considerations. The TP3054 can operate in either synchronous or asynchronous modes. Further, in each of these modes, it uses short or long frame sync operation. The circuit shown in Figure 1 runs the codec in synchronous mode with long-frame-sync operation.
The codec requires 4 clock sources for proper operation in the synchronous mode. These are MCLK-x, BCLK-x, FS-x and FS-r. MCLK-x is a master clock and is used to clock the switched-capacitor filters. BCLK-x is the bit shift clock, and FS-x and FS-r are the frame sync clocks. These clocks need to be synchronous.
These clocks are obtained in the circuit as follows. MCLK-x is obtained by dividing the HPC CK2 clock output by 4. If the HPC is using a 16 MHz crystal, this results in MCKL-x being 2 MHz .
BCLK-x is obtained by dividing CK2 by 64. This gives an effective value for BCLK-x of 125 kHz . Note that MCLK-x is inverted before being fed to the codec. This is done to synchronize MCLK-x and BCLK-x on their leading edges.

FS-x and FS-r are the same clocks in the circuit. They are obtained by dividing BCLK-x by 16 using the timer T2 on the HPC. BCLK-x is used as the external clock input on pin T2IO of the HPC and FS-x (FS-r) is obtained from the timer synchronous output TSO. Note that the delay inherent in the HPC between the underflow of a timer and the toggling of the corresponding output allows FS-x and BCLK-x to be leading edge synchronized (more accurately, the delay is within the codec's acceptable limits.) Note that in order to accomplish these functions, the HPC pins need to be properly configured. This is not described here. Please refer to the appropriate HPC documentation and consult the sample program included with this report.
2. MICROWIRE/PLUS Interface Considerations. MICROWIRE/PLUS is a National Semiconductor defined 8 -bit serial synchronous communication interface. It is designed to allow easy interfacing of NSC microcontrollers and peripheral chips. The HPC microcontroller has a MICROWIRE/PLUS interface; however the TP3054 codec does not. Thus some external "glue logic" is necessary to allow the HPC and the TP3054 to be interfaced.
The HPC MICROWIRE/PLUS interface is operated in Slave mode for this application. This means that the shift clock needed to latch-in/shift-out data from the Micro-wire SIO register is provided externally on the SK pin. Micro-wire latches in data on the leading edge of the SK clock and shifts out data on the trailing edge of SK. Also SK needs to be a burst clock for proper operation.




TL/DD/9246-2
FIGURE 2. Timing Waveforms

The codec shifts out data on the \(D-x\) pin on the first 8 leading edges of BCLK-x after a FS-x leading edge. Also, it latches in data on the D-r pin on the first 8 trailing edges of BCLK-x after a FS-r leading edge. Note that FS-x and FS-r are the same in this application. Refer to the timing diagram in Figure 2.
Thus, it is seen that there is a timing difference in the way the codec and the Micro-wire interfaces work. However, as seen in Figure 2, if the shift clock, SK, to the Microwire interface is delayed with respect to BCLK-x, the two interfaces should work compatibly. This delay is accomplished by clocking BCLK-x through a shift register using MCLK-x as the clock source. This can be seen in the circuit schematic in Figure 1. (The author thanks Mr. Richard Lazovick for this suggestion.)

\section*{\(\mu\)-LAW TO LINEAR/LINEAR TO \(\mu\)-LAW CONVERSION}

It was explained earlier that the codec outputs digital values that are companded using the MU-255 PCM standard. However, for linear digital filtering applications, the input needs to be in linear PCM format. Similarly, it is necessary to provide the conversion from linear PCM to MU-255 PCM before output to the codec. The HPC accomplishes this in software.
1. \(\mu\)-law to linear conversion. The codec output is actually the complement of the \(\mu\)-law value. Thus, this first needs to be complemented to obtain the true \(\mu\)-law value. The simplest way to obtain the corresponding linear value is through table look-up. The output of the table is the 16 -bit 2's complement linear value. The sample program included with this report utilizes this technique. A macro that constructs this table is also provided.
2. Linear to \(\mu\)-law conversion. An algorithm to convert a 13-bit positive linear number to 7 -bit \(\mu\)-law is described in Figure 3. The algorithm is based on the description in the book by Bellamy listed in the reference. The most significant 8th bit for the \(\mu\)-law code is obtained from the sign of the input linear code.
1. Get 13 -bit positive input value.
2. Add to it the bias value of 31 -decimal.
3. The compressed \(\mu\)-law word is then obtained as follows:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{12}{|c|}{Blased Linear Value} \\
\hline 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & Q3 & Q2 & Q1 & Q0 & a \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 1 & Q3 & Q2 & Q1 & Q0 & a & b \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & Q3 & Q2 & Q1 & Q0 & a & \(b\) & c \\
\hline 0 & 0 & 0 & 0 & 1 & Q3 & Q2 & Q1 & Q0 & a & b & c & d \\
\hline 0 & 0 & 0 & 1 & Q3 & Q2 & Q1 & Q0 & a & b & c & d & e \\
\hline 0 & 0 & 1 & Q3 & Q2 & Q1 & Q0 & a & b & c & d & e & f \\
\hline 0 & 1 & Q3 & Q2 & Q1 & Q0 & a & b & c & d & e & f & g \\
\hline 1 & Q3 & Q2 & Q1 & Q0 & a & b & c & d & e & f & g & \\
\hline \multicolumn{13}{|c|}{\(\mu\)-Law Value Bits} \\
\hline & 6 & 5 & & 4 & 3 & & 2 & & 1 & & 0 & \\
\hline & 0 & 0 & & 0 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 0 & 0 & & 1 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 0 & 1 & & 0 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 0 & 1 & & 1 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 1 & 0 & & 0 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 1 & 0 & & 1 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 1 & 1 & & 0 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline & 1 & 1 & & 1 & Q3 & & Q2 & & Q1 & & Q0 & \\
\hline
\end{tabular}

FIGURE 3. 13-Bit Linear to 8-Bit \(\mu\)-Law Conversion

\section*{POSSIBLE APPLICATIONS}

The codec/HPC interface described above can be used in a number of speech processing applications. One application, ADPCM coding of speech, is presently under development. Other applications include: a voiced/unvoiced/silence classifier, a voice pitch tracker, speech detection circuitry etc. Note that the main limitation here (at least for real-time applications) is the amount of effective computation that can be done by the HPC between samples.

\section*{REFERENCES}
1. National Semiconductor Corporation, Telecommunications Databook, Santa Clara, California, 1984.
2. National Semiconductor Corporation, HPC Programmers Reference Manual, Santa Clara, California, 1986.
3. National Semiconductor Corporation, HPC Hardware Reference Manual, Santa Clara, California, 1986.
4. J. C. Bellamy, Digital Telephony, John Wiley \& Sons, New York, 1982.

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone.
With a communication package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 2
HPC CROSS ASSEMBLER, REV:C,30 JUL 86
TSTCDC
52 年 .SET I
5 4
5 5
5 6
5 7
5
5 9
6 0
6 1
62
6 3
64
65
66
67 ;
6 8
F000
.LOCAL
MUTBL, OFOOO
.= 0F200
72 CODEC:
73 F200 B701FOC4 LD SP, OlFO ; INITIALIZE STACK POINTER.
74 ;
75 F204 3059 FLOOP:
77 F206 3005
JSR INPUT ; GET INPUT SAMPLE, OUTPUT
; PREVIOUS SAMPLE.
SHL A
SHL A
JSR OUTPUT ; CONVERT OUTPUT VALUE TO
; MU-255 LAW AND SAVE.
JP FLOOP ; 60 DO NEXT SAMPLE.
84 ;
85 ;
86 INPUT:
87 F2OD B601C088 LD A, YOFK ; GET DATA TO BE OUTPUT.
87 F2OD B601C088 LD A, YOFK ; GET DATA TO BE OUTPUT.
88 NOTDN:
89 F211 96D210 IF IRPD,0 ; IS MICROWIRE DONE?
90 F214 41
91 F215 64
MWDONE :
93 F216 BED6
X A, SIO ; GET NEW SAMPLE, OUTPUT
94
95 F218 01
96 F219 99FF
97 F21B E7
98 F2IC BAF000
9 9
100 F21F AECE
101 F221 D0
102 F222 AECA
.SET INCRM, 02
.SET MVAL,SVAL-021
.DO OlO
.SET RVAL,-1*MVAL
.WORD RVAL
.SET MVAL,MVAL+INCRM
.ENDDO
.SET SVAL,SVAL*02
.SET INCRM,INCRM*02
.ENDDO
.ENDM
;
;
70 ;
7 1 ~ F 2 0 0
7 2
CODEC:
78
79 F208 E7
80 F209 E7
81 F20A 301F
82
83 F2OC 66
JP MWDONE ; YES, SO GET DATA.
JP NOTDN ; NO, SO TRY AGAIN.
92
COMP A ; COMPUTED DATA.
AND A, OFF
SHL A
OR A,OF000 ; FORM MU-LAW TO LINEAR
; TABLE ADDRESS.
X A, X
ID A,M(X+) ; GET LINEAR VALUE

```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 3
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
TSTCDC

103 F224 04
104 F225 BCC8CB
105 F228 ABCA
106 F22A 3C
107 ;
108 ;

109 OUTPUT:
110 F22B 96D41F
111 F22E E7
112 F22F 06
113 F230 45
114 F231 96D40F
115 F234 01
116 F235 04
117
118 OPOS:
119 F236 B80108
120 F239 9107
121
122 F238 E7
123 F23C 07
124 F23D 44
125 F23E AACA
126 F240 65
127 F241 E7
128 ODONE:
129 F242 AECA
130 F244 E7
131 F245 E7
132 F246 E7
133 F247 E7
134 F248 AECC
135 F24A 00
136 F24B 88CB
137 F24D 3B
138 F24E 990F
139 F250 96CCFA
140 F253 96D417
141 F256 96C80F
142 F259 01
143 F25A B601C08B
144 F25E 3C
145 ;
146 INITCD:
147 F25F B7FFB7F2
148
149
150 F263 B70000E2
151 F267 96F40B
152 F26A 96F40D
153 F26D 96F508

LD A, \(M(X) \quad\); A BYTE AT A TIME.
LD \(H(K), L(A)\)
LD A, K
RET

RESET IRCD. 7
SHL A ; SIGN BIT TO C.
IFN C ; IS IT POSITIVE?
JP OPOS
SET IRCD. 7
COMP A
INC A ; NEGATIVE, SO TAKE 2'S ; COMPLEMENT.

ADD A, 0108 ; ADD BIAS.
LD K, 07 ; SET UP COUNTER.
; LOOP AND LOCATE MS 1 BIT.
SHL A
IF C
JP ODONE ; FOUND MS 1 BIT.
DECSZ K
JP ALIGN
SHL A ; HAS TO BE 1 IN C NOW.

XA, K
SHL A
SHL A
SHL A
SHL A ; COUNTER VALUE IN BITS 4-6.
X A, B
CLR A
LD A, H(K)
SWAP A
AND A , OF
OR A, B
IF IRCD. 7
SET A. 7
COMP A
ST A, YOFK
RET

LD DIRB, OFFB7 ; SET B3 (T2IO) AND B6 (SK)
; ON PORT B AS INPUTS. SET ALL
; OTHER PINS ON B AS OUTPUT.
LD PORTB, \(0 \quad\); OUTPUT 0 ON ALL PORT B PINS.
SET BFUNL. 3 ; ALT. FUN. ON B3-T2IO.
SET BFUNL. 5 ; ALT. FUN. ON B5-SO.
SET BFUNH. 0 ; ALT. FUN. ON B8-TSO.
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 4
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
TSTCDC

| 154 F270 9700D0 | LD ENIR, 0 | ; DISABLE INTRPTS. |
| :---: | :---: | :---: |
| 155 F273 970004 | LD IRCD, 0 | ; SELECT SLAVE MODE FOR M-WIRE. |
| 156 F276 83070188AB | LD T2TIM, 07 | ; LOAD 7-DEC INTO T2 TIMER. |
| 157 F27B 83070186AB | LD T2REG, 07 | ; LOAD 7-DEC INTO T2 REG. |
| 158 F280 8300018F8B | LD DIVBYH, 0 | ; SELECT EXT, CLOCK FOR T2 TIMER. |
| 159 |  |  |
| 160 F285 8ED6 | X A, SIO |  |
| 161 F287 8740400190AB | LD TMMD,04040 | ; START TIMER T2. |
| 162 F28D 3C | RET |  |
| 163 |  |  |
| 164 |  |  |
| 165 FFFE 00F2 | . END CODEC |  |

```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 5
HPC CROSS ASSEMBLER,REV:C,30 JUL 86 TSTCDC

SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline A & 0008 W & ALIGN & F23B & B & O0CC W & BFUN & 00F4 W* \\
\hline BFUNH & 00F5 M & BFUNL & 00F4 M & CODEC & F200 & DIRB & 00F2 W \\
\hline DIRBH & 00F3 M* & DIRBL & 00F2 M* & DIVBY & 018E W* & DIVBYH & 018F M \\
\hline DIVBYL & 018E M* & ENIR & OODO M & FLOOP & F206 & INCRM & 0200 \\
\hline INITCD & F25F & INPUT & F20D & IRCD & 00D4 M & IRPD & 00D2 M \\
\hline K & 00CA W & MVAL & 205F & MWDONE & F216 & NOTDN & F211 \\
\hline ODONE & F242 & OPOS & F236 & OUTPUT & F22B & PC & 00c6 W \\
\hline PORTB & 00E2 W & PORTBH & O0E3 M* & PORTBL & 00E2 M* & PORTI & 00D8 M* \\
\hline PSW & 00C0 M* & RVAL & EDAl & SIO & 00D6 M & SP & 0004 W \\
\hline SVAL & 2100 & T2REG & D186 W & T2TIM & 0188 W & TMMD & 0190 W \\
\hline TMMDH & 0191 N* & TMMDL & 0190 M* & X & OOCE W & YOFK & 01 CO M \\
\hline
\end{tabular}

MUTBL

NO WARNING LINES

NO ERROR LINES

656 ROM BYTES USED

SOURCE CHECKSUM \(=81 \mathrm{D} 3\)
OBJECT CHECKSUM \(=0 \mathrm{OC} \mathrm{C}\)

INPUT FILE C:CODECTST.MAC
LISTING FILE C:CODECTST.PRN
OBJECT FILE C:CODECTST.LM

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 7
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
TSTCDC
SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline A & \(00 \mathrm{C8}\) W & ALIGN & F23B & B & OOCC W & BFUN & \(00 \mathrm{F4}\) W \\
\hline BFUNH & 00F4 M & BFUNL & 00F4 M & CODEC & F200 & DIRB & 00 F 2 W \\
\hline DIRBH & 00F3 M* & DIRBL & 00F2 M* & DIVBY & 018E W* & DIVBYH & 018F \\
\hline DIVBYL & 0183 \(\mathrm{M}^{*}\) & ENIR & OODO M & FLOOP & F206 & INCRM & 0200 \\
\hline INITCD & F25F & InPuT & F20D & IRCD & 00D4 M & IRPD & 00D2 M \\
\hline K & 00CA W & MVAL & 205F & MWDONE & F216 & NOTDN & F211 \\
\hline ODONE & F242 & OPOS & F236 & OUTPUT & F22B & PC & 0006 \\
\hline PORTB & OOE2 W & PORTBH & O0E3 M* & PORTBL & OOE2 M* & PORTI & 00D8 \\
\hline PSW & \(0000 \mathrm{M}^{*}\) & RVAL & EDAI & SIO & 00D6 M & SP & 0064 W \\
\hline SVAL & 2100 & TRREG & D186 W & T2TIM & 0188 W & TMMD & 0190 W \\
\hline TMMDH & 0191 M* & TMMDL & 0190 M* & X & OOCE W & YOFK & 01C0 M \\
\hline
\end{tabular}

\section*{Digital Filtering Using the HPC}

\section*{INTRODUCTION}

This report discusses the implementation of Infinite Impulse Response (IIR) digital filters using the National Semiconductor HPC microcontroller. A general program, that can be used to implement cascaded second order sections, up to a maximum of 8 sections, is also included. The program may have to be modified for specific \(A / D\) and D/A interfaces.
This report is not intended to be a tutorial on Digital Filter Design methods or their implementation details. Such information can be found in references 1 and 2 below. The general discussion included here closely follows that in reference 3.

\section*{DIGITAL FILTERING}

The general IIR filter with input \(x(n)\) and output \(y(n)\) can be described by a transfer function of the form
\[
H(z)=\frac{Y(z)}{X(z)}=\frac{a(0)+a(1) z^{-1}+\ldots+a(m) z^{-m}}{1+b(1) z^{-1}+\ldots+b(p) z^{-p}}
\]

To minimize the effects of coefficient truncation, high order filters are usually implemented as a cascade of second order sections. (Another possible choice is parallel realiza-tion-see references below).
In cascade realizations, the numerator and denominator polynomials in the above are factored into second order terms, and the filter is realized as a cascade of such second order sections. This is shown in Figure 1. A typical second order section has a transfer function of the form
\[
H(z)=\frac{A 0+A 1 \times z^{-1}+A 2 \times z^{-2}}{1+B 1 \times z^{-1}+B 2 \times z^{-2}}
\]

A second order section such as the above can be realized in a number of ways; the one of concern here is the socalled 1-D form (see Reference 3). The second order 1-D form is shown in Figure 2. Based on this figure, we can obtain the following equations:
\[
\begin{aligned}
& m(k)=x(k)-B 1 \times m(k-1)-B 2 \times m(k-2) \\
& y(k)=A 0 \times m(k)+A 1 \times m(k-1)+A 2 \times m(k-2)
\end{aligned}
\]

Define \(T 1=-B 1 \times m(k-1)-B 2 \times m(k-2)\), \(\mathrm{T} 2=\mathrm{A} 1 \times \mathrm{m}(\mathrm{k}-1)+\mathrm{A} 2 \times \mathrm{m}(\mathrm{k}-2)\)


TL/DD/9247-2
FIGURE 2. One Second Order Section
Since T1 and T2 depend on signal values at time \(k-1\) and \(k-2\), we can precompute and store these quantities in the time interval from \(k-1\) to \(k\). Then, when \(x(k)\) becomes available at time \(k, y(k)\) and \(m(k)\) can be quickly computed using
\[
\begin{gathered}
m(k)=x(k)+T 1 \\
y(k)=A 0 \times m(k)+T 2
\end{gathered}
\]

If there are a number of stages, then these computations should be repeated for each stage. Based on these discussions, the operation of a digital filter can be described using the flowchart in Figure 3.

\section*{USING THE FILTER PROGRAM}

Appendix A contains the listing of the program FILTER that can be used to implement cascaded IIR filters as described above. The program as shown uses a codec interfaced to the HPC using MICROWIRE/PLUSTM to do the A/D and D/A conversion. The program can be used with other A/D and \(D / A\) converters by suitably modifying the following subroutines: INPUT, OUTPUT and INIT. Only the portions of INIT that deal with the codec interface need to be modified.


FIGURE 1. Cascade Realization of a Digital Filter

The filter coefficients and the number of cascaded stages need to be supplied to the program. This is done as follows:
1. Specification of filter order. Define a word address called ROMNST and store the number of cascaded stages in that word. The program is presently set up for 4 cascaded stages.
2. Specification of filter coefficients. Each second order stage needs the specification of 5 coefficients, A0, A1, \(\mathrm{A} 2, \mathrm{~B} 1\) and B 2 . If the number of stages is m , let the coefficients be
\[
\begin{aligned}
& A 0-1, A 1-1, A 2-1, B 1-1, B 2-1 \text { for stage 1, } \\
& A 0-2, A 1-2, A 2-2, B 1-2, B 2-2 \text { for stage } 2 \text {, } \\
& \cdot \\
& \cdot \\
& A 0-m, A 1-m, A 2-m, B 1-m, B 2-m \text { for stage } m .
\end{aligned}
\]


TL/DD/9247-3
FIGURE 3. Flowchart for the Computations in a Second Order Module (Based on Reference 3)
Define 5 word addresses called ROMAO, ROMA1, ROMA2, ROMB1, ROMB2 and store these coefficients at these addresses as follows:

ROMAO: WORD A0-1, A0-2, A0-3, ... A0-m
ROMA1: WORD A1-1, A1-2, A1-3, ... A1-m
ROMA2: .WORD A2-1, A2-2, A2-3, ... A2-m
ROMB1: .WORD B1-1, B1-2, B1-3, ... B1-m
ROMB2: WORD B2-1, B2-2, B2-3, ... B2-m.
Note that the coefficients are signed and need to be in 2's complement representation. Also, the stored coefficients need to be half their actual value. This is because of the way that the program does 2's complement multiplication using the subroutine SMULT.

The FILTER program copies all the coefficients to on-chip RAM for faster execution. Also temporary storage for \(m(k)\), \(m(k-1), m(k-2)\), T1 and T2 is obtained from on-chip RAM. This, along with the storage of various addresses used by the program consumes the entire 192 bytes of user base page RAM.
Note that the filter program does not check for overflow during the various additions. This is because the HPC does not have a signed addition/subtraction overflow flag, and it was felt that the simulation of this feature in software would add excessive overhead. It is therefore the user's responsibility to ensure that the filter coefficients are properly scaled so that the overflow will not occur.

\section*{\(16 \times 16\) 2's COMPLEMENT MULTIPLICATION}

One of the basic operations in digital filtering is that of signed multiplication. Since the HPC supports unsigned multiplication only, a method to perform 2's complement multiply using the unsigned multiply is needed.
Let \(A\) and \(B\) be 2's complement 16 bit integers. Consider the following cases
1. \(A \geq 0, B \geq 0\). In this case the unsigned multiply result is \(A \times B\), which is also the 2 's complement multiply result. Thus no further processing is needed.
2. \(A \geq 0, B<0\). In this case the unsigned multiply result is (216) \(\times A-A \times|B|\). However the desired result is (232) \(-A \times|B|\). Thus we need to add \(\left(2^{32}\right)-\left(2^{16}\right) \times A\) to the unsigned multiply result to obtain the correct value.
3. \(A<0, B \geq 0\). This case is similar to the previous one. \(\left(2^{32}\right)-\left(2^{16}\right) \times B\) should be added to the unsigned multiply result to get the correct answer.
4. \(\mathrm{A}<0, \mathrm{~B}<0\). The unsigned multiply result in this case is \(\left(2^{32}\right)-\left({ }^{16}\right) \times(|A|+|B|)+|A| \times|B|\). The desired result in this case is \(|\mathrm{A}| \times|\mathrm{B}|\). To get the correct answer, add \(\left(2^{16}\right) \times(|A|+|B|)\) to the unsigned multiply result.
Based on the above discussion, an algorithm for 2's complement multiplication, where the result is a 32 bit 2 's complement integer is shown in Figure 4.
1. Let \(A\) and \(B\) be the two 2 's complement integers to be multiplied.
2. Compute \(C=A \times B\), the unsigned product of \(A\) and \(B\). Let the upper half of \(C\) be C -hi and its lower half C-lo.
3. If \(A\) is negative, then add ( \(2^{16}\) ) \(-B\) to \(C\)-hi. This can be easily done using the SET C, SUBC instructions of the HPC. Let the result be C-hi1.
4. If \(B\) is negative, then add ( \(2^{16}\) ) - \(A\) to \(C\)-hi1. Again it is easily done using the SET C, SUBC instructions. Let the result be C-hi2.
5. The 2 's complement product of \(A\) and \(B\) is C-hi2. C-lo.

FIGURE 4. Algorithm for 2's Complement Multiplication.

\section*{MULTIPLICATION BY FILTER COEFFICIENTS}

The coefficients that arise in most IIR filter designs are numbers that are usually in the range from \(-2<\) coeff \(<2\). The coefficients, in most instances can be scaled to be in this range. The action of digital filtering involves successive multiplications. If we want no loss in accuracy due to multiplication, the word length needed to store successive partial products increases rapidly-clearly an impractical choice. Thus the results of the multiplication at the various stages need to be truncated to 16 bits before proceeding to the next stage. The program FILTER does this as follows: The filter state variables are regarded as integers, while the filter coefficients are regarded as fixed point fractions with the binary point to the immediate right of the sign bit. After the multiplication, the result is shifted so that the integer part of the product is in one word, and the fractional part in another. The integer part is then returned as the result of the multiplication, i.e. the product is truncated to 16 bits. This is per-
formed by the subroutine SMULT. Since the filter coefficients are regarded as fixed point fractions, only coefficients in the range \(-1<\) coeff \(<1\) can be represented. However, as discussed earlier, the coefficients are usually in the -2 < coeff < 2 range. This is handled by storing half the coefficient value, and SMULT performs a multiplication by 2 (Shift left) to compensate for it. This is why the coefficient values need to be half their value-a fact mentioned earlier.

\section*{REFERENCES}
1. A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
2. L.R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
3. H.T. Nagle and V.P. Nelson, "Digital Filter Implementation on 16-bit Microcomputers", IEEE Micro, Feb. 1981, pp. 23-41.

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

\section*{APPENDIX A}

\section*{Listing of Code for the Program FILTER}

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 1
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER










26

0000
0002
000
0006
0008
000
000
000 E
0010
0012
001
0016
0018
001A
001C
OO1E

0020
0030
004
0050
0060
0070
0080
0090
00AO

THIS IS A DEMO PROGRAM TO ILLUSTRATE THE IMPLEMENTATION OF A DIGITAL
; FILTER ON THE HPC. THE PROGRAM CAN BE USED TO IMPLEMENT CASCADED ; SECOND ORDER STAGES. THE MAXIMUM NUMBER OF CASCADED STAGES POSSIBLE ; IS 8 (I.E. THE MAXIMUM FILTER ORDER IS 16).
; THE PROGRAM IS DESIGNED FOR THE ANALOG INTERFACE BEING THROUGH ; A CODEC. THE CODEC OUTPUT AND INPUT ARE INTERFACED TO THE HPC USING ; MICROWIRE/PLUS. THIS RESTRICTS THE SAMPLING RATE TO 8 KHZ. ALSO, AT
; THIS SAMPLING RATE, THE HPC CAN ONLY IMPLEMENT A SECOND ORDER FILTER. ; IF A DIFFERENT ANALOG INTERFACE THAT ALLOWS A LOWER SAMPLING RATE IS ; USED, HIGHER ORDER FIITERS CAN BE IMPLEMENTED. THIS WILI INVOLVE CHANGES ; TO THE FOLLOWING SUBROUTINES: INPUT, OUTPUT AND THE PORTIONS OF INIT ; CONCERNED WITH CODEC INITIALIZATION.
; THE PROGRAM IS BASED ON THE DESCRIPTION GIVE IN:
H.T. NAGLE AND V.P. NELSON, "DIGITAL FILTER IMPLEMENTATION ON 16-BIT MICROCOMPUTERS," IEEE MICRO, FEB. 1981, 23-41.
.TITLE FILTER
; DEFINE FILTER VARIABLES AND STORAGE.
```

YOUT =M(OO) ; OUTPUT SAMPLE STORAGE.
YOFK =W(02) ; TEMPORARY STORAGE.

```
NSTG \(=W(04)\); NUMBER OF FILTER STAGES.
NCNT \(=W(06) \quad\); TEMPORARY STORAGE.
PTEMP \(=W(08) \quad\); TEMPORARY STORAGE.
MTEMP \(=W(O A) \quad\); TEMPORARY STORAGE.
AOADDR \(=W(O C) \quad\); ADDRESS OF START OF AO AREA.
AIADDR \(=W(O E) \quad\); ADDR. OF START OF Al AREA.
A2ADDR \(=W(010) \quad\); ADDR. OF START OF A2 AREA.
\(B 1 A D D R=W(012) \quad\); ADDR. OF START OF B1 AREA.
\(B 2 A D D R=W(014)\); ADDR. OF START OF B2 AREA.
MOADDR \(=W(016)\); ADDR. OF START OF MO AREA.
\(M 1 A D D R=W(018) \quad\); ADDR. OF START OF M1 AREA.
M2ADDR \(=\) W (O1A) ; ADDR. OF START OF M2 AREA.
TlADDR \(=\mathrm{W}(O 1 C) \quad\); ADDR. OF START OF Tl AREA.
T2ADDR \(=\) W(O1E) ; ADDR. OF START OF T2 AREA.
; MAXIMUM NUMBER OF STAGES IS 8.
\begin{tabular}{|c|c|}
\hline \(A 0=W(020)\) & ; COEFF. AO. \\
\hline A1 \(=W(030)\) & ; COEFF. Al. \\
\hline \(A 2=W(040)\) & COEFF. A2. \\
\hline B1 \(=W(050)\) & ; COEFF. B1. \\
\hline \(\mathrm{B} 2=\mathrm{W}(060)\) & ; COEFF. B2. \\
\hline \(M 0=W(070)\) & ; M(K). \\
\hline \(\mathrm{Ml}=\mathrm{W}(080)\) & ; M \(\mathrm{K}-1)\). \\
\hline \(\mathrm{M} 2=\mathrm{W}(090)\) & ; \(\mathrm{M}(\mathrm{K}-2)\). \\
\hline \(T 1=W(O A O)\) & ; Tl. \\
\hline
\end{tabular}
; COEFF. AO.
; COEFF. A1.
; COEFF. AZ.
; COEFF. B1.
; COEFF. B2.
; \(M(K)\).
; M(K-1).
; \(M(K-2)\).
; Tl.

\section*{APPENDIX A (Continued)}

\section*{Listing of Code for the Program FILTER (Continued)}

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 2
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER


\section*{Listing of Code for the Program FILTER (Continued)}

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 3
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86

\section*{FILTER}

103
104
105
106
107
108
109
110 F20F B700000A
111 F213 A9CC
112
113 F215 17
114 F216 ABOA
115 F218 AACC
116 F21A 40
117 F21B AEOA
118 F21D 960B17
119 F220 F8
120 F221 AEOA
121 F223 FE
122 F224 AECE
123 F226 02
124 F227 960AEB
125 F22A E7
126 F22B 96CF17
127 F22E 04
128 F22F E7
129 F230 96CF16
LD MTEMP, 0 ; CLEAR TEMPORARY STORAGE.
INC B ; B NOW POINTS TO UPPER BYTE ; OF MULTIPLIER.
IF \(M(B) .7\); IS IT NEGATIVE?
ST A, MTEMP ; THEN SAVE MULTIPLICAND IN MTEMP.
DECSZ B ; B INTO WORD POINTER.

\section*{NOP}

X A, MTEMP ; SWAP A AND MTEMP.
IF \(M((\$ M T E M P)+1) .7\); IS MULTIPLICAND NEGATIVE?
ADD \(A\), \(W(B)\); THEN ACCUMULATE MULTIPLIER
X A, MTEMP
MULT A, \(W(B)\); UNSIGNED MULTIPLY.
\(X\) A, \(X\); UPPER HALF IN A.
SET C
SUBC A, MTEMP
SHL A
IF \(\mathrm{H}(\mathrm{X}) .7\)
INC A
SHL A
IF H(X). 6
INC A
RET
131 F234 3C
132 ;
133
134
135
136
137
138
139
140
141
142
143 F235 40
144 F236 0400
145 F238 C430
ROMNST: .WORD 4
ROMAO: .WORD 12484, 3217, 4574, 7636
F23A 910C
F23C DE11
F23E D41D
146 F240 C430
F242 910C
F244 DE11
F246 D41D
147 F248 C430
ROMA2: .WORD 12484, 3217, 4574, 7636

\section*{APPENDIX A (Continued)}

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 4
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER
```

    F24A 910C
    F24C DEll
    F24E D41D
    148 F250 B939
F252 6226
F254 6C4B
F256 C72B
149 F258 AlD5
ROMB2: .WORD -10847, -15783, -6940, -14068
F25A 59C2
F25C E4E4
F25E OCC9
150
151 F260 B6F236A8
152 F264 AB04
153 F266 9020
154 F268 ABOC
155 F26A 9030
156 F26C ABOE
157 F26E 9040
158 F270 AB10
159 F272 9050
160 F274 AB12
161 F276 9060
162 F278 AB14
163 F27A 9070
164 F27C AB16
165 F27E 9080
166 F280 AB18
167 F282 9090
168 F284 ABlA
169 F286 90AO
170 F288 ABlC
171 F28A 9080
172 F28C AB1E
173 ;
174 ; COPY THE AO COEFFS. TO ON-CHIP RAM.
175 ;
176 F28E B3F238
177 F291 9220
178 F293 AC04CA
1 7 9
180 F296 F0 LD A,W(X+)
181 F297 El XS A, W(B+)
182 F298 40
183 F299 AACA
184 F29B 65
185 ;
186 ; COPY THE AI COEFFS. TO ON-CHIP RAM.
187 F29C B3F240 LD X, ROMA1
188 F29F 9230 LD B, \$A1
189 F2A1 ACO4CA LD K, NSTG
ROMB1: .WORD 14777, 9826, 19308, 11207
INIT:
LD A,W(ROMNST)
ST A, NSTG ; SET UP NO. OF STAGES.
ID A, \$A0
ST A, AOADDR ; COPY ADDRESS OF AO AREA.
LD A, \$Al
ST A, AlADDR ; COPY ADDRESS OF Al AREA.
ID A, \$A2
ST A, AZADDR ; COPY ADDRESS OF A2 AREA.
LD A, \$Bl
ST A, BlADDR ; COPY ADDRESS OF Bl AREA.
LD A, \$B2
ST A, B2ADDR ; COPY ADDRESS OF B2 AREA.
LD A, \$M0
ST A, MOADDR ; COPY ADDRESS OF MO AREA.
LD A, \$M1
ST A, MIADDR ; COPY ADDRESS OF MI AREA.
LD A, $M2
    ST A, M2ADDR ; COPY ADDRESS OF M2 AREA.
    LD A,$T1
ST A, TIADDR ; COPY ADDRESS OF Tl AREA.
LD A, \$T2
ST A, T2ADDR ; COPY ADDRESS OF T2 AREA.
LD X, ROMAO
LD B, \$AO
LD K, NSTG
CAOLP:
NOP
DECSZ K
JP CAOLP

```
```

APPENDIX A (Continued)
Llsting of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: }
HPC CROSS ASSEMBLER, REV:C, }30\mathrm{ JUL }8
FILTER
190
191 F2A4 F0
192 F2A5 El
193 F2A6 40
194 F2A7 AACA
195 F2A9 65
;
197 ; COPY THE A2 COEFFS. TO ON-CHIP RAM.
198 F2AA B3F248 LD X, ROMA2
199 F2AD 9240 LD B, \$A2
200 F2AF AC04CA LD K, NSTG
201 CA2LP:
2 0 2 ~ F 2 B 2 ~ F 0 ~ I D ~ A , W ( X + )
2 0 3 ~ F 2 B 3 ~ E 1 ~ X S ~ A , W ( B + )
204 F2B4 40 NOP
205 F2B5 AACA DECSZ K
206 F2B7 65 JP CA2LP
207 ;
208 ; COPY THE B1 COEFFS. TO ON-CHIP RAM.
209 F2BB B3F250 LD X, ROMBI
210 F2BB 9250 LD B, \$B1
211 F2BD AC04CA LD K, NSTG
212
213 F2CO FO LD A,W(X+)
214 F2Cl E1 XS A,W(B+)
215 F2C2 40 NOP
2 1 6 ~ F 2 C 3 ~ A A C A ~ D E C S Z ~ K
217 F2C5 65 JP CBILP
2l8 ;
219 ; COPY THE B2 COEFFS. TO ON-CHIP RAM.
220 F2C6 B3F258 LD X, ROMB2
22I F2C9 9260 LD B, \$B2
222 F2CB AC04CA LD K, NSTG
223
CB2LP:
224 F2CE FO LD A,W(X+)
225 F2CF El XS A,W(B+)
226 F2DO 40 NOP
2 2 7 ~ F 2 D 1 ~ A A C A ~ D E C S Z ~ K ~
228 F2D3 65 JP CB2LP
229 ;
230 ; ZERO OUT THE REST OF USER BASE PAGE RAM.
231 ;
232 F2D4 8D70BE ID BK, \$MO, OBE
233
234 F2D7 00
235 F2D8 E1
236 F2D9 62
237 ;
238 ;
239 ; NOW INITIALIZE AND START THE CODEC.
240 ;

```

\section*{APPENDIX A (Continued)}

\section*{Listing of Code for the Program FILTER (Continued)}

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 6
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER


APPENDIX A (Continued)
Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 7
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER

292
293 F325 AC0406
294
295
296 F328 ADICF8
297 F32B AD16AB
298 F32E ACOCCC
299 F331 3522
300 F333 ADIEF8
301
302 F336 AA06
303 F338 941B
304
305
306 F33A AB02
307 F33C A804
308 F33E 05
309 F33F E7
310 F340 01
311 F341 04
312 F342 A0C81CF8
313 F346 A0C816F8
314 F34A A0C80CF8
315 F34E A0C81EF8
316 F352 A802
317 F354 3C
318
319
320
321
322 F355 82021CF8
323 F359 820216F8
324 F35D 82020CF8
325 F361 82021EF8
326 F365 953D
327
328
329 ; 8 BIT MU-LAW.
330 ;
331 OUTPUT:
332 F367 96D41F
333 F36A E7
334 F36B 06
335 F36C 45
336 F36D 96D40F
337 F370 01
338 F371 04
339
340
341 F372 B80108
342 F375 9107
```

;
LD NCNT, NSTG ; COPY THE NUMBER OF STAGES TO
; NCNT.
ADD A, W(TlADDR) ; A S X (K) + Tl.
ST A,W(MOADDR) ; M(K) \leq X (K) + Tl.
LD B, AOADDR ; B }\leq\operatorname{ADDR(AO).
JSR SMULT ; A }\leq\textrm{AO
ADD A,W(T2ADDR) ; A S AO*M(K) + T2.
DECSZ NCNT ; DONE ALL STAGES?
JMP YMORE ; NO GO DO SOME MORE.
GET HERE MEANS ALL STAGES DONE.
ST A, YOFK ; SAVE TEMPORARILY.
LD A, NSTG
DEC A
SHL A
COMP A
INC A ; A s -2*(NSTG-1).
ADD TIADDR, A ; RESTORE TlADDR.
ADD MOADDR, A ; RESTORE MOADDR.
ADD AOADDR, A ; RESTORE AOADDR.
ADD TZADDR, A ; RESTORE T2ADDR.
LD A, YOFK ; A S Y(K).
RET
;
; PREPARE FOR NEXT STAGE ITERATION.
;
YMORE:
ADD TlADDR, 02
ADD MOADDR, 02
ADD AOADDR, O2
ADD T2ADDR, 02
JMP YLOOP
;
; THIS SUBROUTINE CONVERTS THE 16 BIT OUTPUT VALUE TO
; 8 BIT MU-LAW.
OUTPUT:
RESET IRCD. }
SHL A ; SIGN BIT TO C.
IFN C ; IS IT POSITIVE?
JP OPOS
SET IRCD. }
COMP A
INC A ; NEGATIVE, SO TAKE 2'S
; COMPLEMENT.
ADD A, 0108 ; ADD BIAS.
LD K, 07 ; SET UP COUNTER.

```

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 8
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER

343
344 F377 E7
345 F378 07
\(346 \quad\) F379 44
347 F37A AACA
348 F37C 65
349 F37D E7
350
351 F37E AECA
352 F380 E7
353 F381 E7
354 F382 E7
355 F383 E7
356 F384 AECC
357 F386 00
358 F387 88CB
359 F389 3B
360 F38A 990F
361 F38C 96CCFA
362 F38F 96D417
363 F392 96C80F
364 F395 01
365 F396 8B00
366 F398 3C
367
368
369
370 F399 AClACC
371 F39C AC04CA
372 F39F ACl8CE
373
374 F3A2 F0
375 F3A3 E1
376 F3A4 40
377 F3A5 AACA
378 F3A7 65
379
380 F3A8 AC18CC
381 F3AB AC04CA
382 F3AE ACl6CE
383
384 F3B1 F0
385 F3B2 E1
386 F3B3 40
387 F3B4 AACA
388 F3B6 65
389 F3B7 3C
390
391
392
393 ;
; ;
;

SHL A ; LOOP AND LOCATE MS 1 BIT.
IF C
JP ODONE ; FOUND MS 1 BIT.
DECSZ K
JP ALIGN
SHL A ; HAS TO BE 1 IN C NOW.
ODONE:
X R, K
SHL A
SHL A
SHL A
SHL A ; COUNTER VALUE IN BITS 4-6.
\(X A, B\)
CLR A
LD \(A, H(K)\)
SWAP A
AND A, OF
OR A, B
IF IRCD. 7
SET A. 7
COMP A
ST A, YOUT
RET
; THIS SUBROUTINE UPDATES \(M(K-1)\) AND \(M(K-2)\) FOR THE NEXT SAMPLE.

LD B, M2ADDR ; B \(\leq \operatorname{ADDR}(\mathrm{M} 2)\),
LD K, NSTG ; K \(\leq\) NSTG.
LD X, MLADDR ; X \(\leq \operatorname{ADDR}(M 1)\).
DLYLPI:
LD \(A, W(X+) \quad ; A \leq M(K-1)\).
XS \(A, W(B+) \quad ; M(K-2) \leq M(K-1)\).
NOP
DECSZ K
JP DLYLPI

LD B, MLADDR ; \(\mathrm{B} \leq \operatorname{ADDR}(\mathrm{Ml})\),
LD K, NSTG ; K \(\leq\) NSTG.
ID \(X, \operatorname{MOADDR} \quad ; \mathrm{X} \leq \operatorname{ADDR}(M 0)\).

LD \(A, W(X+) \quad ; A \leq M(K)\).
\(X S A, W(B+) \quad ; M(K-I) \leq M(K)\).
NOP
DECSZ K
JP DLYLPZ
RET
;
;
PRECOMP:
; THIS SUBROUTINE PRECOMPUTES T1 AND T2 BEFORE THE NEXT INPUT

\section*{APPENDIX A (Continued)}

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 9
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER

394 ; SAMPLE ARRIVES.
395 ;

396 F3B8 AC0406
397
398 F3BB AD18A8
399 F3BE ACl2CC
400 F3Cl 35B2
401 F3C3 AB08
402 F3C5 ADIAA8
403 F3C8 AC14CC
404 F3CB 35BC
405 F3CD 9608F8
406 F3DO ADICAB
407 F3D3 AD18A8
408 F3D6 ACOECC
409 F3D9 35CA
410 F3DB ABO8
411 F3DD ADIAA8
412 F3EO AClOCC
413 F3E3 3504
414 F3E5 9608F8 415
416 F3E8 AA06
417 F3EA 9427
418
419
420 F3EC A804
421 F3EE 05
422 F3EF E7
423 F3FO 01
424 F3Fl 04
425 F3F2 A0C818F8
426 F3F6 A0C81AF8
427 F3FA AOC81CF8
428 F3FE AOC81EF8
429 F402 A0C812F8
430 F406 A0C814F8
431 F40A AOC80EF8
432 F40E A0C810F8
433 F412 3C
434
435
436
437
438 F413 820218F8
439 F417 82021AF8
440 F41B 82021CF8
441 F41F \(82021 E F 8\)
442 F423 820212F8
443 F427 820214F8
444 F42B 82020EF8

LD NCNT, NSTG

ID \(A, W(M 1 A D D R) \quad ; A \leq M(K-1)\).
ID B, BladDR ; B \(\leq \operatorname{ADDR}(-\mathrm{Bl})\).
JSR SMULT
ST A, PTEMP
LD A, W(M2ADDR)
LD B,B2ADDR
JSR SMULT
ADD A, PTEMP
ST A, W(TlADDR)
LD A, W(MLADDR)
LD B, AlADDR
JSR SMULT
ST A, PTEMP
LD A, W(M2ADDR)
LD B, A2ADDR
JSR SMULT
ADD A, PTEMP

DECSZ NCNT
JMP PMORE

ID A, NSTG
DEC A
SHL A
COMP A
INC A
ADD MLADDR,
ADD M2ADDR,
ADD TlADDR, A ; RESTORE TlADDR.
ADD T2ADDR, A ; RESTORE T2ADDR.
ADD BladDr, A ; RESTORE BlADDR.
ADD B2ADDR, A ; RESTORE B2ADDR.
ADD AlADDR, A ; RESTORE AlADDR.
ADD A2ADDR, A ; RESTORE A2ADDR.
; PREPARE FOR NEXT STAGE ITERATION.
PMORE:
ADD M1ADDR, 02 ; UPDATE MIADDR.
ADD MZADDR, 02 ; UPDATE MZADDR.
ADD TladDR, 02 ; UPDATE TIADDR.
ADD TZADDR, 02 ; UPDATE T2ADDR.
ADD BlADDR, 02 ; UPDATE BIADDR.
ADD B2ADDR, 02 ; UPDATE B2ADDR.
ADD AlADDR, 02 ; UPDATE AlADDR.

\section*{APPENDIX A (Continued)}

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 10
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER
\begin{tabular}{llll}
445 F42F 820210F8 & & ADD A2ADDR, 02 & ; UPDATE A2ADDR. \\
446 F433 9578 & JMP PRELP & \\
447 & \\
448 & \\
449 FFFE OOF2 & & \\
\hline
\end{tabular}

APPENDIX A (Continued)
Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 11
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER
SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline A & \(00 \mathrm{C8}\) W & A0 & 0020 & W & A0ADDR & 000C & W & Al & 0030 W \\
\hline Aladdr & O00E W & A2 & 0040 & W & A2ADDR & 0010 & W & ALIGN & F377 \\
\hline B & OOCC W & B1 & 0050 & W & BIADDR & 0012 & W & B2 & 0060 W \\
\hline B2ADDR & 0014 W & BFUN & 00F4 & W* & BFUNH & 00F5 & M & BFUNL & 00F4 M \\
\hline CAOLP & F296 & CAlle & F2A4 & & CA2LP & F2B2 & & CBILP & F2C0 \\
\hline CB2LP & F2CE & DIRB & 00F2 & W & DIRBH & 00F3 & \(\mathrm{M}^{*}\) & DIRBL & 00F2 M* \\
\hline DIVBY & 018E W* & DIVBYH & 018F & M & DIVBYL & 018E & M* & DLYLPI & F3A2 \\
\hline DLYLP2 & F3B1 & ENIR & 00DO & M & FILTER & F200 & & FLOOP & F206 \\
\hline INCRM & 0200 & INIT & F260 & & INPUT & F309 & & IRCD & 00D4 M \\
\hline IRPD & 00D2 M & K & 00CA & W & MO & 0070 & W & MOADDR & 0016 W \\
\hline M1 & 0080 W & M1ADDR & 0018 & W & M2 & 0090 & W & M2ADDR & 001A W \\
\hline MTEMP & 000A W & MUAL & 205F & & MWDONE & F310 & & NCNT & 0006W \\
\hline NOTDN & F30B & NSTG & 0004 & W & ODONE & F37E & & OPOS & F372 \\
\hline OUTPUT & F367 & PC & 0006 & W & PMORE & F413 & & PORTB & OOE2 W \\
\hline PORTBH & 00E3 M* & PORTBL & 00E2 & \(\mathrm{M}^{*}\) & PORTI & 0008 & M* & PRECOM & F3B8 \\
\hline PRELP & F3BB & PSW & 00C0 & \(\mathrm{M}^{*}\) & PTEMP & 0008 & W & ROMAO & F238 \\
\hline ROMAI & F240 & ROMA2 & F248 & & R0MB1 & F250 & & ROMB2 & F258 \\
\hline ROMNST & F236 & RVAL & E0A1 & & SIO & 00D6 & M & SMULT & F20F \\
\hline SP & \(00 \mathrm{C4}\) W & SVAL & 2100 & & T1 & OOAO & W & TIADDR & 001c W \\
\hline T2 & OOBO W & TZADDR & 001E & W & T2REG & 0186 & W & T2TIM & 0188 W \\
\hline TMMD & 0190 W & TMMDH & 0191 & \(\mathrm{M}^{*}\) & TMMDL & 0190 & M* & X & OOCE W \\
\hline YCOMP & F325 & YLOOP & F328 & & YMORE & F355 & & YOFK & 0002 W \\
\hline Yout & 0000 M & ZEROLP & F2D7 & & & & & & \\
\hline
\end{tabular}

NO ERROR LINES

1079 ROM BYTES USED

SOURCE CHECKSUM \(=4769\)
OBJECT CHECKSUM \(=1378\)

INPUT FILE C:FILTER.MAC
LISTING FILE C:FILTER.PRN
OBJECT FILE C:FILTER.LM

\title{
AN-486 \\ \\ A Floating Point Package \\ \\ A Floating Point Package for the HPC
} for the HPC
}

\section*{INTRODUCTION}

This report describes the implementation of a Single Precision Floating Point Arithmetic package for the National Semiconductor HPC microcontroller. The package is based upon the IEEE Standard for Binary Floating-Point Arithmetic (ANSI/IEEE Std 754-1985). However, the package is not a conforming implementation of the standard. The differences between the HPC implementation and the standard are described later in this report.
The following single precision (SP) operations have been implemented in the package.
(1) FADD. Addition of two SP floating point (FLP) numbers.
(2) FSUB. Subtraction of two SP FLP numbers.
(3) FMULT. Multiplication of two SP FLP numbers.
(4) FDIV. Division of two SP FLP numbers.
(5) ATOF. Convert an ASCII string representing a decimal FLP number to a binary SP FLP number.
(6) FTOA. Convert a binary SP FLP number to a decimal FLP number and output the decimal FLP number as an ASCII string.
The report is organized as follows. The next section discusses the representation of FLP numbers. Then, the differences between the HPC implementation and the IEEE/ ANSI standard are described. This is followed by a description of the algorithms used in the computations. Appendix A is a User's Manual for the package, Appendix B describes the test data for the package and Appendix C is a listing of the code.
Note that this report assumes that the reader is familiar with the IEEE/ANSI Binary Floating-Point Standard. Please refer to this document for an explanation of the terms used here.

\section*{REPRESENTATION OF FLOATING POINT NUMBERS}

The specification of a binary floating point number involves two parts: a mantissa and an exponent. The mantissa is a signed fixed point number and the exponent is a signed integer. The IEEE/ANSI standard specifies that a SP FLP number shall be represented in 32 bits as shown in Figure 1.
\begin{tabular}{ccc}
1 & 8 & 23 \\
\(S\) & E & F \\
& FIGURE 1
\end{tabular}

The significance of each of these fields is as follows:
1. S-this 1 -bit field is the sign of the mantissa. \(S=0\) means that the number is positive, while \(S=1\) means that it is negative.
2. E-this is the 8 -bit exponent field. The exponent is represented as a biased value with a bias of 127-decimal.
3. F-this is the 23 -bit mantissa field. For normalized FLP numbers (see below), a MSB of 1 is assumed and not represented. Thus, for normalized numbers, the value of the mantissa is \(1 . F\). This provides an effective precision of 24 bits for the mantissa.
Normalized FLP number: A binary FLP number is said to be normalized if the value of the MSB of the mantissa is 1 . Normalization is important and useful because it provides maximum precision in the representation of the number. If we deal with normalized numbers only (as the HPC imple-

National Semiconductor Application Note 486
Ashok Krishnamurthy

mentation does) then since the MSB of the mantissa is always 1 , it need not be explicitly represented. This is as specified in the IEEE/ANSI standard.
Given the values of S, E and F, the value of the SP FLP number is obtained as follows.

If \(0<E<255\), then the FLP number is ( -1 ) ^'S*1.F* \({ }^{\wedge}(E-127)\).
If \(E=0\), then the value of the FLP number is 0 .
If \(E=255\), then the FLP number is not a valid number (NAN).
The above format for binary SP FLP numbers provides for the representation of numbers in the range \(-3.4^{*} 10^{\wedge} 38\) to \(-1.75^{*} 10^{\wedge}-38,0\), and \(1.75^{*} 10^{\wedge}-38\) to \(3.4^{*} 10^{\wedge} 38\). The accuracy is between 7 and 8 decimal digits.

\section*{DIFFERENCES BETWEEN THE IMPLEMENTATION AND THE IEEE/ANSI STANDARD}

The IEEE/ANSI standard specifies a comprehensive list of operations and representations for FLP numbers. Since an implementation that fully conforms to this standard would lead to an excessive amount of overhead, a number of the features in the standard were dropped. This section describes the differences between the implemented package and the standard.
1. Omission of -0 . The IEEE/ANSI standard requires that both + and \(-z e r o\) be represented, and arithmetic carried out using both. The implementation does not represent -0 . Only +0 is represented and arithmetic is carried out with +0 only.
2. Omission of Infinity Arithmetic. The IEEE/ANSI standard provides for the representation of plus and minus Infinity, and requires that valid arithmetic operations be carried out on Infinity. The HPC implementation does not support this.
3. Omission of Quiet NaN. The IEEE/ANSI standard provides for both quiet and signalling NaNs . The HPC implementation provides for signalling NaNs only. A signalling NaN can be produced as the result of overflow during an arithmetic operation. If the NaN is passed as input to further floating point routines, then these routines will produce another NaN as output. The routines will also set the invalid Operation flag, and call the user floating point error trap routine at address FPTRAP.
4. Omission of denormalized numbers. Denormalized numbers are FLP numbers with a biased exponent, E of zero and a non zero mantissa \(F\). Such denormalized numbers are useful in providing gradual underflow to zero. Denormalized numbers are not represented or used in the HPC implementation. Instead, if the result of a computation cannot be represented as a normalized number within the allowable exponent range, then an underflow is signaled, the result is set to zero, and the user floating point error trap routine at address FPTRAP is called.
5. Omission of the Inexact Result exception. The IEEE/ ANSI standard requires that an Inexact Result exception be signaled when the rounded result of an operation is not exact, or it overflows without an overflow trap. This feature is not provided in the HPC implementation.
6. Biased Rounding to Nearest. The IEEE/ANSI standard requires that rounding to nearest be provided as the default rounding mode. Further, the rounding is required to be unbiased. The HPC implementation provides biased rounding to nearest only. An example will help clarify this. Suppose the result of an operation is .b1b2b3XXX and needs to be rounded to 3 binary digits. Then if \(X X X\) is OYY, the round to nearest result is .b1b2b3. If XXX is 1 YY , with at least one of the \(Y\) 's being 1 , then the result is .b1b2b3 +0.001 . Finally if XXX is 100 , it is a tie situation. In such a case, the IEEE/ANSI standard requires that the rounded result be such that its LSB is 0 . The HPC implementation, on the other hand, will round the result in such a case to .b1b2b3 +0.001 .

\section*{DESCRIPTION OF ALGORITHMS}
1. General Considerations. The HPC implementation of the SP floating point package consists of a series of subroutines. The subroutines have been designed to be compatible with the CCHPC C Cross Compiler. They have, however, not been tested with the CCHPC Cross Compiler.

The Arithmetic subroutines that compute F1 op F2 (where op is,+- , * or /) expect that F1 and F2 are input in the IEEE format. Each of F1 and F2 consists of two 16-bit words organized as follows.
Fn-HI: S EXP 7 MS bits of \(F\)
Fn-LO: 16 LS bits of \(F\)
In the above, \(S\) is the sign of the mantissa, EXP is the biased exponent, and \(F\) is the mantissa.
On input it is assumed that \(\mathrm{F} 1-\mathrm{HI}\) is in register \(\mathrm{K}, \mathrm{F} 1-\mathrm{LO}\) is in the accumulator A, and F2-HI and F2-LO are on the stack just below the return address i.e., \(\mathrm{F} 2-\mathrm{HI}\) is at \(\mathrm{W}(\mathrm{SP}-4)\) and \(\mathrm{F} 2-\mathrm{LO}\) is at \(\mathrm{W}(\mathrm{SP}-6)\). The result, C , is also returned in IEEE format with \(\mathrm{C}-\mathrm{HI}\) in register K and \(\mathrm{C}-\) LO in the accumulator \(A\).
The two Format Conversion routines, ATOF and FTOA expect that on entry, register B contains the address of the start of the ASCII byte string representing the decimal FLP number. ATOF reads the byte string starting from this address. Note that the string must be terminated with a null byte. The binary floating point number is returned in registers K and A. FTOA, on the other hand, writes the decimal FLP string starting from the address in register B on entry. A terminating null byte is also output. Also, FTOA expects that the binary FLP number to be converted is in registers K and A on entry.
Most of the storage required by the subroutines is obtained from the stack. Two additional words of storage in the base page are also used. The first is \(W(0)\), and is referenced in the subroutines as W(TMP1). The second word of storage can be anywhere in the base page and is used to store the sticky flags used to signal floating point exceptions. This is referenced in the subroutines as W(FPERWD). Thus any user program that uses the floating point package needs to have the symbols TMP1 and FPERWD defined appropriately.
2. Exception Handling. The following types of exception can occur during the course of a computation.
(i) Invalid Operand. This exception occurs if one of the input operands is a NaN .
(ii) Exponent Overflow. This occurs if the result of a computation is such that its exponent has a biased value of 255 or more.
(iii) Exponent Underflow. This occurs if the result of a computation is such that its exponent is 0 or less.
(iv) Divide-by-zero. This exception occurs if the FDIV routine is called with F2 being zero.
The package signals exceptions in two ways. First a word at address FPERWD is maintained that records the history of these exception conditions. Bits \(0-3\) of this word are used for this purpose.
Bit 0-Set on Exponent Overflow.
Bit 1-Set on Exponent Underflow.
Bit 2-Set on Illegal Operand.
Bit 3-Set on Divide-by-zero.
These bits are never cleared by the floating point package, and can be examined by the user software to determine the exception conditions that occurred during the course of a computation. It is the responsibility of the user software to initialize this word before calling any of the floating point routines.
The second method that the package uses to signal exceptions is to call a user floating point exception handler subroutine whenever an exception occurs. The corresponding exception bit in FPERWD is set before calling the handler. The starting address of the handler should be defined by the symbol FPTRAP.
3. Unpacked Floating Point Format. The IEEE/ANSI standard floating point format described earlier is very cumbersome to deal with during computation. This is primarily because of the splitting of the mantissa between the two words. The subroutines in the package unpack the input FLP numbers into an internal representation, do the computations using this representation, and finally pack the result into the IEEE format before return to the calling program. The unpacking is done by the subroutine FUNPAK and the packing by the subroutine FPAK. The unpacked format consists of 3 words and is organized as follows.
\begin{tabular}{ll} 
Fn-EXP.Fn-SIGN 8 bits biased \\
exponent & sign (extended to \\
ents)
\end{tabular}

Since all computations are carried out in this format, note that the result is actually known to 32 bits. This 32 -bit mantissa is rounded to 24 bits before being packed to the IEEE format.
4. Algorithm Description. All the arithmetic algorithms first check for the easy cases when either F1 or F2 is zero or a NaN . The result in these cases is immediately available. The description of the algorithms below is for those cases when neither F1 nor F2 is zero or a NaN. Also, in order to keep the algorithm description simple, the check for underflow/overflow at the various stages is not shown. The documentation in the program, the descriptions given below, and the theory as described in the references should allow these programs to be easily maintained.
(i) FADD.

The processing steps are as follows:
1. Compare F1-EXP and F2-EXP. Let the difference be D. Shift right the mantissa (Fn-HI.Fn-LO, \(n=1\) or 2) of the FLP number with the smaller exponent \(D\) times. Let the numbers after this step be F1-EXP.F1-SIGN, F1-HI, F1-LO and F2-EXP.F2-SIGN,

F2-HI and F2-LO. This step equalizes the two exponents.
2. Take the XOR of F1-SIGN and F2-SIGN. If this is 0 , then go to step 4, else go to step 3.
3. Do a true subtract of F2-LO from F1-LO. (A true subtract is when the SUBC instruction is preceded by a SET C instruction.) Then do a 1 's complement subtract of \(\mathrm{F} 2-\mathrm{HI}\) from \(\mathrm{F} 1-\mathrm{HI}\). If the last subtract resulted in \(C=1\), then go to step 3.2, else go to step 3.1.
3.1. Get here means that F2 is larger than F1, and the computed result is negative. Take the 2's complement of the result to make it positive. Set the sign of the result to be the sign of F2. Go to step 3.3.
3.2. Get here means F1 is larger than F2, and the result of the mantissa subtract is positive. Set the sign of the result to be the sign of F1. Go to step 3.3.
3.3. The result after a subtract need not be normalized. Shift left the result mantissa until its MSB is 1. Decrement the exponent of the result by 1 for each such left shift. Go to step 5.
4. Add F2-LO to F1-LO. Next add with any carry from the previous add, \(\mathrm{F} 2-\mathrm{HI}\) to \(\mathrm{F} 1-\mathrm{HI}\). If this last add results in \(C=1\), then go to step 4.1, else go to step 5.
4.1. Rotate Right with carry C-HI. Next load C-LO in and rotate it right with carry. Increase the exponent of the result, C by 1 . Go to step 5 .
5. Round the result. Go to step 6.
6. Pack the result and return.
(ii) FSUB.

The processing steps are as follows:
1. Copy F2 to the stack and change its sign. Go to step 2.
2. Call FADD.
3. Remove the copy of -F2 from the stack and return.
(iii) FMULT.

The processing steps are as follows.
1. Add F1-EXP and F2-EXP to get C1-EXP. Subtract from C1-EXP 127-decimal which is the IEEE bias, to get C-EXP. Go to step 2.
2. Take the XOR of F1-SIGN and F2-SIGN to get CSIGN. Go to step 3.
3. Compute \(\mathrm{F} 1-\mathrm{HI} * \mathrm{~F} 2-\mathrm{HI}\). Let the upper half of the product be \(\mathrm{C} 1-\mathrm{HI}\) and the lower half \(\mathrm{C} 1-\mathrm{LO}\). Go to step 4.
4. Compute F1-HI*F2-LO. Let the upper half of this product be C2-HI. Add C2-HI to C1-LO to give C11-LO. If this last add results in \(\mathrm{C}=1\), then increment \(\mathrm{C} 1-\mathrm{HI}\). Go to step 5.
5. Compute F1-LO*F2-HI. Let the upper half of this product be \(\mathrm{C} 3-\mathrm{HI}\). Add \(\mathrm{C} 3-\mathrm{HI}\) to \(\mathrm{C} 11-\mathrm{LO}\) to get C12-LO. If this last add results in \(\mathrm{C}=1\), then increment C1-HI. Go to step 6.
6. Mantissa normalization. If the MSB of \(\mathrm{C} 1-\mathrm{HI}\) is 1 , then increment C-EXP, else shift left C1-HI.C12LO. Go to step 7.
7. Round C1-HI.C12-LO to get C-HI.C-LO. Go to step 8.
8. Pack C-EXP.C-SIGN, C-HI and C-LO and return as the answer.
(iv) FDIV.

The processing steps are as follows:
1. Compare \(\mathrm{F} 1-\mathrm{HI}\) and \(\mathrm{F} 2-\mathrm{HI}\). If \(\mathrm{F} 2-\mathrm{HI}\) is greater than F1-HI then go to Step 3, else go to step 2.
2. Shift right F1-HI.F1-LO. Increase F1-EXP by 1.
3. Subtract F2-EXP from F1-EXP. Add to the result 127-decimal to get C1-EXP. Go to step 4.
4. Take the XOR of F1-SIGN and F2-SIGN to get C-SIGN. Go to step 5.
5. Compute F1-HI*F2-LO. Let the result be M1-HI.M1-LO. Go to step 6.
6. Divide M1-HI.M1-LO by F2-HI. Let the quotient be M2-HI. Go to step 7.
7. Do a true subtract of M2-HI from F1-LO. Let the result be M3-LO. If \(C=1\) as a result of this subtract, then go to step 8, else decrement F1-HI and go to step 8.
8. Divide F1-HI.M3-LO by F2-HI. Let the quotient be \(\mathrm{C} 1-\mathrm{HI}\) and the remainder R1. Go to step 9.
9. Divide R1 .0000 by F2-HI. Let the quotient be C1LO. Go to step 10.
10. If the MSB of C1-HI is \(\mathbf{1}\) then go to step 11, else shift left C1-HI.C1-LO, decrease C1-EXP by 1 and go to step 11
11. Round C1-HI.C1-LO to get C-HI.C-LO. go to step 12.
12. Pack C1-EXP.C-SIGN, C-HI and C-LO and return as the result.
(v) ATOF.

The processing steps in this case are as follows.
1. Set M-SIGN, the mantissa sign to 0 .

Set M10-EXP, the implicit decimal exponent to 0 .
Set HI-INT to 0 .
Set LO-INT to 0 .
Go to step 2.
2. Get a character from the input string. Let the character be C .
If C is a ' + ', then go to the start of step 2.
If C is a ' - ', then set M-SIGN to FF and go to start of step 2.
If \(C\) is a '. ', then go to step 5 .
If \(C\) is none of the above, then go to step 3 .
3. Subtract 30 from \(C\) to get its integer value. Let this be I . Check and see if (HI-INT.LO-INT)*10 +9 can fit in 32 bits. If it can, then go to step 3.1, else go to step 3.2.
3.1. Multiply HI-INT.LO-INT by 10 and add I to the product. Store this sum back in HI-INT.LO-INT. Go to step 4.
3.2. Increase M10-EXP by 1 and go to step 4.
4. Get a character from the input string. Let the character be C.
If C is a \(\because\) ', then go to step 5 .
If \(C\) is a ' \(E\) ', then go to step 7 .
If \(C\) is the space character, then go to the start of step 4.
If C is none of the above, then go to step 3.
5. Get a character from the input string. Let the character be C.
If \(C\) is a ' \(E\) ', then go to step 7.
If C is the space character, then go to the start of step 5.
If C is none of the above, then go to step 6.
6. Subtract 30 from \(C\) to get its integer value. Let this be I. Check and see if (HIINT.LO-INT)*10 +9 can fit in 32 bits. If it can, then go to step 6.1, else go to step 5.
6.1. Multiply HI-INT.LO-INT by 10 and add I to the product. Store this sum back in HI-INT.LO-INT. Decrement M10-EXP by 1 . Go to step 5 .
7. Set SEXP, the exponent sign to be 0 . Go to step 8.
8. Get a character from the input string. Let the character be C.
If \(C\) is a ' + ', then go to start of step 8.
If \(C\) is a ' - ', then set SEXP to be FF and go to the start of step 8.
If \(C\) is none of the above, then go to step 9.
9. Set M20-EXP, the explicit decimal exponent to 0 . Go to step 10.
10. Subtract 30 from \(C\) to get its integer value. Let this be I. Multiply M20-EXP by 10 and add I to the product. Store this sum back in M20-EXP. Go to step 11.
11. Get a character from the input string. Let this be C. If C is the null character, then go to step 12, else go to step 10.
12. Add M10-EXP and M20-EXP (with the proper sign as determined by SEXP) to get the 10's exponent M-EXP. Save in M-EXP the magnitude of the sum and in SEXP the sign of the sum. Go to step 13.
13. Check and see if HI-INT.LO-INT is 0 . If it is, then set the resulting floating point number, C , to zero and return. If it is not then go to step 14.
14. Normalize HI-INT.LO-INT by left shifts such that the MSB is 1 . Let the number of left shifts needed to do this be L. Set B1-EXP to 32-decimal - L. Go to step 15.
15. If SEXP is 0 , then set P-HI.P-LO to the binary representation of 0.625 , else set P-HI.P-LO to the binary representation of 0.8 . Go to step 16.
16. Multiply HI-INT.LO-INT by P-HI.P-LO M-EXP times. After each multiplication, normalize the partial product if needed by left shifting. Accumulate the number of left shifts needed in B2-EXP. Let the final product be C-HI.C-LO. Go to step 17.
17. Subtract B2-EXP from B1-EXP. Let the result be B-EXP. Go to step 18.
18. If SEXP is 0 , then multiply M-EXP by 4 , else multiply M-EXP by -3 . Let the result be B3-EXP. Go to step 19.
19. Add B-EXP and B3-EXP. Let the result be C1EXP. Add 126 to C1-EXP to restore the IEEE bias, getting C-EXP. Go to step 20.
20. Round C-HI.C-LO. Go to step 21.
21. Pack C-EXP.M-SIGN, C-HI and C-LO and return.
(vi) FTOA.

The processing steps are as follows.
1. Unpack the input FLP number. Let the unpacked number be represented by C-EXP.C-SIGN, C-HI and C-LO. Go to step 2.
2. Subtract 126-decimal from C-EXP to remove the IEEE bias. Let the result be C1-EXP. Go to step 3.
3. Multiply C1-EXP by the binary representation of \(\log (2)\). Let the product be U-HI.U-LO. Go to step 4.
4. Subtract 8 from U-HI.U-LO. Let the magitude of the integer part of the result be \(V\) and its sign VSIGN. Go to step 5.
5. If VSIGN is 0 , then set P-HI.P-LO to the binary representation of 0.8 , else set P-HI.P-LO to the binary representation of 0.625 . Go to step 6.
6. Multiply C-HI.C-LO by P-HI.P-LO V times. Normalize the partial product after each multiplication, if needed, by left shifting. Accumulate any left shifts needed in B1-EXP. Let the final product be HI-INT.LO-INT. Go to step 7.
7. Subtract B1-EXP from C1-EXP. Let the result be B2-EXP. Go to step 8.
8. If VSIGN is 0 , then multiply \(\vee\) by -3 , else multiply it by 4. Let the result be B3-EXP. Go to step 9 .
9. Add B2-EXP and B3-EXP. Let the result be B4EXP. Go to step 10.
10. If B4-EXP is more than 32-decimal, then increase \(V\) and go to step 6, else go to step 11.
11. If B4-EXP is less than 28 -decimal, then decrease \(V\) and go to step 6, else go to step 12.
12. Subtract B4-EXP from 32. Let the result be B5EXP. Go to step 13.
13. Shift HI-INT.LO-INT right B5-EXP number of times. Go to step 14.
14. Add 16 -decimal to the address of the start of the decimal string. Output a null byte there. Go to step 15.
15. Divide \(V\) by 10 -decimal. Let the quotient be \(Q\) and the remainder R. Add 30 to R and output it to the decimal string. Next add 30 to \(Q\) and output it to the decimal string. Go to step 16.
16. If VSIGN is 0 , then output ' + ' to the output string, else output ' -' to the output string. Go to step 17.
17. Output ' \(E\) ' to the output string. Output '. ' to the output string. Go to step 18.
18. Divide C-HI.C-LO by 10 -decimal 10 times. Let the remainder in each division be \(R\). Add 30 to each \(R\) and output it to the output string. Go to step 19.
19. If C-SIGN is 0 , then output the space character to the output string, else output '-' to the output string. Then return to the calling program.

\section*{REFERENCES}
1. ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, IEEE, Aug. 12, 1985.
2. J.T. Coonen, "An Implementation Guide to a Proposed Standard for Floating-Point Arithmetic," IEEE Computer, Jan. 1980, pp. 68-79.
3. K. Hwang, Computer Arithmetic, John-Wiley and Sons, 1979.
4. M. M. Mano, Computer System Design, Prentice-Hall, 1980.

APPENDIX A

\section*{A USER'S MANUAL FOR THE HPC}

\section*{FLOATING POINT PACKAGE}

The Single Precision Floating Point Package for the HPC implements the following functions.

\section*{ARITHMETIC FUNCTIONS}
1. FADD—Add two floating point numbers.
2. FSUB-Subtract two floating point numbers.
3. FMULT-Multiply two floating point numbers.
4. FDIV-Divide two floating point numbers.

\section*{FORMAT CONVERSION FUNCTIONS}
5. ATOF-Convert an ASCII string representing a decimal floating point number to a single precision floating point number.
6. FTOA-Convert a single precision floating point number to an ASCII string that represents the decimal floating point value of the number.
The entire package is in the form of a collection of subroutines and is contained in the following files.
1. FERR.MAC
2. FNACHK.MAC
3. FZCHK.MAC
4. FUNPAK.MAC
5. FPAK.MAC
6. FPTRAP.MAC
7. ROUND.MAC
8. BFMUL.MAC
9. ISIOK.MAC
10. MUL10.MAC
11. ATOF.MAC
12. FTOA.MAC
13. FADD.MAC
14. FMULT.MAC
15. FDIV.MAC

The first 7 files are general utility routines that are used by all the Arithmetic and Format Conversion subroutines. The next 3 files, BFMUL.MAC, ISIOK.MAC and MUL10.MAC are used only by the Format Conversion subroutines, ATOF and FTOA. Depending on the functions being used in the user program, only the necessary files need be included.

\section*{INTERFACE WITH USER PROGRAMS}
1. All the Arithmetic routines expect the input to be in the IEEE Single Precision format. This format requires 2 words for the storage of each floating point number. If the required arithmetic operation is FlopF2, where op is + , - , * or \(/\), then the routines expect that F 1 is available in registers K and A on entry, with the high half in K. Also, the two words of F2 are expected to be on the stack. If SP is the stack pointer on entry into one of the Arithmetic function subroutines, then the high word of F2 should be at W(SP-4) and the low word at W(SP-6). The result of the Arithmetic operation is returned in IEEE format in registers \(K\) and \(A\), with the high word in \(K\).
2. The Format Conversion subroutine ATOF expects that on entry, B contains the address of the ASCII string representing the decimal floating point number. This string must be of the form
Siiiii.ffffffEsNND
where
\(S\) is an optional sign for the mantissa. Thus \(S\) can be ' + ', '-' or not present at all.
iiiiii is the optional integer part of the mantissa. If it is present, it can be of any length, must contain only the characters ' 0 ' through ' 9 ' and must not contain any embedded blanks.
. is the optional decimal point. It need not be present if the number has no fractional part.
ffffff is the optional fractional part of the mantissa. ffffff, if it is present must consist of a sequence of digits ' 0 ' through ' 9 '. It can be of any length. Note that either iiiii, the integer part or .fffff the fractional part must be present.
\(E\) is the required exponent start symbol.
\(s\) is the optional sign of the exponent. If it is present, it must be ' + ' or ' - '.
NN is the exponent and consists of at most two decimal digits. It is required to be present.
D is the null byte <00> and must be present to terminate the string.
The floating point number represented by the above string is returned by ATOF in IEEE format in registers \(K\) and \(A\).
3. The format conversion routine FTOA expects the floating point number input to be in registers K and A in the IEEE format. Register B is expected to contain the starting address of a 17 byte portion of memory where the output string will be stored.
4. Three global symbols need to be defined in the user program before assembling the user program and any included floating point package files. These symbols are:
(i) TMP1 which must be set to 0 . The package uses W(TMP1) for temporary storage.
(ii) FPERWD which must be set to an address in the base page. The package signals floating point exceptions using W(FPERWD). This is described below.
(iii) FPTRAP which must be set to the address of the start of a user floating point exception handler. Again this is described below.

\section*{FLOATING POINT EXCEPTS}

The package maintains a history of floating point exceptions in the 4 least significant bits of the word W(FPERWD). The value of the symbol FPERWD should be defined by the user program, and should be an address in the base page. This word should also be cleared by the user program before calling any floating point routine. The word is never cleared by the floating point package, and the user program can examine this word to determine the type of exceptions that may have occurred during the course of a computation.

The following 4 types of error can occur in the course of a floating point computation.
1. Invalid Operand. This happens if one of the input numbers for an Arithmetic routine or the input for FTOA is not a valid floating point number. An invalid floating point number (or NaN ) can be created either by an overflow in a previous computation step, or if the ASCII decimal floating point number input to ATOF is too large to be represented in the IEEE format. The result, if one of the inputs is a NaN is always set to a NaN .
2. Overflow. This happens if the result of a computation is too large to be represented within the exponent range available. Overflow can occur in any of the arithmetic routines or ATOF. On overflow, the result is set to a representation called NaN . An NaN is considered an illegal operand in all successive steps.
3. Underflow. This occurs if the result of a computation is too small to be represented with the precision and expo-
nent range available. On underflow, the result is set to zero.
4. Divide-by-zero. This error occurs if F2 is zero when computing F1/F2. The result is set to an NaN.
Each of the above errors results in a bit being set in W(FPERWD). This is done as follows:
Bit 0-Set on Overflow.
Bit 1-Set on Underflow.
Bit 2—Set on Illegal Operand.
Bit 3-Set on Divide-by-zero.
One further action is taken when a floating point exception occurs. After the result has been set to the appropriate value, and the corresponding bit in W(FPERWD) set, the package does a subroutine call to address FPTRAP. The user can provide any exception handler at this address. The file FPTRAP.MAC contains the simplest possible user exception handler. It does nothing, but merely returns back to the calling program.


7
.FORM 'THE FLP ROUTINES'

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 3
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FLP
FERR.MAC
1 1
12
20
21
30
3 1
40
4 1
PAGE: 3 HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FLP
FERR.MAC

```
```

; EXCEPTION HANDLING.

```
; EXCEPTION HANDLING.
2 ; DIVIDE BY ZERO.
2 ; DIVIDE BY ZERO.
4 F000 820802FA
4 F000 820802FA
F004 00
F004 00
6 ~ F 0 0 5 ~ B l 7 F 8 0 ~
6 ~ F 0 0 5 ~ B l 7 F 8 0 ~
F008 3093
F008 3093
8 FOOR 3FCC
8 FOOR 3FCC
FOOC 3FCE
FOOC 3FCE
FOOE 3C
FOOE 3C
13 F00F 820402FA
13 F00F 820402FA
F013 00
F013 00
F014 B17F80
F014 B17F80
F017 3084
F017 3084
F019 3FCC
F019 3FCC
F01B 3FCE
F01B 3FCE
F01D 3C
F01D 3C
F01E 820202FA
F01E 820202FA
F022 00
F022 00
F023 ACC8CA
F023 ACC8CA
F026 3075
F026 3075
F028 3FC4
F028 3FC4
F02A 3FCC
F02A 3FCC
F02C 3FCE
F02C 3FCE
F02E 3C
F02E 3C
F02F 820102FA
F02F 820102FA
F033 00
F033 00
F034 Bl7F80
F034 Bl7F80
F037 3064
F037 3064
F039 3FC4
F039 3FC4
F03B 3FCC
F03B 3FCC
F03D 3FCE
F03D 3FCE
F03F 3C
```

F03F 3C

```

8
```

                                    .FORM 'FERR.MAC'
    ```
                                    .FORM 'FERR.MAC'
                                    .INCLD FERR.MAC
                                    .INCLD FERR.MAC
DIVBYO:
DIVBYO:
            OR FPERWD, 08 ; SET THE DIVIDE BY O BIT.
            OR FPERWD, 08 ; SET THE DIVIDE BY O BIT.
            CLR A
            CLR A
            LD K, 07F80
            LD K, 07F80
            JSR FPTRAP
            JSR FPTRAP
            POP B
            POP B
            POP X
            POP X
            RET
            RET
    ; ILLEGAL OPERAND - ONE OF Fl OR F2 IS A NAN.
    ; ILLEGAL OPERAND - ONE OF Fl OR F2 IS A NAN.
    FNAN:
    FNAN:
            OR FPERWD, 04 ; SET THE ILLEGAL OPERAND BIT.
            OR FPERWD, 04 ; SET THE ILLEGAL OPERAND BIT.
            CLR A
            CLR A
            LD K, 07F80 ; RETURN NAN IN K AND A.
            LD K, 07F80 ; RETURN NAN IN K AND A.
            JSR FPTRAP ; GO TO USER TRAP ROUTINE.
            JSR FPTRAP ; GO TO USER TRAP ROUTINE.
            POP B
            POP B
            POP X
            POP X
            RET
            RET
        ; EXPONENT UNDERFLOW.
        ; EXPONENT UNDERFLOW.
        UNDFL:
        UNDFL:
            OR FPERWD, 02 ; SET THE EXPONENT UNDERFLOW BIT.
            OR FPERWD, 02 ; SET THE EXPONENT UNDERFLOW BIT.
            CLR A
            CLR A
            LD K, A
            LD K, A
            JSR FPTRAP
            JSR FPTRAP
            POP SP
            POP SP
            POP B
            POP B
            POP X
            POP X
            RET
            RET
; EXPONENT OVERFLOW.
; EXPONENT OVERFLOW.
OVRFL:
OVRFL:
            OR FPERWD, Ol ; SET THE EXPONENT OVERFLOW BIT.
            OR FPERWD, Ol ; SET THE EXPONENT OVERFLOW BIT.
            CLR A
            CLR A
            LD K, 07F80
            LD K, 07F80
            JSR FPTRAP
            JSR FPTRAP
            POP SP
            POP SP
            POP B
            POP B
            POP X
            POP X
            RET
            RET
;
;
                    .END
```

                    .END
    ```
```

10
1 1
1
2
3
;
; SUBROUTINE TO CHECK IF A SP FLOATING POINT NUMBER STORED. IN THE
5 ; IEEE FLOATING POINT FORMAT IN REGS. K AND A IS NAN.
6
7 ; RETURNS O IN C IF THE NUMBER IS NOT A NAN.
8 ; RETURNS 1 IN C IF THE NUMBER IS A NAN.
9
1 0
11
12
13 F040 AECA
F042 E7
F043 BDFEFF
F046 45
F047 D7
F048 03
F049 AECA
F04B 3C
21
22 F04C D7
23 F04D 02
24 FO4E AECA
25 F050 3C
26
27
.END

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 5
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FNACHK
FZCHK.MAC
4 - -
*
8
9
10
1 1
F051 AECA
F053 E7
F054 9DFF
F056 45
F057 D7
F058 02
F059 AECA
F05B 3C
F05C D7
F05D 03
F05E AECA
F060 3C
25
26

```

12
13
1
```

                .FORM 'FZCHK.MAC'
    ```
                .FORM 'FZCHK.MAC'
                                    .INCLD FZCHK.MAC
                                    .INCLD FZCHK.MAC
                                    .TITLE FZCHK
                                    .TITLE FZCHK
                                    .LOCAL
                                    .LOCAL
    ;
    ;
    ; SUBROUTINE THAT CHECKS IF A SP FLOATING POINT NUMBER STORED
    ; SUBROUTINE THAT CHECKS IF A SP FLOATING POINT NUMBER STORED
    ; IN THE IEEE FORMAT IN REGS K AND A IS ZERO.
    ; IN THE IEEE FORMAT IN REGS K AND A IS ZERO.
    RETURNS O IN C IF THE NUMBER IS NOT ZERO.
    RETURNS O IN C IF THE NUMBER IS NOT ZERO.
    RETURNS l IN C IF THE NUMBER IS ZERO.
    RETURNS l IN C IF THE NUMBER IS ZERO.
    SAVES REGS. K, A, X, AND B BUT DESTROYS C.
    SAVES REGS. K, A, X, AND B BUT DESTROYS C.
    ;
    ;
FZCHK:
FZCHK:
                                    X A, K
                                    X A, K
                                    SHL A
                                    SHL A
                                    IFGT A,OFF
                                    IFGT A,OFF
                                JP $ANOTO
                                JP $ANOTO
                                RRC A
                                RRC A
                                SET C
                                SET C
                                    X A, K
                                    X A, K
                                    RET
                                    RET
$ANOTO:
$ANOTO:
    RRC A
    RRC A
    RESET C
    RESET C
                                    X A, K
                                    X A, K
                    RET
                    RET
                    ;
                    ;
                    .END
```

                    .END
    ```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 6
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FZCHK
FUNPAK.MAC

```
```

14
15
l
2
3
4
5
6
7
8
9
10
11
12
1 3
14
15
16
17
18
1 9
20
21
22
23 F061 ABCC
24 F063 00
25 F064 D1
26 F065 88CC
27 F067 Dl
28 F068 88CD
29 F06A Dl
30 F06B A8CA
F06D 96C80F
F070 Dl
F071 A8CA
F073 E7
F074 B9FF00
F077 07
F078 9AFF
F07A Fl
F07B 3C
40
4 1

```
```

    .FORM 'FUNPAK.MAC'
    ```
    .FORM 'FUNPAK.MAC'
    .INCLD FUNPAK.MAC
    .INCLD FUNPAK.MAC
    .TITLE FUNPAK
    .TITLE FUNPAK
    .LOCAL
    .LOCAL
    ;
    ;
    SUBROUTINE TO UNPACK A SP FLOATING POINT NUMBER STORED IN THE
    SUBROUTINE TO UNPACK A SP FLOATING POINT NUMBER STORED IN THE
    IEEE FORMAT IN REGS. K AND A. THE UNPACKED FORMAT OCCUPIES 3
    IEEE FORMAT IN REGS. K AND A. THE UNPACKED FORMAT OCCUPIES 3
    WORDS AND IS ORGANIZED AS FOLLOWS:
    WORDS AND IS ORGANIZED AS FOLLOWS:
        increasing addrs |
        increasing addrs |
        |
        |
    EEEEEEEE - 8 BIT EXPONENT IN EXCESS-127 FORMAT
    EEEEEEEE - 8 BIT EXPONENT IN EXCESS-127 FORMAT
    SSSSSSSS - SIGN BIT < 00 -> +, FF -> _>
    SSSSSSSS - SIGN BIT < 00 -> +, FF -> _>
    M ... M - 24 BITS OF MANTISSA. NOTE THAT IMPLIED l IS PRESENT HERE.
    M ... M - 24 BITS OF MANTISSA. NOTE THAT IMPLIED l IS PRESENT HERE.
    ON ENTRY TO THE SUBROUTINE X SHOULD POINT TO FLO. ON EXIT, X POINTS
    ON ENTRY TO THE SUBROUTINE X SHOULD POINT TO FLO. ON EXIT, X POINTS
    TO THE WORD AFTER FSIGN.
    TO THE WORD AFTER FSIGN.
    REGS. K, A AND B ARE DESTROYED BY THIS SUBROUTINE.
    REGS. K, A AND B ARE DESTROYED BY THIS SUBROUTINE.
    ;
    FUNPAK:
    FUNPAK:
        ST A,B ; SAVE A IN B.
        ST A,B ; SAVE A IN B.
        CLR A
        CLR A
        X A,M(X+) ; ZERO LOW BYTE OF FLO.
        X A,M(X+) ; ZERO LOW BYTE OF FLO.
        LD A, L(B)
        LD A, L(B)
        X A, M(X+) ; MOVE LOW BYTE OF F-RO INTO HIGH BYTE OF FLO.
        X A, M(X+) ; MOVE LOW BYTE OF F-RO INTO HIGH BYTE OF FLO.
        LD A, H(B)
        LD A, H(B)
        X A, M(X+) ; MOVE MID BYTE OF MANT INTO LOW BYTE OF FHI.
        X A, M(X+) ; MOVE MID BYTE OF MANT INTO LOW BYTE OF FHI.
        LD A, K
        LD A, K
        SET A.7 ; SET IMPLIED l IN MANTISSA
        SET A.7 ; SET IMPLIED l IN MANTISSA
        X A, M(X+) ; MOVE HIGH BYTE OF mANT INTO HIGH BYTE OF FHI.
        X A, M(X+) ; MOVE HIGH BYTE OF mANT INTO HIGH BYTE OF FHI.
        LD A, K
        LD A, K
        SHL A ; SIGN BIT TO CARRY.
        SHL A ; SIGN BIT TO CARRY.
        AND A, OFFOO ; ZERO SIGN.
        AND A, OFFOO ; ZERO SIGN.
        IF C
        IF C
        OR A, OFF ; PUT SIGN BACK IF -.
        OR A, OFF ; PUT SIGN BACK IF -.
        X A, W(X+) ; SAVE FEXP-FSIGN.
        X A, W(X+) ; SAVE FEXP-FSIGN.
        RET
        RET
    ;
    ;
        .END
```

        .END
    ```

HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FPAK
FPTRAP.MAC

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 9
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FPTRAP
ROUND.MAC
```

20
21
l
2
3
4 -
5 ;
6 ;
8 ;
9 ;
11 ;
12 ; ON EXIT X HAS THE ADDRESS OF C-EXP.C-SIGN.
13
FO9E F2
F09F F4
F FOAO 96C817
7 FOA3 43
F0A4 F0
FOA5 FO
FOA6 5F
21
22
F0A7 B80100
FOAA FI
FOAB 07
FOAC 42
FOAD FO
FOAE 57
29
30
FOAF F4
F FOBO B8
FOB1 00
FOB2 O1
FOB3 07
34 FOB4 42
35 FOB5 FI
36 FOB6 4F
37
38
39 FOB7 D7
40 FOB8 F3
41 F0B9 F4
4 2 ~ F O B A ~ D 7 ~
43 FOBB F1
4 4 ~ F O B C ~ F O
45 FOBD F4
46 FOBE B80100
47 FOCl 07

```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 10
HPC CROSS ASSEMBLER,REV:C,30 JUL 86 SROUND ROUND.MAC
\begin{tabular}{llll}
48 FOC2 BAFF00 & & OR A, OFF00 \\
49 FOC5 F6 MAKE IT A NAN. \\
50 & & ST A, W \((\mathrm{X})\) & \\
51 & ; & & \\
52 FOC6 3C & \$EXIT: & & \\
53 & & RET & \\
54 & ; & & .END
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
SROUND
BFMUL.MAC
```

22
23
I
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21 F0C7 AFCE
FOC9 AFC8
FOCB AFCA
FOCD ABCA
FOCF A6FFF6C4FE
FOD4 3FCA
FOD6 AFCE
FOD8 AFC8
FODA A8CA
30 FODC A6FFF2C4FE
FOE1 3FC8
32
33 FOE3 3FCA
34 FOE5 96CEF8
35 FOE8 07
36 FOE9 A9CA
37 FOEB 3FCE
38 FOED AFCA
39 FOEF AFC8
FOFl A8CE
l FOF3 A6FFF6C4FE
FOF8 3FC8
FOFA 3FCA
4 FOFC 96CEF8
45 FOFF 07
4 6 ~ F 1 0 0 ~ A 9 C A ~
4 7 ~ F 1 0 2 ~ 3 F C E ~
4 8 ~ F l 0 4 ~ 3 C ~
4 9

```
```

.FORM 'BFMUL.MAC'

```
.FORM 'BFMUL.MAC'
.INCLD BFMUL.MAC
.INCLD BFMUL.MAC
.TITLE BFMUL
.TITLE BFMUL
;
;
THIS SUBROUTINE IS USED TO MULTIPLY TWO 32 BIT FIXED POINT FRACTIONS.
THIS SUBROUTINE IS USED TO MULTIPLY TWO 32 BIT FIXED POINT FRACTIONS.
; THE ASSUMED BINARY POINT IS TO THE IMMEDIATE LEFT OF THE MSB.
; THE ASSUMED BINARY POINT IS TO THE IMMEDIATE LEFT OF THE MSB.
THE FIRST FRACTION IS STORED IN REGS K AND A, WITH THE MORE
THE FIRST FRACTION IS STORED IN REGS K AND A, WITH THE MORE
SIGNIFICANT WORD BEING IN K.
SIGNIFICANT WORD BEING IN K.
THE SECOND FRACTION IS STORED ON THE STACK. THE MORE SIGNIFICANT
THE SECOND FRACTION IS STORED ON THE STACK. THE MORE SIGNIFICANT
WORD IS AT W(SP-4) AND THE LOWER SIGNIFICANT WORD
WORD IS AT W(SP-4) AND THE LOWER SIGNIFICANT WORD
IS IN THE WORD BELOW IT.
IS IN THE WORD BELOW IT.
THE 32 BIT PRODUCT IS LEFT IN REGS. K AND A, WITH THE MORE
THE 32 BIT PRODUCT IS LEFT IN REGS. K AND A, WITH THE MORE
; SIGNIFICANT WORD BEING IN K.
; SIGNIFICANT WORD BEING IN K.
IMPORTANT NOTE : THE FRACTIONS ARE ASSUMED TO BE UNSIGNED.
IMPORTANT NOTE : THE FRACTIONS ARE ASSUMED TO BE UNSIGNED.
;
;
; REGS. B AND X ARE UNCHANGED.
; REGS. B AND X ARE UNCHANGED.
;
;
BFMUL:
BFMUL:
PUSH X ; SAVE X.
PUSH X ; SAVE X.
PUSH A ; SAVE Fl-LO
PUSH A ; SAVE Fl-LO
PUSH K ; SAVE Fl-HI.
PUSH K ; SAVE Fl-HI.
LD A, K ; MOVE Fl-HI TO A.
LD A, K ; MOVE Fl-HI TO A.
MULT A, W(SP-OA); MULTIPLY F1-HI BY F2-HI.
MULT A, W(SP-OA); MULTIPLY F1-HI BY F2-HI.
POP K ; GET FI-HI.
POP K ; GET FI-HI.
PUSH X ; SAVE PR-HI.
PUSH X ; SAVE PR-HI.
PUSH A ; SAVE PR-LO.
PUSH A ; SAVE PR-LO.
LD A, K ; MOVE Fl-HI TO A.
LD A, K ; MOVE Fl-HI TO A.
MULT A, W(SP-OE) ; MULTIPLY F1-HI BY F2-LO.
MULT A, W(SP-OE) ; MULTIPLY F1-HI BY F2-LO.
POP A ; GET PR-LO SAVED. NOTE THAT THE
POP A ; GET PR-LO SAVED. NOTE THAT THE
                                    ; LO WORD OF THIS PRODUCT IS DISCARDED.
                                    ; LO WORD OF THIS PRODUCT IS DISCARDED.
POP K ; GET PR-HI SAVED.
POP K ; GET PR-HI SAVED.
ADD A, X ; ADD TO PR-LO THE HI WORD OF THIS PRODUCT.
ADD A, X ; ADD TO PR-LO THE HI WORD OF THIS PRODUCT.
IF C ; ON CARRY,
IF C ; ON CARRY,
INC K ; PROPAGATE THRU TO PR-HI.
INC K ; PROPAGATE THRU TO PR-HI.
POP X ; GET Fl-LO.
POP X ; GET Fl-LO.
PUSH K ; SAVE PR-HI.
PUSH K ; SAVE PR-HI.
PUSH A ; SAVE PR-LO.
PUSH A ; SAVE PR-LO.
LD A, X ; MOVE Fl-LO TO A.
LD A, X ; MOVE Fl-LO TO A.
MULT A, W(SP-OA); MULTIPLY BY F2-HI.
MULT A, W(SP-OA); MULTIPLY BY F2-HI.
POP A ; GET PR-LO SAVED.
POP A ; GET PR-LO SAVED.
POP K ; GET PR-HI SAVED.
POP K ; GET PR-HI SAVED.
ADD A, X ; ADD TO PR-LO THE HI-WORD OF THIS PRODUCT.
ADD A, X ; ADD TO PR-LO THE HI-WORD OF THIS PRODUCT.
IF C
IF C
INC K ; PROPAGATE ANY CARRY TO PR-HI.
INC K ; PROPAGATE ANY CARRY TO PR-HI.
POP X ; RESTORE X.
POP X ; RESTORE X.
RET
```

RET

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 12
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
BFMUL
BFMUL.MAC
5 0 ~ . ~ E N D ~
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 13
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
BFMUL
ISIOK.MAC

| 24 | . FORM 'ISIOK.MAC' |
| :---: | :---: |
| 25 | . INCLD ISIOK.MAC |
| 1 | .TITLE ISIOK |
| 2 | . LOCAL |
| 3 | ; |
| 4 | ; THIS SUBROUTINE IS USED TO DETERMINE IF ANOTHER DECIMAL DIGIT CAN |
| 5 | ; BE ACCumulated in the 32 bit Integer Stored in regs. K and a. |
| 6 | ; THE MORE SIGNIFICANT WORD IS IN K. |
| 7 | ; SETS THE CARRY TO 1 IF IT CAN BE ACCUMULATED; RESETS THE CARRY |
| 8 | ; OTHERWISE. PRESERVES ALL REGS. |
| 9 | ; |
| 10 | ISIOK: |
| 11 F105 02 | SET C |
| 12 F106 861999CAFC | IFEQ K, 01999 |
| 13 F10B 47 | JP \$CHKOT |
| 14 F10C 861999CAFD | IFGT K, 01999 |
| 15 Flll 03 | RESET C |
| 16 F112 3C | RET |
| 17 Fll3 BD9998 | \$CHKOT: IFGT A, 09998 |
| 18 Fll6 03 | RESET C |
| 19 Fll7 3C | RET |
| 20 | ; |
| 21 | .END |

```
```

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
ISIOK
MULIO.MAC

```


    ; THIS SUBROUTINE CONVERTS A DECIMAL FLOATING POINT STRING TO
    ; AN IEEE FORMAT SINGLE PRECISION FLOATING POINT NUMBER. THE
    ; INPUT DECIMAL STRING IS ASSUMED TO BE OF THE FORM
    ; WHERE S IS THE SIGN OF THE DECIMAL MANTISSA,
        M...M IS THE INTEGER PART OF THE MANTISSA,
        F...F IS THE FRACTIONAL PART OF THE MANTISSA,
        D IS THE SIGN OF THE DECIMAL EXPONENT,
    AND NNN IS THE DECIMAL EXPONENT.
    STRING HOLDING THE DECIMAL FLOATING POINT NUMBER. THIS STRING
    ; MUST BE TERMINATED BY A NULL BYTE.
    THE BINARY FLOATING POINT NUMBER IS RETURNED IN
    REGS. B AND X ARE LEFT UNCHANGED.
        PUSH X
        PUSH B
        CLR A ; 2ERO A.
        PUSH A ; STORAGE FOR MANTISSA SIGN.
        ; STORAGE FOR IMPLICIT 10'S EXPONENT
        PUSH A ; STORAGE FOR HI-INT.
        PUSH A ; STORAGE FOR LO-INT.
    DECIMAL STRING MUST START WITH A '+', '-', '.' OR A DIGIT.
    ; RESULTS ARE UNPREDICTABLE IF IT DOES NOT.
    ; THE '+' MEANS THAT THE MANTISSA IS POSITIVE. IT CAN BE OMITTED.
    ; THE '-' MEANS THAT THE MANTISSA IS NEGATIVE.
    ; THE '.' MEANS THAT THE MANTISSA HAS NO INTEGER PART.
    \$LOOP1:
        LDS A, \(M(B+)\)
        IFEQ A, '+' ; IF IT IS A '+',
        JP \$LOOPI ; DO NOTHING, BUT GET 1 MORE.
        IFEQ A, '-' ; IF IT IS A '-',
        JP \$MSIGN ; GO AND CHANGE THE MANTISSA SIGN.
        IFEQ A, '.' ; IF IT IS A '.',
\begin{tabular}{|c|c|c|c|}
\hline 50 & F151 9438 & JMP \$FRCOL & \begin{tabular}{l}
; GO AND COLLECT THE FRACTION PART. \\
; GET HERE MEANS IT IS A DIGIT.
\end{tabular} \\
\hline 52 & F153 48 & JP \$INCOL & ; SO GO AND COLLECT THE INTEGER PART. \\
\hline 53 & & \$MSIGN: & \\
\hline 54 & Fl54 90FF & LD A, OFF & \\
\hline 55 & F156 A6FFF8C4AB & ST A, W(SP-08) & ; CHANGE MANTISSA SIGN TO NEG. \\
\hline 56 & F15B 74 & JP \$LOOP1 & ; GO BACK FOR SOME MORE. \\
\hline 57 & & ; & \\
\hline 58 & & \$INCOL: & \\
\hline 59 & & ; GET HERE MEANS COLLEC & ING INTEGER PART OF MANTISSA. \\
\hline 60 & & & \\
\hline 61 & F15C 02 & SET C & \\
\hline 62 & F15D 8230C8EB & SUBC A, '0' & ; CONVERT DIGIT FROM ASCII TO INTEGER. \\
\hline 63 & F161 ACC8CE & LD \(\mathrm{X}, \mathrm{A}\) & ; MOVE INTEGER TO X. \\
\hline 64 & F164 3FCA & POP K & ; GET HI-INT COLLECTED SO FAR. \\
\hline 65 & F166 3FC8 & POP A & ; GET LO-INT COLLECTED SO FAR. \\
\hline 66 & F168 3463 & JSR ISIOK & ; CHECK IF THE DIGIT CAN BE ACCUMULATED. \\
\hline 67 & Fl6A 07 & IF C & ; LOOK AT C. \\
\hline 68 & Fl6B 4B & JP \$ACCM & ; YES, IT CAN BE SO GO DO It. \\
\hline 69 & & & ; GET HERE MEANS CAN ACCUMULATE ANY MORE. \\
\hline 70 & & & ; SO INCREASE THE IMPLICIT 10 'S EXPONENT. \\
\hline 71 & F16C 3FCE & POP X & ; GET IMPLICIT 10'S EXPONENT COLLECTED \\
\hline 72 & F16E A9CE & INC X & ; SO FAR AND INCREMENT IT. \\
\hline 73 & F170 AFCE & PUSH X & ; SAVE IT BACK. \\
\hline 74 & F172 AFC8 & PUSH A & ; SAVE LO-INT. \\
\hline 75 & F174 AFCA & PUSH K & ; SAVE HI-INT. \\
\hline 76 & F176 46 & JP \$ISNXT & \\
\hline 77 & & ; & \\
\hline 78 & & \$ACCM : & \\
\hline 79 & & ; GET HERE MEANS THE PRE & SENT DIGIT CAN BE ACCUMULATED. \\
\hline 80 & F177 345F & JSR MULIO & ; MULTIPLY BY 10 AND ADD DIGIT. \\
\hline 81 & F179 AFC8 & PUSH A & ; SAVE LO-INT. \\
\hline 82 & F17B AFCA & PUSH K & ; SAVE HI-INT. \\
\hline 83 & & \$ISNXT: & \\
\hline 84 & & ; PROCESS THE NEXT CHARA & CTER. \\
\hline 85 & Fl7D Co & LDS \(A, M(B+)\) & \\
\hline 86 & Fl7E 40 & NOP & \\
\hline 87 & F17F 9C2E & IFEQ A, '.' & ; IF IT IS A '.' \\
\hline 88 & F181 49 & JP \$FRCOL & ; GO COLLECT FRACTION PART. \\
\hline 89 & F182 \(9 \mathrm{C45}\) & IFEQ A, 'E' & ; IF IT IS 'E', \\
\hline 90 & F184 9434 & JMP \$EXCOL & ; GO COLLECT EXPONENT PART. \\
\hline 91 & F186 9C20 & IFEQ A, ' ' & ; IF IT IS A SPACE, \\
\hline 92 & F188 6B & JP \$ISNXT & ; GO GET SOME MORE. \\
\hline 93 & & & ; GET HERE MEANS IT IS A DIgIt. \\
\hline 94 & F189 952D & JMP \$INCOL & \\
\hline 95 & & ; & \\
\hline 96 & & \$FRCOL: & \\
\hline 97 & & ; GET HERE MEANS COLLEC & THE FRACTIONAL PART OF THE MANTISSA. \\
\hline 98 & & ; & \\
\hline 99 & F18B C0 & LDS A, M(B+) & \\
\hline 100 & F18C 40 & NOP & \\
\hline
\end{tabular}


101 F18D 9 C45
102
103

105
106 F194 D2
107 F195 8230C8EB
108 F199 ACC8CE
109 F19C 3FCA
110 F19E
112 11A2 07
112
114
115 F1A4 AFC8
116 FlA6 AFCA
FlA8 7D
18
120
121 FlA9 3491
22 Flab 3FCE

124 F1B2 AFCE
125 FlB4 AFC8
26 F1B6 AFCA

128
128
130

32 F1BA 03
133
134 FIBB CO
FIBC 40
137 IBD
138 FlCO 9C2D
39 FlC2 44
140 F1C3 9C20
141 FlC5 6A
142

144
145 FlC7 02
146 F1C8 6D
147
148
150 F1C9 9100
151 F1CB 07

IFEQ \(A\), 'E' ; IF IT IS A 'E', JMP \$EXCOL ; GO COLLECT EXPONENT.
IFEQ A, ' ' ; IF IT IS SPACE, JP \(\$\) FRCOL ; GO GET SOME MORE.

SET C
SUBC A, 'O' ; GET INTEGER FROM DIGIT.
LD X, A ; SAVE IT IN A.

JSR ISIOK ; CHECK IF IT CAN BE ACCUMULATED.
IF C
; GET HERE MEANS CAN'T COLLECT MORE DIGITS.
PUSH
PUSH K
JP \$FRCOL ; SO JUST IGNORE IT.
;
; ACCUMULATE THE FRACTIONAL DIGIT.
JSR MULIO ; MULTIPLY BY 10 AND ADD DIGIT.
; GET IMPLICIT 10'S EXPONENT COLLECTED SO FAR,
; AND DECREMEN IT BY 1.
PUSH A ; SAVE IO BAC.
PUSH K ; SAVE HI-INT.
JMP \$FRCOL ; GO GET SOME MORE.
\$EXCOL:
; GET HERE MEANS THE EXPLICIT 10'S EXPONENT NEEDS TO BE ; COLLECTED FROM THE STRING.

RESET C ; MAKE EXPONENT SIGN POST.
LDS \(A, M(B+)\)
MOP
IPQ \(A,{ }^{\circ}+1\) II IS
IFEQ \(A,{ }^{\prime}-\) ', \(\quad\) IF IT IS A '-',
JP \$ESIGN ; GO FIX EXPONENT SIGN.
IFEQ \(A\), , ; IF IT IS SPACE,
JP \$EXCHR ; GO GET SOME MORE.
; GET HERE MEANS IT IS A DIGIT.
\$ESIGN:
SET C
JP \$EXCHR
\$EXACC :
; ACCUMULATE THE EXPLICIT 10'S EXPONENT.
LD K, 0
IF C
NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
ATOF
ATOF.MAC
202 ; NOW CONVERT HI-INT.LO-INT TO A NORMALIZED FLOATING POINT
```

152 FICC 91FF

```
153 FICE AFCA
154 F1DO 9300
155 F1D2 AFCE
156
157 FlD4 02
158 F1D5 8230C8EB
159 F1D9 ACC8CE
160 FIDC \(3 F C 8\)
161 FIDE A0C8CEF8
162 F1E? AOC8CEF8
163 F1E6 E7
164 FIE7 E7
165 F1E8 E7
166 FlE9 96CEF8
167 F1EC AFC8
168 FIEE C0
169 FIEF 40
170 FlFO 9000
171 F1F2 41
172
173
174 F1F3 7F
175
176
177
178
179 F1F4 3FC8
180 FlF6 3FCA
181 FlF8 8200CAFC
182 FIFC 42
183 F1FD 01
184 FIFE 04
185
186 FlFF AGFFFAC4F8
187 F204 BD7FFF
188 F207 43
189 F208 9300
190 F20A 44
191
192 F20B 93FF
193 F20D 01
194 F20E 04
195
196 F20F ACC8CC
197 F212 3FC8
198 F214 3FCA
199 F216 AFCE
200 F218 AFCC
201
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 19
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
ATOF
ATOF.MAC
203 ; NUMBER. THE BINARY EXPONENT IS COLLECTED IN B.
204 ;
205 F21A 9000 IFGT A, O ; IF HI-INT IS NOT 0,
206 F21C 58
207 F21D 8200CAFD
208 F221 4E
209
210 F222 00
211 F223 ACC8CA
212 F226 02
213 F227 8208C4EB
214 F22B 3FCC
215 F22D 3FCE
216 F22F 3C
217
218
219
220 F230 AECA
221 F232 9210
222 F234 42
223
224
225
226 F235 9220
227
228 F237 E7
229 F238 07
230 F233 4D
231 F23A AECA
232 F23C E7
233 F23D 07
234 F23E 96CA08
235 F241 AECA
236 F243 AACC
237 F245 40
238 F246 6F
2 3 9
240 F247 D7
241 F248 AB00
242 F24A 3FCE
243 F24C 3FC8
244 F24E AE00
245 F250 AFCC
246 F252 AFCE
247 F254 AECA
248 F256 960010
249 F259 58
250
251
252
253 ; SO MULTIPLY BY 0.625 NOW AND TAKE CARE OF 2^(4*N) LATER.

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 20
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
ATOF
ATOF.MAC
254 F25A A4F26ACCAB
255 F25F AFCC
256 F261 A4F26CCCAB
257 F266 AFCC
258 F268 57
2 5 9
260
261
262 F26940
263 F26A 0000
264 F26C OOAO
265 F26E CDCC
266 F270 CCCC
267
268
269
270
271
272
273 F272 A4F26ECCAB
274 F277 AFCC
275 F279 A4F270CCAB
276 F27E AFCC
277
278
279
280 F280 9200
281
282 F282 8200CEFC
283 F286 57
284
285 F287 35C0
286 F289 AECA
287 F28B E7
288 F28C 07
289 F28D 4A
290 F28E A9CC
291
292 F290 AECA
293 F292 E7
294 F293 07
295 F294 96CA08
296 F29743
297
298 F298 D7
299 F299 AECA
300
301 F29B AACE
302 F29D }7
303
304

```
```

    LD B,W($MTLO)
    ```
    LD B,W($MTLO)
    PUSH B ; SAVE LO WORD OF 0.625 ON STACK.
    PUSH B ; SAVE LO WORD OF 0.625 ON STACK.
    LD B, W($MTHI)
    LD B, W($MTHI)
    PUSH B ; SAVE HI WORD OF 0.625 ON STACK.
    PUSH B ; SAVE HI WORD OF 0.625 ON STACK.
    JP $JAMIT ; GO TO ROUTINE THAT JAMS 0.625^N
    JP $JAMIT ; GO TO ROUTINE THAT JAMS 0.625^N
                                ; BY REPEATED MULTIPLICATION INTO HI-INT.LO-INT.
                                ; BY REPEATED MULTIPLICATION INTO HI-INT.LO-INT.
    ;
    ;
    ; DEFINE SOME CONSTANTS.
    ; DEFINE SOME CONSTANTS.
        . EVEN ; FORCE EVEN ADDRESS.
        . EVEN ; FORCE EVEN ADDRESS.
    $MTLO: .WORD O
    $MTLO: .WORD O
    $MTHI: .WORD OAOOO
    $MTHI: .WORD OAOOO
    $DILO: .WORD OCCCD
    $DILO: .WORD OCCCD
    $DTHI: .WORD OCCCC
    $DTHI: .WORD OCCCC
    ;
    ;
    $DIV10:
    $DIV10:
    ; GET HERE MEANS 10'S EXPONENT IS NEGATIVE, SO DIVIDE BY 10.
    ; GET HERE MEANS 10'S EXPONENT IS NEGATIVE, SO DIVIDE BY 10.
    ; ACTUALLY WHAT IS DONE IS
    ; ACTUALLY WHAT IS DONE IS
    ; 10^(-N) = ((2^3)/(0.8) )^(-N) = ((0.8)^N)* (2^(-3*N)))
    ; 10^(-N) = ((2^3)/(0.8) )^(-N) = ((0.8)^N)* (2^(-3*N)))
    ; SO MULTIPLY BY 0.8 NOW AND TAKE CARE OF 2^(-3*N) LATER.
    ; SO MULTIPLY BY 0.8 NOW AND TAKE CARE OF 2^(-3*N) LATER.
    LD B,W($DTLO)
    LD B,W($DTLO)
    PUSH B ; SAVE LO WORD OF . }
    PUSH B ; SAVE LO WORD OF . }
    LD B, W($DTHI)
    LD B, W($DTHI)
    PUSH B ; SAVE HI WORD OF . }
    PUSH B ; SAVE HI WORD OF . }
    ;
    ;
    $JAMIT:
    $JAMIT:
    ; JAM IN THE MULTIPLICATION PART NEEDED TO HANDLE THE 10'S EXP.
    ; JAM IN THE MULTIPLICATION PART NEEDED TO HANDLE THE 10'S EXP.
    LD B, O ; B IS USED TO TRACK ANY BINARY POWERS
    LD B, O ; B IS USED TO TRACK ANY BINARY POWERS
        ; THAT COME UP DURING NORMALIZATION.
        ; THAT COME UP DURING NORMALIZATION.
    IFEQ X, 0 ; IS 10'S EXPONENT 0 ?
    IFEQ X, 0 ; IS 10'S EXPONENT 0 ?
    JP $JAMDN ; YES, DONE ALREADY.
    JP $JAMDN ; YES, DONE ALREADY.
$JAMLP:
$JAMLP:
    JSR BFMUL ; MULTIPLY USING 32 BIT UNSIGNED.
    JSR BFMUL ; MULTIPLY USING 32 BIT UNSIGNED.
    X A, K ; SWAP HI AND LO WORDS.
    X A, K ; SWAP HI AND LO WORDS.
    SHL A
    SHL A
    IF C ; IS THERE A CARRY ?
    IF C ; IS THERE A CARRY ?
    JP $ISNED ; YES, SO IT IS ALREADY NORMALIZED.
    JP $ISNED ; YES, SO IT IS ALREADY NORMALIZED.
    INC B ; NEED TO SHIFT LEFT TO NORMALIZE, SO
    INC B ; NEED TO SHIFT LEFT TO NORMALIZE, SO
        ; INCREASE B BY }1
        ; INCREASE B BY }1
    X A, K
    X A, K
    SHL A
    SHL A
    IS C
    IS C
    SET K.O
    SET K.O
    JP $OVRI
    JP $OVRI
$ISNED:
$ISNED:
    RRC A
    RRC A
    X A, K
    X A, K
$OVRI:
$OVRI:
    DECSZ X ; DONE YET ?
    DECSZ X ; DONE YET ?
    JP $JAMLP ; NO SO DO IT ONCE MORE.
    JP $JAMLP ; NO SO DO IT ONCE MORE.
; GET HERE MEANS MULTIPLICATIONS HAVE BEEN DONE. NOW TAKE
; GET HERE MEANS MULTIPLICATIONS HAVE BEEN DONE. NOW TAKE
; CARE OF THE EXPONENTS.
```

; CARE OF THE EXPONENTS.

```

305
306 F29E 3FCE
307 F2AO 3FCE
308 F2A2 3FCE
309 F2A4 AFC8
310 F2A6 AFCA
311 F2A8 A6FFFAC4A8
312 F2AD 02
313 F2AE 96CCEB
314
315 F2B1 ACC8CC
316 F2B4 A8CE
317 F2B6 960010
318 F2B9 49
319
320
321 F2BA E7
322 F2BB E7
323 F2BC 96CCF8
324 F2BF B8007E
325 F2C2 4C
326
327
328
329
330 F2C3 E7
331 F2C4 96CEF8
332 F2C7 01
333 F2C8 04
334 F2C9 96CCF8
335 F2CC B8007E
336
337
338 F2CF ACC4CE
339 F2D2 02
340 F2D3 820ACEEB
341 F2D7 AFCE
342 F2D9 BD7FFF
343 F2DC B4FD3F
344 F2DF 9C00
345 F2El B4FD3A
346 F2E4 9DFE
347 F2E6 B4FD46
348
349 F2E9 3FCE
350 F2Eb E7
351 F2EC E7
352 F2ED E7
353 F2EE E7
354 F2EF E7
355 F2FD E7
\$JAMDN :
POP X
POP X ; GET 0.625 OR 0.8 OFF THE STACK.
POP X ; GET THE 10 'S EXPONENT.
PUSH A ; SAVE LO WORD OF FLP NUMBER.
PUSH K ; SAVE HI WORD OF FLP NUMBER.
LD A, W(SP-6) ; GET THE BINARY EXPONENT THAT WAS SAVED.
SET C
SUBC A, B ; SUBTRACT FROM IT BINARY EXPONENT COLLECTED ; DURING THE JAMMING.
LD B, A ; SAVE IT IN B.
LD A, X ; MOVE THE 10'S EXPONENT TO A.
IF TMPI. 0 ; IS THE 10'S EXPONENT NEGATIVE ?
JP \$NAGAS ; YES, SO GOT TO SUBTRACT.
; GET HERE MEANS 10'S EXPONENT IS
; POSITIVE, SO MUL IT BY 4.
SHL A ; MULTIPLY BY 2.
SHL A ; MULTIPLY BY 2 AGAIN.
ADD A, B ; GET THE BINARY EXPONENT IN ALSO.
ADD A, 07E ; AND THE IEEE BIAS.
JP \$EXCPT ; GO CHECK FOR OVER/UNDERFLOW.
;
\$NAGAS:
; GET HERE MEANS 10'S EXPONENT IS NEGATIVE, SO GOT TO MULTIPLY ; IT BY -3.

SHL A ; MULTIPLY BY 2.
ADD A, X ; ADD TO GIVE MULTIPLY BY 3.
COMP A
INC A ; MAKE IT NEGATIVE.
ADD A, B ; GET IN THE BINARY EXPONENT.
ADD A, 07E ; AND THE IEEE BIAS.
\$EXCPT:
; CHECK FOR OVERFLOW/UNDERFLOW.
LD X, SP ; FIRST DO SOME JUGGLING
SET C ; TO BE COMPATIBLE WITH EXCEPTION
SUBC \(X\), OA ; HANDLING IN OTHER ROUTINES.
PUSH X
IFGT A, O7FFF ; IS BIASED EXPONENT NEGATIVE ?
JMPL UNDFL
IFEQ A, 0 ; IS IT 0 ?
JMPL UNDFL ; YES IT IS STILL UNDERFLOW.
IFGT A, OFE ; IS IT GT THAN 254 ?
JMPL OVRFL
; GET HERE MEANS VALID SP FLP NUMBER.
POP X ; X POINTS TO MANTISSA SIGN.
SHL A
SHL A
SHL A
SHL A
SHL A
SHL A

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 22
HPC CROSS ASSEMBLER,REV:C,30 JUL 86 ATOF
ATOF.MAC

356 F2Fl E7
357 F2F2 E7
358 F2F3 8FFA
359 F2F5 AB00
360 F2F7 3FCA
361 F2F9 3FC8
362 F2FB Fl
363 F2FC A8CA
364 F2FE Fl
365 F2FF A800
366 F301 F3
367 F302 3664
368 F304 F2
369 F305 F2
370 F306 AFCE
371 F308 368C
372 F30A 3FC4
373 F30C 3FCC
374 F3OE 3FCE
375 F310 3C
376
377

SHL A
SHL A ; MOVE EXPONENT TO HIGH BYTE.
OR A, W(X) ; GET THE MANTISSA SIGN IN.
ST A, TMPI ; SAVE IT IN TMPI.
POP K ; FI-HI TO K.
POP A ; F1-LO TO A.
X A, W(X+) ; SAVE Fl-LO.
LD A, K
\(\mathrm{X} \mathrm{A}, \mathrm{W}(\mathrm{X}+)\); SAVE Fl-HI.
LD A, TMP1
\(\mathrm{X} A, W(X-) \quad\); SAVE Fl-EXP.Fl-SIGN, X POINTS TO Fl-HI.
JSRL SROUND ; ROUND THE RESULT.
LD A, W(X-) ; X POINTS TO Fl-HI.
LD A, W(X-) ; X POINTS TO Fl-LO.
PUSH X
JSR FPAK ; PACK IT INTO IEEE FORMAT.
POP SP
POP B
POP X
RET
\(\rightarrow\);
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 23
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
ATOF
FTOA.MAC

```
```

31

```
31
32
32
    l
    l
2
2
3
3
4 - - 
4 - - 
4 - - 
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
F F311 AFCE
F F311 AFCE
F F311 AFCE
F313 AFCC
F313 AFCC
F313 AFCC
F315 3605
F315 3605
F315 3605
F317 07
F317 07
F317 07
F318 B401B4
```

F318 B401B4

```
F318 B401B4
```




```
F31B 36CA
```

F31B 36CA

```
F31B 36CA
F31D 07
F31D 07
F31D 07
F31E B401C8
F31E B401C8
F31E B401C8
$
$
F321 ACC4CE
F321 ACC4CE
F321 ACC4CE
F324 8206C4F8
F324 8206C4F8
F324 8206C4F8
F328 36C7
F328 36C7
F328 36C7
35
35
36
36
37
37
38
38
39
39
40
40
4 1
4 1
4 2
4 2
4 3
4 3
44
44
4 5
4 5
46 F32A D2
46 F32A D2
46 F32A D2
4 7 ~ F 3 2 B ~ D 2 ,
4 7 ~ F 3 2 B ~ D 2 ,
4 7 ~ F 3 2 B ~ D 2 ,
48 F32C B7000000
48 F32C B7000000
48 F32C B7000000
49 F330 B8FF82
49 F330 B8FF82
49 F330 B8FF82
                .FORM 'FTOA.MAC'
                .FORM 'FTOA.MAC'
                .FORM 'FTOA.MAC'
                .INCLD FTOA.MAC
                .INCLD FTOA.MAC
                .INCLD FTOA.MAC
                .TITLE FTOA
                .TITLE FTOA
                .TITLE FTOA
                .LOCAL
                .LOCAL
                .LOCAL
    ;
    ;
    ;
    ; THIS SUBROUTINE CONVERTS A SINGLE PRECISION, BINARY FLOATING
    ; THIS SUBROUTINE CONVERTS A SINGLE PRECISION, BINARY FLOATING
    ; THIS SUBROUTINE CONVERTS A SINGLE PRECISION, BINARY FLOATING
    POINT NUMBER IN THE IEEE FORMAT TO A DECIMAL FLOATING POINT
    POINT NUMBER IN THE IEEE FORMAT TO A DECIMAL FLOATING POINT
    POINT NUMBER IN THE IEEE FORMAT TO A DECIMAL FLOATING POINT
    STRING. THE DECIMAL FLOATING POINT STRING IS OBTAINED TO A
    STRING. THE DECIMAL FLOATING POINT STRING IS OBTAINED TO A
    STRING. THE DECIMAL FLOATING POINT STRING IS OBTAINED TO A
    PRECISION OF 9 DECIMAL DIGITS.
    PRECISION OF 9 DECIMAL DIGITS.
    PRECISION OF 9 DECIMAL DIGITS.
    THE ALGORITHM USED IS BASED ON:
    THE ALGORITHM USED IS BASED ON:
    THE ALGORITHM USED IS BASED ON:
    J.T. COONEN, 'AN IMPLEMENTATION GUIDE TO A PROPOSED STANDARD
    J.T. COONEN, 'AN IMPLEMENTATION GUIDE TO A PROPOSED STANDARD
    J.T. COONEN, 'AN IMPLEMENTATION GUIDE TO A PROPOSED STANDARD
    FOR FLOATING POINT ARITHMETIC,' IEEE COMPUTER, JAN. 1980, PP 68-79.
    FOR FLOATING POINT ARITHMETIC,' IEEE COMPUTER, JAN. 1980, PP 68-79.
    FOR FLOATING POINT ARITHMETIC,' IEEE COMPUTER, JAN. 1980, PP 68-79.
    ON INPUT, THE BINARY SP FLP NUMBER IS IN REGS. K AND A.
    ON INPUT, THE BINARY SP FLP NUMBER IS IN REGS. K AND A.
    ON INPUT, THE BINARY SP FLP NUMBER IS IN REGS. K AND A.
    B CONTAINS THE ADDRESS OF THE LOCATION WHERE THE DECIMAL FLOATING
    B CONTAINS THE ADDRESS OF THE LOCATION WHERE THE DECIMAL FLOATING
    B CONTAINS THE ADDRESS OF THE LOCATION WHERE THE DECIMAL FLOATING
    ; POINT STRING IS TO START. NOTE THAT AT LEAST }17\mathrm{ BYTES ARE NEEDED
    ; POINT STRING IS TO START. NOTE THAT AT LEAST }17\mathrm{ BYTES ARE NEEDED
    ; POINT STRING IS TO START. NOTE THAT AT LEAST }17\mathrm{ BYTES ARE NEEDED
    FOR THE STORAGE OF THE STRING. THE LAST BYTE IS ALWAYS NULL.
    FOR THE STORAGE OF THE STRING. THE LAST BYTE IS ALWAYS NULL.
    FOR THE STORAGE OF THE STRING. THE LAST BYTE IS ALWAYS NULL.
    ; ALL REGISTERS ARE PRESERVED BY THIS SUBROUTINE.
    ; ALL REGISTERS ARE PRESERVED BY THIS SUBROUTINE.
    ; ALL REGISTERS ARE PRESERVED BY THIS SUBROUTINE.
    ;
    ;
    ;
    FTOA:
    FTOA:
    FTOA:
        PUSH X ; SAVE X ON THE STACK.
        PUSH X ; SAVE X ON THE STACK.
        PUSH X ; SAVE X ON THE STACK.
        PUSH B ; SAVE B ON THE STACK.
        PUSH B ; SAVE B ON THE STACK.
        PUSH B ; SAVE B ON THE STACK.
        ; CHECK AND SEE IF Fl IS A NAN.
        ; CHECK AND SEE IF Fl IS A NAN.
        ; CHECK AND SEE IF Fl IS A NAN.
        JSR FNACHK
        JSR FNACHK
        JSR FNACHK
        IF C
        IF C
        IF C
        JMPL $NAN ; YET IT IS, SO GET OUT.
        JMPL $NAN ; YET IT IS, SO GET OUT.
        JMPL $NAN ; YET IT IS, SO GET OUT.
        ; CHECK AND SEE IF Fl IS ZERO.
        ; CHECK AND SEE IF Fl IS ZERO.
        ; CHECK AND SEE IF Fl IS ZERO.
        JSR FZCHK
        JSR FZCHK
        JSR FZCHK
        IF C
        IF C
        IF C
        JMPL $ZERO ;YES IT IS, SO GET OUT.
        JMPL $ZERO ;YES IT IS, SO GET OUT.
        JMPL $ZERO ;YES IT IS, SO GET OUT.
        ; GET HERE MEANS Fl IS A NON-ZERO, NON-NAN FLP NUMBER.
        ; GET HERE MEANS Fl IS A NON-ZERO, NON-NAN FLP NUMBER.
        ; GET HERE MEANS Fl IS A NON-ZERO, NON-NAN FLP NUMBER.
        LD X, SP
        LD X, SP
        LD X, SP
        ADD SP, 06 ; ADJUST SP.
        ADD SP, 06 ; ADJUST SP.
        ADD SP, 06 ; ADJUST SP.
        JSR FUNPAK ; UNPACK THE NUMBER.
        JSR FUNPAK ; UNPACK THE NUMBER.
        JSR FUNPAK ; UNPACK THE NUMBER.
                                ; X POINTS ONE WORD PAST Fl-EXP.Fl-SIGN
                                ; X POINTS ONE WORD PAST Fl-EXP.Fl-SIGN
                                ; X POINTS ONE WORD PAST Fl-EXP.Fl-SIGN
                                ; ON RETURN.
                                ; ON RETURN.
                                ; ON RETURN.
    ;
    ;
    ;
    COMPUTE THE EXPONENT OF 10 FOR DECIMAL FLP NO.
    COMPUTE THE EXPONENT OF 10 FOR DECIMAL FLP NO.
    COMPUTE THE EXPONENT OF 10 FOR DECIMAL FLP NO.
THIS IS DONE AS FOLLOWS:
THIS IS DONE AS FOLLOWS:
THIS IS DONE AS FOLLOWS:
        SUPPOSE Fl = FM * (2 (2M)
        SUPPOSE Fl = FM * (2 (2M)
        SUPPOSE Fl = FM * (2 (2M)
        LET U = M*LOG(2) NOTE: LOG IS TO BASE 10.
        LET U = M*LOG(2) NOTE: LOG IS TO BASE 10.
        LET U = M*LOG(2) NOTE: LOG IS TO BASE 10.
        THEN V = INT(U+1-9)
        THEN V = INT(U+1-9)
        THEN V = INT(U+1-9)
        IS USED AS THE 10'S EXPONENT.
        IS USED AS THE 10'S EXPONENT.
        IS USED AS THE 10'S EXPONENT.
                                    NOTE: INT REFERS TO INTEGER PART.
                                    NOTE: INT REFERS TO INTEGER PART.
                                    NOTE: INT REFERS TO INTEGER PART.
        LD A, M(X-) ; X POINTS TO Fl-EXP.
        LD A, M(X-) ; X POINTS TO Fl-EXP.
        LD A, M(X-) ; X POINTS TO Fl-EXP.
        LD A,M(X-) ; LOAD Fl-EXP. X POINTS TO Fl-SIGN.
        LD A,M(X-) ; LOAD Fl-EXP. X POINTS TO Fl-SIGN.
        LD A,M(X-) ; LOAD Fl-EXP. X POINTS TO Fl-SIGN.
        LD TMPI, 0 ; FIRST GUESS POSITIVE SIGN FOR EXP.
        LD TMPI, 0 ; FIRST GUESS POSITIVE SIGN FOR EXP.
        LD TMPI, 0 ; FIRST GUESS POSITIVE SIGN FOR EXP.
        ADD A, OFF82 ; REMOVE IEEE BIAS FROM Fl-EXP.
```

        ADD A, OFF82 ; REMOVE IEEE BIAS FROM Fl-EXP.
    ```
        ADD A, OFF82 ; REMOVE IEEE BIAS FROM Fl-EXP.
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 24
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC

| 50 | F333 AFC8 | PUSH A | ; SAVE IT ON THE STACK. |
| :---: | :---: | :---: | :---: |
| 51 | F335 AFCE | PUSH X | ; SAVE Fl-SIGN ADDRESS ALSO. |
| 52 | F337 07 | IF C | ; WAS THERE A CARRY ON THE LAST ADD ? |
| 53 | F338 46 | JP \$MLOG2 | ; YES, SO 2'S EXP IS POSITIVE. |
| 54 | F339 B700FF00 | LD TMP1, OFF | ; 2'S EXPONENT IS NEGATIVE. |
| 55 | F33D 01 | COMP A |  |
| 56 | F33E 04 | INC A | ; MAKE IT POSITIVE. |
| 57 |  | \$MLOG2: |  |
| 58 |  | ; MULTIPLY M BY LOG(2). |  |
| 59 | F33F BE4D10 | MULT A, 04D10 | ; LOG(2) IS 0.0100110100010000 TO 16 BITS. |
| 60 |  |  | ; X CONTAINS INTEGER PART, AND A FRACT. PART. |
| 61 | F342 AECE | X A, X | ; SWAP THE TWO. |
| 62 | F344 960010 | IF TMP1.0 | ; WAS THE 2'S EXPONENT NEGATIVE ? |
| 63 | F347 41 | JP \$CSIGN | ; YES, SO MAKE U NEGATIVE. |
| 64 | F348 4B | JP \$REMV9 | ; NO, SO GO DO V = U + 1-9. |
| 65 |  | \$CSIGN: |  |
| 66 | F349 01 | COMP A | ; COMP INTEGER PART. |
| 67 | F34A AECE | X A, X |  |
| 68 | F34C 01 | COMP A | ; FRACIION PART. |
| 69 | F34D B80001 | ADD A, 01 |  |
| 70 | F350 AECE | X A, X |  |
| 71 | F352 07 | IF C |  |
| 72 | F353 04 | INC A |  |
| 73 |  | \$REMV9 : |  |
| 74 | F354 04 | INC A | ; INCREASE FRACTION PART. |
| 75 | F355 B8FFF7 | ADD A, OFFF7 | ; SUBTRACT 9. |
| 76 | F358 BD7FFF | IFGT A, 07FFF | ; IS IT NEGATIVE ? |
| 77 | F35B 45 | JP \$CHNGS | ; YES, SO CHANGE ITS SIGN. |
| 78 | F35C B7000000 | LD TMP1, 0 | ; REMEMBER POSITIVE SIGN. |
| 79 | F36D 4F | JP \$DIVIO |  |
| 80 |  | \$CHNGS: |  |
| 81 | F361 B700FF00 | LD TMP1, OFF | ; REMEMBER NEGATIVE SIGN. |
| 82 | F365 01 | COMP A | ; MAKE V POSITIVE. |
| 83 | F366 AECE | X A, X |  |
| 84 | F368 01 | COMP A |  |
| 85 | F369 B80001 | ADD A, 01 |  |
| 86 | F36C AECE | X A, X |  |
| 87 | F36E 07 | IF C |  |
| 88 | F36F 04 | INC A |  |
| 89 |  | \$DIV10: |  |
| 90 |  | ; |  |
| 91 |  | ; V = INT (U+l-9) HAS B | EN COMPUTED AND IS IN A. |
| 92 |  | ; NOW COMPUTE W = Fl/ (10 | V). W SHOULD BE AN INTEGER, AND IT IS |
| 93 |  | ; COMPUTED TO A 32 BIT | RECISION. |
| 94 |  | ; THIS COMPUTATION IS DO | NE AS FOLLOWS: |
| 95 |  | ; IF V > 0, THEN | $1 /\left(10^{\wedge} \mathrm{V}\right)=\mathrm{Fl}{ }^{*}\left(0.8^{\wedge} \mathrm{V}\right)^{*}\left(2^{\wedge}(-3 \mathrm{~V})\right)$. |
| 96 |  | ; IF V < 0, THEN | $1 /\left(10^{\wedge} \mathrm{V}\right)=\mathrm{Fl}^{*}\left(0.625^{\wedge} \mathrm{U}\right)^{*}\left(2^{\wedge}(4 \mathrm{~V})\right)$. |
| 97 |  | ; SO FIRST MULTIPLY THE | MANTISSA OF Fl $V$ TIMES BY 0.8 (0R 0.625) |
| 98 |  | ; AND THEN ADJUST THE EX | PONENT OF Fl. NOTE that the Partial products |
| 99 |  | ; IN MULTIPLYING BY 0.8 | (OR 0.625) ARE KEPT NORMALIZED. THIS IS |
| 100 |  | ; ESSENTIAL TO PRESERVE | 32 BIt accuracy in the final result. |

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 25
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC
101
102
103
104
105 F370 3FCE
106 F372 AFC8
107 F374 ACC8CC
108 F377 F2
109 F378 F2
110 F379 ACC8CA
1ll F37C F4
112 F370 960010
113 F380 57
114
115 F381 A4F390CEAB
116 F386 AFCE
117 F388 A4F392CEAB
118 F38D AFCE
119 F38F 56
120
121
122 F390 CDCC
123 F392 CCCC
124 F394 0000
125 F396 00AO
126
1 2 7
128 F398 A4F394CEAB
129 F39D AFCE
130 F39F A4F396CEAB
131 F3A4 AFCE
132
133
134 F3A6 9300
135
136
137 F3A8 8200CCFC
138 F3AC 57
1 3 9
140 F3AD 36E6
141 F3AF AECA
142 F3B1 E7
143 F3B2 07
144 F3B3 4A
1 4 5
146 F3B4 A9CE
147 F3B6 AECA
148 F3B8 E7
149 F3B9 07
150 F3BA 96CA08
151 F3BD 43
```

```
; SINCE THE MANTISSA OF Fl IS NORMALIZED, AND 0.8 (OR 0.625 IS ALSO
```

; SINCE THE MANTISSA OF Fl IS NORMALIZED, AND 0.8 (OR 0.625 IS ALSO
; NORMALIZED, EACH PRODUCT NEEDS AT MOST l LEFT SHIFT FOR
; NORMALIZED, EACH PRODUCT NEEDS AT MOST l LEFT SHIFT FOR
; RENORMALIZATION. THE SHIFTS ACCUMULATED DURING RENORMALIZATION ARE
; RENORMALIZATION. THE SHIFTS ACCUMULATED DURING RENORMALIZATION ARE
; TRACKED AND ACCOUNTED FOR IN THE CALCULATION.
; TRACKED AND ACCOUNTED FOR IN THE CALCULATION.
POP X ; X NOW POINTS TO Fl-SIGN.
POP X ; X NOW POINTS TO Fl-SIGN.
PUSH A ; SAVE U ON THE STACK.
PUSH A ; SAVE U ON THE STACK.
LD B, A ; MOVE V TO B ALSO.
LD B, A ; MOVE V TO B ALSO.
LD A, W(X-) ; X POINTS TO Fl-HI.
LD A, W(X-) ; X POINTS TO Fl-HI.
LD A, W(X-) ; LOAD Fl-HI. X POINTS TO Fl-LO.
LD A, W(X-) ; LOAD Fl-HI. X POINTS TO Fl-LO.
LD K,A
LD K,A
LD A,W(X) ; LOAD Fl-LO.
LD A,W(X) ; LOAD Fl-LO.
IF TMP1.0 ; IS V NEGATIVE?
IF TMP1.0 ; IS V NEGATIVE?
JP \$MULlO ; YES, SO MULTIPLY V TIMES BY .625.
JP $MULlO ; YES, SO MULTIPLY V TIMES BY .625.
    ; GET HERE MEANS MULTIPLY V TIMES BY .8.
    ; GET HERE MEANS MULTIPLY V TIMES BY .8.
    LD X, W($DTLO)
LD X, W($DTLO)
    PUSH X ; LO WORD OF 0.8 TO STACK.
    PUSH X ; LO WORD OF 0.8 TO STACK.
    LD X, W($DTHI)
LD X, W(\$DTHI)
PUSH X ; HI WORD OF 0.8 TO STACK.
PUSH X ; HI WORD OF 0.8 TO STACK.
JP \$JAMIT ; GO DO MULTIPLICATION.
JP \$JAMIT ; GO DO MULTIPLICATION.
.EVEN ; FORCE EVEN ADDRESS.
.EVEN ; FORCE EVEN ADDRESS.
\$DTLO: .WORD OCCCD
\$DTLO: .WORD OCCCD
\$DTHI: .WORD OCCCC
\$DTHI: .WORD OCCCC
\$MILO: .WORD O
\$MILO: .WORD O
\$MTHI: .WORD OAOOO
\$MTHI: .WORD OAOOO
;
;
\$MUL10:
$MUL10:
ID X, W($MTLO)
ID X, W($MTLO)
PUSH X ; LO WORD OF 0.625 TO STACK.
PUSH X ; LO WORD OF 0.625 TO STACK.
LD X, W($MTHI)
LD X, W(\$MTHI)
PUSH X ; HI WORD OF 0.625 TO STACK.
PUSH X ; HI WORD OF 0.625 TO STACK.
;
;
\$JAMIT:
\$JAMIT:
LD X, O ; INIT X TO TRACK ANY POWERS OF
LD X, O ; INIT X TO TRACK ANY POWERS OF
; 2 GENERATED DURING NORMALIZATION
; 2 GENERATED DURING NORMALIZATION
; OF PARTIAL PRODUCTS.
; OF PARTIAL PRODUCTS.
IFEQ B, 0 ; IS B ALREADY 0 ?
IFEQ B, 0 ; IS B ALREADY 0 ?
JP \$JAMON ; YES, SO SKIP MULTIPLY LOOP.
JP \$JAMON ; YES, SO SKIP MULTIPLY LOOP.
\$JAMLP:
\$JAMLP:
JSR BFMUL ; MULTIPLY.
JSR BFMUL ; MULTIPLY.
X A, K ; SWAP HI AND LO WORDS OF PART. PROD.
X A, K ; SWAP HI AND LO WORDS OF PART. PROD.
SHL A
SHL A
IF C ; IS THERE A CARRY ?
IF C ; IS THERE A CARRY ?
JP \$ISNED ; YES, SO SKIP OVER RENORMALIZATION.
JP \$ISNED ; YES, SO SKIP OVER RENORMALIZATION.
; GET HERE MEANS NEED TO RENORM.
; GET HERE MEANS NEED TO RENORM.
INC X ; UPDATE RENORM COUNT.
INC X ; UPDATE RENORM COUNT.
X A, K ; SWAP HI AND LO PART. PROD.
X A, K ; SWAP HI AND LO PART. PROD.
SHL A
SHL A
IF C
IF C
SET K.O ; SET BIT SHIFTED OUT FROM LO WORD.
SET K.O ; SET BIT SHIFTED OUT FROM LO WORD.
JP \$OVR1

```
JP $OVR1
```


## NATIONAL SEMICONDUCTOR CORPORATION

PAGE: 26
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC

152
153 F3BE D7
154 F3BF AECA
155
156 F3Cl AACC
157 F3C3 76
158
159
160
161 F3C4 3FCC
162 F3C6 3FCC
163 F3C8 AFC8
164 F3CA AFCA
165 F3CC A6FFF8C4A8
166 F3Dl 02
167 F3D2 96CEEB
168
169 F3D5 ACC8CE
170 F3D8 A6FFFAC4A8
171 F3DD 960010
172 F3EO 49
173
174 F3E1 E7
175 F3E2 A6FFFAC4F8
176 F3E7 01
177 F3E8 04
178 F3E9 42
179
180 F3EA E7
181 F3EB E7
182
183 F3EC 96CEF8
184
185
186 F3EF 9020
187 F3Fl 5A
188 F3F2 9D1B
189 F3F4 9435
190
191
192 F3F6 3 FC8
193 F3F8 3FC8
194 F3FA 3FC8
195 F3FC 96D010
196 F3FF 56
197
198
199 F400 B8FFFF
200 F403 07
201 F404 5A
202 F405 01
\$ISNED:
RRC A ; PUT BACK SHIFTED BIT.
X A, K
\$OVRI:
DECSZ B ; IS B O YET ?
JP \$JAMLP ; NO, SO DO IT AGAIN.
\$JAMON:
; GET HERE MEANS MULTIPLICATION HAS BEEN DONE, SO TAKE CARE
; OF EXPONENT.
POP B
POP B ; GET RID OF 0.8 (OR 0.625) FROM STACK.
PUSH A ; SAVE LO WORD OF PROD.
PUSH K ; SAVE HI WORD OF PRODUCT.
LD A, W(SP-08) ; GET Fl'S BINARY EXPONENT.
SET C
SUBC A, X ; SUBTRACT FROM IT ANYTHING COLlected ; DURING RENORM.
LD X, A ; AND SAVE IT IN X.
LD A, W(SP-06) ; GET V FROM THE STACK.
IF TMPI. 0 ; IS V NEGATIVE ?
JP \$ML4 ; YES, SO MULTIPLY V BY 4. ; GET HERE MEANS MULTIPLY V BY -3.
SHI A ; NOW A CONTAINS $2^{*} V$.
ADD A, W(SP-06) ; NOW A CONTAINS $3^{*} V$.
COMP A
INC A ; NOW A CONTAINS -3*V.
JP \$ADEM ; GO FIGURE FINAL EXPONENT.
\$ML4:
SHL A
SHL A ; NOW A CONTAINS 4*V.
\$ADEM:
ADD A, X ; A SHOULD NOW BE A POSITIVE INTEGER
; IN THE RANGE 0 TO 32.
; NOW CHECK AND SEE IF A HAS ENOUGH PRECISION.
IFGT A, 020 ; NEED MORE THAN 32 BITS 9
JP \$INCRV ; YES, SO GO INCREASE V.
IFGT A, OlB ; NEED AT LEAST 28 BITS ?
JMP \$GOON ; YES, SO ALL IS OK. GO ON. ; GET HERE MEANS NEED MORE ; PRECISION, SO DECREASE V.
POP A ; GET HI-PROD OFF STACK.
POP A ; GET LO WORD OFF STACK.
POP A ; GET MAGN. OF V.
IF TMP1.0 ; IS V NEG. ?
JP \$VUP ; YES, SO GO INCR. MAGN. OF V. ; GET HERE MEANS V IS POSITIVE, ; AND NEED TO DECREMENT IT.
ADD A, OFFFF ; SUBTRACT 1 FROM A.
IF C ; GOT A CARRY ?
JP \$GOBAK ; THEN OK.

COMP A

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 27
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FTOA
FTOA.MAC
203 F406 }0
204 F407 B700FF00
205 F40B 53
206
207 F40C 3FC8
208 F40E 3FC8
209 F410 3FC8
210 F412 960010
2l1 F415 42
212
213 F416 04
214 F41747
2l5
216 F418 AAC8
217 F41A 44
218 F41B B7000000
219
220 F41F ACC4CE
221 F422 02
222 F423 8204CEEB
223 F427 AFCE
224 F429 95B9
225
226 F42B O1
227 F42C 04
228 F42D B80020
229 F430 ACC8CE
230 F433 3FCA
231 F435 3FC8
232 F437 8200CEFC
233 F43B 49
234
235
236 F43C AECA
237 F43E C7
238 F43F AECA
239 F441 D7
240 F442 AACE
241 F444 68
242
243 - - - - 
; GET HERE MEANS K.A CONTAIN THE 32 BIT INTEGER THAT IS THE
244 ; MANTISSA OF THE DECIMAL FLP NUMBER.
245 F445 AFC8
246 F447 AFCA
247 F449 A6FFF0C4A8
248 F44E B80010
249 F451 ACC8CC
250 F454 00
251 F455 C3
252 F45640
253 F457 A6FFFAC4A8
```

INC A
LD TMPI, OFF ; U CHANGES SIGN.
JP \$GOBAK
\$INCRV:
POP A ; GET HI PROD. OFF STACK.
POP A ; GET LO PROD. OFF STACK.
POP A ; GET MAGN. OF V.
IF TMP1.0 ; IS V NEGATIVE ?
JP §VDOWN ; YES.
\$VUP:
INC A
JP \$GOBAK
\$VDOWN:
DECSZ A
JP \$GOBAK
LD TMP1, 0 ; V CHANGES SIGN.
\$GOBAK:
LD X, SP
SET C
SUBC X, 04
PUSH X
JMP \$DIV10
\$GOON:
COMP A
INC A ; NEGATE A.
ADD A, 020 ; SUBTRACT IT FROM 32.
LD $X, A$; AND MOVE IT TO $X$.
POP X ; GET HI WORD OF PRODUCT.
POP A ; GET LO WORD OF PROD.
IFEQ X, 0 ; IS X 0 ?
JP §INDUN ; YES, SO ALREADY A 32 BIT INTEGER.
\$INTFY:
; NOW ADJUST THE PRODUCT TO FORM A 32 BIT INTEGER.
$\mathrm{X} \mathrm{A}, \mathrm{K}$; SWAP HI AND LO WORDS.
SHR A
X A, K
RRC A ; SHIFT IT RIGHT ONCE.
DECSZ X ; X O YET ?
JP §INTFY ; NO SO GO DO SOME MORE.
\$INDUN:
; GET here means K.A CONTAIN the 32 bit Integer that is the
; MANTISSA OF THE DECIMAL FLP NUMBER.
PUSH A ; SAVE LO-INT.
PUSH K ; SAVE HI INT.
LD A, W(SP-010) ; GET STARTING ADDRESS OF DECIMAL STRING.
ADD A, 010 ; ADD 16 TO IT.
LD B, A ; AND MOVE IT B.
CLR A
XS $A, M(B-)$; OUTPUT TERMINATING NULL BYTE.
NOP
LD A, W(SP-06) ; GET V.

```
254 F45C 9FOA DIV A, OA ; DIVIDE IT BY 10. QUOT. IN A,
255
256 F45E AECE
257 F460 B80030
258 F463 C3
259 F464 40
260 F465 A8CE
261 F467 B80030
262 F46A C3
263 F46B 40
264 F46C 902B
265 F46E 960010
266 F471 902D
267 F473 C3
268 F474 40
269 F475 9045
270 F477 C3
271 F478 40
272 F479 902E
273 F47B C3
274 F47C 40
275
276 F47D B7000A00
277
278 F481 3FC8
279 F483 9FOA
280
281 F485 ACC8CA
282 F488 3FC8
283 F48A AFCC
284 F48C ACCACC
25 F48F 82
```

    F490 OA
    F491 C8
    F492 EF
    286
288 ; KLUDGE IT THIS WAY.
289
290 F493 ACCCCA
291 F496 3FCC
292 F498 AFC8
293 F49A AFCA
294 F49C A8CE
295 F49E B80030
296 F4Al C3
297 F4A2 40
298 F4A3 AA00
299 F4A5 9524
300
301 F4A7 3FC8

```
287 ; BECAUSE THE ASSEMBLER DOES NOT KNOW ABOUT IT YET, WE HAVE TO
; THE ABOVE 4 BYTES REPRESENT THE INSTRUCTION DIVD A, OA.
; AFTER THE DIVD, A CONTAINS THE LO-QUOT. AND X THE REM.
LD K, B ; MOVE HI-QUOT TO K.
POP B ; B CONTAINS DEC. STR. ADDR.
PUSH A ; SAVE LO INT.
PUSH K ; SAVE HI INT.
LD A, X ; MOVE REM TO A.
ADD A, 030 ; ASCII-FY IT.
XS A, M(B-) ; AND OUTPUT IT.
NOP
DECSZ TMP1 ; IS TMP1 O YET ?
JMP $DOLUP ; NO, GO GET SOME MORE.
; GET HERE MEANS DONE WITH OUTPUTING MANTISSA.
POP A
```

```
NATIONAL SEMICONDUCTOR CORPORATION
                    PAGE: 29
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC
302 F4A9 3FC8
303 F4AB 3FC8
304 F4AD 3FC8
305 F4AF 3FCA
306 F4Bl 9020
307 F4B3 96CAlO
308 F4B6 902D
309 F4B8 C6
310 F4B9 AFCA
311 F4BB ACC4CE
312 F4BE 02
313 F4BF 8206CEEB
314 F4C3 AFCE
315 F4C5 B5FBB4 +
316 F4C8 3FC4
317 F4CA 3FCC
318 F4CC 3FCE
319 F4CE 3C
320
321
322
323 F4CF AFC8
324 F4D1 ACCCCE
325 F4D4 8210CEF8
326 F4D8 00
327 F4D9 03
328 F4DA 9210
329
330 F4DC 90FF
331 F4DE D3
332 F4DF AACC
333 F4E1 65
334 F4E2 3FC8
335 F4E4 3FCC
336 F4E6 3FCE
337 F4E8 3C
338
339
340
34l F4E9 AFC8
342 F4EB ACCCCE
343 F4EE 8210CEF8
344 F4F2 00
345 F4F3 D3
346 F4F4 9030
347 F4F6 D3
348 F4F7 9030
349 F4F9 D3
350 F4FA 902B
351 F4FC D3
352 F4FD 9045
```



```
LD X, SP
SET C
SUBC X, 06 ; X POINTS TO Fl-LO.
PUSH X
JSR FPAK ; PACK IT, SO RESTORING K AND A.
POP B ; RESTORE B.
POP X ; RESTORE X.
;
#
$NAN:
; GET HERE MEANS Fl IS A NAN.
PUSH A
LD X, B
ADD X, 0l0
CLR A
X A, M(X-)
LD B, 010
$NANLP:
LD A, OFF
X A, M(X-)
DECSZ B
S $NANLP
POP X
RET
;
$2ERO:
    ; GET HERE MEANS FI IS ZERO.
    PUSH A
    LD X, B ; X CONTAINS DECIMAL STRING ADDR.
    ADD X, 010
    CLR A
X A, M(X-) ; OUTPUT TERMINATING NULL BYTE.
LD A, 030 ; LOAD O INTO A.
X A, M(X-)
LD A, 030
X A, M(X-) ; OUTPUT OO FOR EXPONENT.
LD A, 02B ; LOAD '+' SIGN.
LD A, 045 ; LOAD 'E'
```

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 30
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC
\begin{tabular}{|c|c|c|c|}
\hline 353 & F4FF D3 & X A, M X ( \({ }^{\text {) }}\) & \\
\hline 354 & F500 902E & LD A, 02E & ; LOAD '.'. \\
\hline 355 & F502 D3 & \(\mathrm{X} A, M(X-)\) & \\
\hline 356 & F503 920A & LD B, OA & \\
\hline 357 & & \$2ERLP: & \\
\hline 358 & F505 9030 & LD A, 030 & \\
\hline 359 & F507 D3 & X A, M(X-) & \\
\hline 360 & F508 AACC & DECSZ B & \\
\hline 361 & F50A 65 & JP \$ ZERLP & \\
\hline 362 & F508 9020 & ID A, 020 & ; LOAD SP. \\
\hline 363 & F50D D5 & X \(\mathrm{A}, \mathrm{M}(\mathrm{X})\) & \\
\hline 364 & F50E 3FC8 & POP A & \\
\hline 365 & F510 3FCC & POP B & \\
\hline 366 & F512 3FCE & POP X & \\
\hline 367 & F514 3C & RET & \\
\hline 368 & & ; & \\
\hline 369 & & . END & \\
\hline
\end{tabular}
```

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 31
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FADD.MAC
```

34
1 2
3
4
5
6
7
8
9
10
11
12
13

## 14

15
16
17
18
19 F515 AB00
20 F517 A6FFFAC4A8
21 F51C AFC8
22 F51E A6FFFAC4A8
23 F523 BB8000
24 F526 AFC8
25 F528 A800
26 F52A 3009
27 F52C AB00
28 F52E 3FC8
29 F530 3FC8
30 F532 A800
31 F534 3C
32
33
34
35 F535 AFCE
36 F537 AFCC
37 F539 ACC4CE
38 F53C 86FFF6CEF8
39 F541 ACCEOO
40
41 F544 B5FAF9
F547 07
F548 B4FAC4
44
45 F54B ACCACC
46 F54E ACC8CE
47 F551 A20200A8
48 F555 ACC8CA
49 F558 AECE

```
```

                .FORM, 'FADD.MAX'
    ```
```

                .FORM, 'FADD.MAX'
    ```
```

                .FORM, 'FADD.MAX'
                .INCLD FADD.MAC
                .INCLD FADD.MAC
                .INCLD FADD.MAC
                    .TITLE FADD
                    .TITLE FADD
                    .TITLE FADD
                .LOCAL
                .LOCAL
                .LOCAL
    ;
    ;
    ;
    ; SUBROUTINE TO ADD/SUBTRACT TWO SP FLOATING POINT NUMBERS.
    ; SUBROUTINE TO ADD/SUBTRACT TWO SP FLOATING POINT NUMBERS.
    ; SUBROUTINE TO ADD/SUBTRACT TWO SP FLOATING POINT NUMBERS.
    ; C = Fl + F2 OR C = Fl - F2
    ; C = Fl + F2 OR C = Fl - F2
    ; C = Fl + F2 OR C = Fl - F2
    Fl IS STORED IN THE IEEE FORMAT IN REGS K AND A.
    Fl IS STORED IN THE IEEE FORMAT IN REGS K AND A.
    Fl IS STORED IN THE IEEE FORMAT IN REGS K AND A.
    THE HIGH WORD OF Fl WILL BE REFERRED AS Fl-Rl AND IS IN K.
    THE HIGH WORD OF Fl WILL BE REFERRED AS Fl-Rl AND IS IN K.
    THE HIGH WORD OF Fl WILL BE REFERRED AS Fl-Rl AND IS IN K.
    THE LOW WORD OF FI WILL BE REFERRED TO AS FI-RO AND IS IN A.
    THE LOW WORD OF FI WILL BE REFERRED TO AS FI-RO AND IS IN A.
    THE LOW WORD OF FI WILL BE REFERRED TO AS FI-RO AND IS IN A.
    F2 IS STORED IN THE IEEE FORMAT ON THE STACK. IF SP IS THE
    F2 IS STORED IN THE IEEE FORMAT ON THE STACK. IF SP IS THE
    F2 IS STORED IN THE IEEE FORMAT ON THE STACK. IF SP IS THE
    STACK POINTER ON ENTRY, THEN
    STACK POINTER ON ENTRY, THEN
    STACK POINTER ON ENTRY, THEN
    THE HIGH WORD OF F2, REFERRED TO AS F2-RI IS AT SP - 4 AND
    THE HIGH WORD OF F2, REFERRED TO AS F2-RI IS AT SP - 4 AND
    THE HIGH WORD OF F2, REFERRED TO AS F2-RI IS AT SP - 4 AND
    THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6.
    THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6.
    THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6.
    C IS RETURNED IN THE IEEE FORMAT IN REGS K AND A.
    C IS RETURNED IN THE IEEE FORMAT IN REGS K AND A.
    C IS RETURNED IN THE IEEE FORMAT IN REGS K AND A.
    ;
    ;
    ;
    FSUB:
    FSUB:
    FSUB:
            ST A, TMP1
            ST A, TMP1
            ST A, TMP1
            LD A,W(SP-06) ; LOAD F2-RO.
            LD A,W(SP-06) ; LOAD F2-RO.
            LD A,W(SP-06) ; LOAD F2-RO.
                            PUSH A ; AND SAVE ON STACK.
                            PUSH A ; AND SAVE ON STACK.
                            PUSH A ; AND SAVE ON STACK.
                            LD A, W(SP-06) ; LOAD F2-Rl.
                            LD A, W(SP-06) ; LOAD F2-Rl.
                            LD A, W(SP-06) ; LOAD F2-Rl.
                            XOR A, 08000 ; CHANGE THE SIGN.
                            XOR A, 08000 ; CHANGE THE SIGN.
                            XOR A, 08000 ; CHANGE THE SIGN.
                            PUSH A ; AND SAVE ON THE STACK.
                            PUSH A ; AND SAVE ON THE STACK.
                            PUSH A ; AND SAVE ON THE STACK.
                            LD A, TMP1 ; RESTORE A.
                            LD A, TMP1 ; RESTORE A.
                            LD A, TMP1 ; RESTORE A.
                                    JSR FADD ; CALL THE ADD ROUTINE.
                                    JSR FADD ; CALL THE ADD ROUTINE.
                                    JSR FADD ; CALL THE ADD ROUTINE.
                                    ST A, TMPI ; SAVE A.
                                    ST A, TMPI ; SAVE A.
                                    ST A, TMPI ; SAVE A.
                                    POP A ; GET RID OF JUNK
                                    POP A ; GET RID OF JUNK
                                    POP A ; GET RID OF JUNK
                                    POP A ; FROM THE STACK.
                                    POP A ; FROM THE STACK.
                                    POP A ; FROM THE STACK.
                                    LD A, TMPI ; RESTORE A.
                                    LD A, TMPI ; RESTORE A.
                                    LD A, TMPI ; RESTORE A.
                                    RET
                                    RET
                                    RET
    ;
    ;
    ;
    FADD:
    FADD:
    FADD:
        ; SAVE ADDRESS OF F2-RO IN TMP1.
        ; SAVE ADDRESS OF F2-RO IN TMP1.
        ; SAVE ADDRESS OF F2-RO IN TMP1.
            PUSH X ; SAVE X ON ENTRY.
            PUSH X ; SAVE X ON ENTRY.
            PUSH X ; SAVE X ON ENTRY.
            PUSH B ; AND B ON ENTRY.
            PUSH B ; AND B ON ENTRY.
            PUSH B ; AND B ON ENTRY.
            LD X, SP
            LD X, SP
            LD X, SP
            ADD X, OFFF6 ; SUBTRACT 10.
            ADD X, OFFF6 ; SUBTRACT 10.
            ADD X, OFFF6 ; SUBTRACT 10.
            ID TMPI, X ; AND SAVE IN TMPI.
            ID TMPI, X ; AND SAVE IN TMPI.
            ID TMPI, X ; AND SAVE IN TMPI.
    ; CHECK AND SEE IF Fl IS A NAN.
    ; CHECK AND SEE IF Fl IS A NAN.
    ; CHECK AND SEE IF Fl IS A NAN.
    + JSR FNACHK
+ JSR FNACHK
+ JSR FNACHK
IF C
IF C
IF C
JMPL FNAN ; Fl IS A NAN.
JMPL FNAN ; Fl IS A NAN.
JMPL FNAN ; Fl IS A NAN.
; CHECK AND SEE IF F2 IS A NAN.
; CHECK AND SEE IF F2 IS A NAN.
; CHECK AND SEE IF F2 IS A NAN.
LD B, K
LD B, K
LD B, K
LD X, A
LD X, A
LD X, A
LD A, W(TMPl+2)
LD A, W(TMPl+2)
LD A, W(TMPl+2)
LD K, A
LD K, A
LD K, A
X A, X

```
            X A, X
```

            X A, X
    ```
```

    H
    ```
```

    H
    ```
```

    H
    ```

```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 33
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FADD
FADD.MAC
101 F5B6 A6FFFCC4EB
102 F5BB 06
103 F5BC 942D
104
105 F5BE 80C9CAAB
106 F5C2 A6FFFCC4FB
107 F5C7 A6FFFCC4AB
108 F5CC 8217CAFD
109 F5DO 51
110
111 F5D1 8200CAFC
112 F5D5 943B
113
114 F5D7 F4
115 F5D8 C7
116 F5D9 F3
117 F5DA F4
1l8 F5DB D7
119 F5DC F1
120 F5DD AACA
121 F5DF }6
122 F5EO 9430
123
124
125 F5E2 F0
126 F5E3 00
127 F5E4 F3
128 F5E5 00
129 F5E6 F3
130 F5E7 00
131 F5E8 F1
132 F5E9 9427
133
134
135 F5EB O1
136 F5EC 04
137 F5ED 80C9CAAB
138 F5Fl 8217CAFD
139 F5F5 51
140
141 F5F6 8200CAFC
142 F5FA 57
143
144 F5FB E4
145 F5FC C7
146 F5FD E3
147 F5FE 40
148 F5FF E4
149 F600 D7
150 F601 El
151 F602 }4
SUBC A, W(SP-4) ; SUBTRACT F2-EXP.00000000.
IFN C
JMP \$F2GTR ; F2-EXP IS BIGGER THAN Fl-EXP.
; GET HERE MEANS F1-EXP IS BIGGER THAN F2-EXP.
LD K, H(A) ; SAVE DIFF. IN K TO BE USED AS LOOP COUNTER.
ADD A, W(SP-4)
ST A, W(SP-4) ; RESTORE Fl-EXP AND STORE IN C-SIGN.
IFGT K, Ol7
JP \$ZROF2 ; K GT 23-DEC MEANS F2 GETS ZEROED IN SHIFTS.
; LOOP TO SHIFT F2 INTO ALIGNMENT.
IFEQ K, O
JMP \$ADDMN ; K = O MEANS DONE SHIFTING.
\$L00P2:
LD A,W(X)
SHR A
X A,W(X-)
LD A, W(X)
RRC A
X A, W(X+)
DECSZ K
JP \$L00P2
JMP \$ADDMN
\$ZR0F2:
; SET F2 MANTISSA TO O.
ID A,W(X+) ; X POINTS TO F2-EXP.F2-SIGN.
CLR A
X A, W(X-) ; AND STORE IT BACK.
CLR A
X A, W(X-)
CLR A
X A, W(X+)
JMP \$ADDMN
; F2 EXPONENT IS GREATER THAN Fl EXPONENT.
\$F26TR:
COMP A
INC A ; CHANGE DIFF IN EXP TO POSITIVE.
ID K, H(A) ; LOAD K WITH LOOP COUNTER.
IFGT K, 017
JP \$ZROFl ; Fl MANT. REDUCED TO O IN SHIFTS.
; LOOP TO SHIFT FL MANT INTO ALIGNMENT.
IFEQ K, O
JP \$ADDMN ; K=0 MEANS DONE SHIFTING.
\$L00P1:
LD A, W(B)
SHR A
XS A,W(B-)
NOP
LD A, W(B)
RRC A
XS A, W(B+)
NOP

```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 34
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FADD.MAC

152 F603 AACA
153 F605 6A
154 F606 4B
155
156 F607 E0
157 F608 40
158 F609 00
159 F60A E3
160 F60B 40
161 F60C 00
162 F60D E3
163 F60E 40
164 F60F 00
165 F610 E1
166 F611 40
167
168
169 F612 E0
170 F613 40
171 F614 F0
172 F615 D4
173 F616 D8
174 F617 9C00
175 F619 9451
176
177 F61B F2
178 F61C F2
179 F61D E2
180 F61E 40
181 F61F E2
182 F620 40
183 F621 E0
184 F622 40
185 F623 02
186 F624 8FEB
187 F626 Fl
188 F627 E0
189 F628 40
190 F629 8FEB
191 F62B Fl
192 F62C 07
193 F62D 55
194
195 F62E A6FFFCC4A8
196 F633 8FDA
197 F635 F3
198 F636 F4
199 F637 D1
200 F638 F3
201 F639 F4
202 F63A 01

DECSZ K ;
JP \$LOOPI
JP \$ADDMN
\$ZROF1: ; SET Fl MANT TO 0.
LOS \(A, W(B+)\); B POINTS TO Fl-EXP.Fl-SIGN.
NOP
CLR A
XS A, W(B-) ; STORE IT BACK.
NOP
CLR A
XS A, W(B-)
NOP
CLR A
XS \(A, W(B+)\)
NOP
; DETERMINE IF MANTISSAS ARE TO BE ADDED OR SUBTRACTED.
\$ADDMN: ; B POINTS TO F1-HI, X TO F2-HI.
LDS \(A, W(B+)\)
NOP
LD A, W(X+)
LD A, M(X) ; LOAD F2-SIGN.
XOR A, M(B) ; XOR WITH FL-SIGN.
IFEQ A, 0
JMP \$TRADD ; SAME SIGN SO GO TO ADD MANTISSA.
; GET HERE MEANS TRUE SUBTRACT OF MANTISSA.
LD \(A, W(X-)\)
LD A, W(X-) ; X POINTS TO F2-LO.
LDS \(A, W(B-)\)
NOP
LDS \(A, W(B-)\)
NOP ; B NOW POINTS TO F1-LO.
LDS \(A, W(B+)\)
NOP ; A NOW CONTAINS Fl-LO.
SET C
SUBC A, W(X) ; SUBTRACT F2-L0.
\(X A, W(X+)\)
LDS A, W(B+) ; A CONTAINS Fl-HI.
NOP
SUBC A, W(X) ; SUBTRACT F2-HI.
X A, W(X+)
IF C
JP \$FISIN. ; F1 GE F2, SO SIGN IS Fl-SIGN.
; GET HERE MEANS F1 LT F2, SO SIGN IS F2-SIGN.
LD A, W(SP-4)
OR A, M(X)
\(X\) A, \(W(X-)\); C-EXP.C-SIGN HAS BEEN DETERMINED.
LD \(A, W(X)\)
COMP A
X A, W(X-)
LD A, W(X)
COMP A
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 35

```
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FADD
FADD.MAC
203 F63B B80001
204 F63E Fl
205 F63F 07
206 F640 8FA9
207 F642 47
208
209
210 F643 A6FFFCC4A8
211 F648 DA
212 F649 F3
213
214
215 F64A ACCECC
216 F64D E0
217 F64E 40
218 F64F C0
219 F650 40
220 F651 9118
221
222 F653 F4
223 F654 E7
224 F655 07
225 F656 9448
226 F658 F3
227 F659 F4
228 F65A E7
229 F65B Fl
230 F65C 07
231 F65D 8F08
232 F65F ADCC8A
233 F662 43
234 F663 B4F9B8
235
236 F666 AACA
237 F668 75
238 F669 B4F9B2
239
240
241 F66C E2
242 F66D 40
243 F66E E2
244 F66F 40
245 F670 F2
246 F671 F2
247 F672 F4
248 F673 F8
249 F674 Fl
250 F675 E0
251 F676 40
252 F677 F4
253 F678 E8

ADD A, 01
X A, \(W(X+)\)
IF C
INC \(W(X)\)
JP \$ANORM
; GET HERE MEANS FI GE FZ.
\$FISIN:
LD A, W(SP-4)
OR A, M(B)
X A, W(X-)
; NORMAIIZE THE MANTISSA.
\$ANORM:
LD B, X ; B POINTS TO C-HI.
LDS A, \(W(B+)\)
NOP
LDS \(A, M(B+)\)
NOP ; B NOW POINTS TO C-EXP BYTE.
LD K, 018 ; SET UP LOOP LIMIT OF 24-DEC IN K.
\$NLOOP:
LD A, \(W(X)\)
SHL A
IF C ; CARRY MEANS NORMALIZED.
JMP \(\$\) ROUND ; SO JUMP TO ROUNDING CODE.
X A, W(X-)
LD A, \(W(X)\)
SHL A
X A, \(W(X+)\)
IF C
SET W(X). 0
DECSZ \(M(B)\); ADJUST EXPONENT.
JP \$0V1
JMPL UNDFL ; C-EXP ZERO MEANS UNDERFLOW.
\$0V1:
DECSZ K ; DECREMENT LOOP COUNTER.
JP \$NLOOP ; GO BACK TO LOOP.
JMPL UNDFL ; UNDERFLOW
;GET HERE MEANS TRUE ADDITION OF MANTISSA.
\$TRADD:
LDS \(A, W(B-)\)
NOP
LDS A, W(B-)
NOP ; B NOW POINTS TO Fl-HI.
LD \(A, W(X-)\)
LD \(A, W(X-)\)
LD A, W (X) ; LOAD F2-LO INTO A.
ADD A, W(B) ; ADD F1-LO.
\(X A, W(X+) \quad\); STORE IN F2-LO.
LDS \(A, W(B+)\)
NOP ; B NOW POINTS TO Fl-HI.
LD A, W(X) ; LOAD F2-HI INTO A.
ADC A, W(B) ; ADD FI-HI WITH CARRY FROM LO ADD.
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 36
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FADD.MAC
254 F679 07
255 F67A 4A
256 F67B Fl
257 F67C A6FFFCC4A8
258 F681 8FDA
259 F683 F3
260 F684 5B
261
262
263 F685 D7
264 F686 F3
265 F687 F4
266 F688 D7
267 F689 Fl
268 F68A F0
269 F68B A6FFFCC4A8
270 F690 B80100
271 F693 07
272 F694 B4F998
273 F697 BDFEFF
274 F69A B4F992
275 F69D 8FDA
276 F69F F3
277
278
279 F6AO B5F9FB
280
281 F6A3 DO
282 F6A4 D2
283 F6A5 9C00
284 F6A7 B4F974
285 F6AA 90FE
286 F6AC B4F980
287 F6AF F2
288 F6BO F2
289 F6Bl B5F9C8 +
290 F6B4 3FC4
291 F6B6 3FCC
292 F6B8 3FCE
293 F6BA 3C
294 ;
295 .END

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 37
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FMULT.MAC

```

```

                .FORM 'FMULT.MAC'
    ```
                .FORM 'FMULT.MAC'
                .INCLD FMULT.MAC
                .INCLD FMULT.MAC
                .TITLE FMULT
                .TITLE FMULT
                . LOCAL
                . LOCAL
    ;
    ;
    ; SUBROUTINE TO MULTIPLY TWO SP FLOATING POINT NUMBERS.
    ; SUBROUTINE TO MULTIPLY TWO SP FLOATING POINT NUMBERS.
        C = Fl*F2
        C = Fl*F2
    Fl IS STORED IN THE IEEE FORMAT IN REGS K AND A.
    Fl IS STORED IN THE IEEE FORMAT IN REGS K AND A.
    THE HIGH WORD OF FI WILL BE REFERRED AS Fl-RI AND IS IN K.
    THE HIGH WORD OF FI WILL BE REFERRED AS Fl-RI AND IS IN K.
    THE LOW WORD OF Fl WILL BE REFERRED TO AS Fl-RO AND IS IN A.
    THE LOW WORD OF Fl WILL BE REFERRED TO AS Fl-RO AND IS IN A.
    ; F2 IS STORED IN THE IEEE FORMAT ON THE STACK. IF SP IS THE
    ; F2 IS STORED IN THE IEEE FORMAT ON THE STACK. IF SP IS THE
    STACK POINTER ON ENTRY, THEN
    STACK POINTER ON ENTRY, THEN
    ; THE HIGH WORD OF F2, REFERRED TO AS F2-RI IS AT SP - 4 AND
    ; THE HIGH WORD OF F2, REFERRED TO AS F2-RI IS AT SP - 4 AND
    ; THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6.
    ; THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6.
    ; C IS RETURNED IN THE IEEE FORMAT IN REGS K AND A.
    ; C IS RETURNED IN THE IEEE FORMAT IN REGS K AND A.
    REGS. X AND B ARE PRESERVED.
    REGS. X AND B ARE PRESERVED.
    FMULT:
    FMULT:
        PUSH X ; SAVE X ON ENTRY.
        PUSH X ; SAVE X ON ENTRY.
        PUSH B ; SAVE B ON ENTRY.
        PUSH B ; SAVE B ON ENTRY.
        LD X, SP
        LD X, SP
        ADD X, ONKG , SUBIRACT 10.
        ADD X, ONKG , SUBIRACT 10.
        AND SEE IF Fl IS A NAN.
        AND SEE IF Fl IS A NAN.
        IF C
        IF C
        JMPL FNAN ; Fl IS A NAN.
        JMPL FNAN ; Fl IS A NAN.
        M,
        M,
        LD X,A
        LD X,A
        LD A,W(TMPl+2)
        LD A,W(TMPl+2)
        LD K, A
        LD K, A
        X A, X
        X A, X
        JSR FNACHK
        JSR FNACHK
    JMPL FNAN ; F2 IS NAN.
    JMPL FNAN ; F2 IS NAN.
        JN 
        JN 
        IF C
        IF C
        JMP $CZERO ; F2 IS ZERO.
        JMP $CZERO ; F2 IS ZERO.
    TSR,BCHK
    TSR,BCHK
        IF C
        IF C
    JMP $CZERO ; Fl IS ZERO.
    JMP $CZERO ; Fl IS ZERO.
        ; GET HERE MEANS NORMAL MULTIPLICATION
        ; GET HERE MEANS NORMAL MULTIPLICATION
        ; UNPACK F1 AND F2.
```

        ; UNPACK F1 AND F2.
    ```
```

NATIONAL SEMICONDUCTOR CORPORATION

```

PAGE:
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FMULT
FMULT.MAC
```

50 F6F6 ACC4CE
51 F6F9 8210C4F8
52 F6FD AFCE
53 F6FF B5F95F +
5 4 ~ F 7 0 2 ~ A C 0 0 C C ~
55 F705 ACCE00
56 F708 E0
57 F709 40
58 F70A AECA
59 F70C E4
60 F70D AECA
61 F70F B5F94F
6 2
63 F712 F2
64 F713 AC00CC
65 F716 E2
66 F717 40
6 7
68 F718 F4
69 F719 C7
70 F71A ACC8CA
71 F7lD E4
72 F71E B9FF00
73 F721 C7
74 F722 96CAF8
75 F725 F6
76 F726 E2
77 F727 40
78 F728 99FF
79 F72A C7
80 F72B 8FFB
81 F72D B8C080
82 F730 07
83 F73146
84
85 F732 E7
86 F733 07
87 F734 B4F8E7
88 F737 C7
89
90
91 F738 E7
92 F739 07
93 F73A B4F8F2
94 F73D 96C817
95 F740 96C808
96 F743 F3
97
98 ; MULTIPLY THE MANTISSA.
99 ; FIRST COMPUTE F1-HI*F2-HI.
100 F744 F2

```
```

LD X, SP ; X POINTS TO Fl-LO.

```
LD X, SP ; X POINTS TO Fl-LO.
ADD SP, 010 ; MOVE SP PAST LOCAL STORAGE.
ADD SP, 010 ; MOVE SP PAST LOCAL STORAGE.
PUSH X ; SAVE SP ON STACK FOR QUICK RETURN.
PUSH X ; SAVE SP ON STACK FOR QUICK RETURN.
JSR FUNPAK ; UNPACK Fl.
JSR FUNPAK ; UNPACK Fl.
LD B, TMP1 ; B NOW POINTS TO F2-RO.
LD B, TMP1 ; B NOW POINTS TO F2-RO.
LD TMP1, X ; TMP1 NOW POINTS TO F2-IO.
LD TMP1, X ; TMP1 NOW POINTS TO F2-IO.
LOS A, W(B+) ; LOAD F2-RO INTO A.
LOS A, W(B+) ; LOAD F2-RO INTO A.
NOP
NOP
X A, K
X A, K
LD A,W(B)
LD A,W(B)
X A, K ; LOAD F2-Rl INTO K.
X A, K ; LOAD F2-Rl INTO K.
JSR FUNPAK ; UNPAK F2.
JSR FUNPAK ; UNPAK F2.
; SET X TO POINT TO F2-SIGN AND B TO POINT TO Fl-SIGN.
; SET X TO POINT TO F2-SIGN AND B TO POINT TO Fl-SIGN.
LD A,W(X-)
LD A,W(X-)
LD B, TMP1
LD B, TMP1
LDS A, W(B-)
LDS A, W(B-)
NOP
NOP
; COMPUTE C-EXP AND C-SIGN AND STORE IN F2-EXP AND F2-SIGN.
; COMPUTE C-EXP AND C-SIGN AND STORE IN F2-EXP AND F2-SIGN.
LD A,W(X) ; A IS (EEEEEEEE-F2).(SSSSSSSS-F2)
LD A,W(X) ; A IS (EEEEEEEE-F2).(SSSSSSSS-F2)
SHR A ; SHR SINCE SUM OF EXPS CAN BE 9 BITS.
SHR A ; SHR SINCE SUM OF EXPS CAN BE 9 BITS.
LD K, A ; K IS (DEEEEEEEE-F2).(SSSSSSS-F2)
LD K, A ; K IS (DEEEEEEEE-F2).(SSSSSSS-F2)
LD A, W(B) ; A IS (EEEEEEEE-Fl).(SSSSSSSS-Fl)
LD A, W(B) ; A IS (EEEEEEEE-Fl).(SSSSSSSS-Fl)
AND A, OFFOO ; MASK OUT SIGN BITS.
AND A, OFFOO ; MASK OUT SIGN BITS.
SHR A ; A IS (DEEEEEEEE-Fl).(0000000)
SHR A ; A IS (DEEEEEEEE-Fl).(0000000)
ADD A, K ; A IS (EEEEEEEEE-C).(SSSSSSS-F2)
ADD A, K ; A IS (EEEEEEEEE-C).(SSSSSSS-F2)
ST A,W(X) ; STORE IN F2-SIGN.
ST A,W(X) ; STORE IN F2-SIGN.
LOS A, W(B-) ; A IS (EEEEEEEE-FI).(SSSSSSSS-Fl)
LOS A, W(B-) ; A IS (EEEEEEEE-FI).(SSSSSSSS-Fl)
NOP
NOP
AND A, OFF ; MASK OUT EXP BITS.
AND A, OFF ; MASK OUT EXP BITS.
SHR A ; A IS (000000000SSSSSSS-Fl)
SHR A ; A IS (000000000SSSSSSS-Fl)
XOR A,W(X) ; A IS (EEEEEEEEESSSSSSS-C)
XOR A,W(X) ; A IS (EEEEEEEEESSSSSSS-C)
ADD A, OC080 ; REMOVE EXCESS BIAS OF 127-DEC FROM EXP.
ADD A, OC080 ; REMOVE EXCESS BIAS OF 127-DEC FROM EXP.
IF C
IF C
JP $EXCH2 ; IF CARRY, THEN NO UNDERFLOW NOW
JP $EXCH2 ; IF CARRY, THEN NO UNDERFLOW NOW
; CHECK TO SEE IF EXP IS ZERO. IF NOT, UNDERFLOW FOR SURE.
; CHECK TO SEE IF EXP IS ZERO. IF NOT, UNDERFLOW FOR SURE.
SHL A
SHL A
IF C
IF C
JMPL UNDFL ; UNDERFLOW, SO JUMP.
JMPL UNDFL ; UNDERFLOW, SO JUMP.
SHR A ; RESTORE BIT SHIFTED OUT (0).
SHR A ; RESTORE BIT SHIFTED OUT (0).
; CHECK FOR EXPONENT OVERFLOW.
; CHECK FOR EXPONENT OVERFLOW.
$EXCH2:
$EXCH2:
    SHL A
    SHL A
    IF C ; IF C IS 1,
    IF C ; IF C IS 1,
    JMPL OVRFL ; THEN OVERFLOW FOR SURE.
    JMPL OVRFL ; THEN OVERFLOW FOR SURE.
    IF A.7
    IF A.7
    SET A.O ; RESTORE LAST BIT OF SIGN.
    SET A.O ; RESTORE LAST BIT OF SIGN.
    X A,W(X-) ; STORE C-EXP. C-SIGN IN F2-EXP.F2-SIGN.
    X A,W(X-) ; STORE C-EXP. C-SIGN IN F2-EXP.F2-SIGN.
    ;
    ;
    LD A, W(X-)
```

    LD A, W(X-)
    ```
```

101 F745 ACCE00

```
102 F748 FE
103 F749 A6FFFAC4AB
104 F74E AECE
105 F750 A6FFFCC4AB
106
107 F755 AC00CE
108 F758 F0
109 F759 ACCE00
110 F75C FE
111 F75D AECE
112 F75F A6FFFAC4F8
113 F764 A6FFFAC4AB
114 F769 07
115 F76A A6FFFCC4A9
116
117 F76F E2
118 F770 40
119 F771 ACOOCE
120 F774 F4
121 F775 FE
122 F776 AECE
123 F778 A6FFFAC4F8
124 F77D A6FFFAC4AB
125 F782 A6FFFCC4AB
126 F787 07
127 F788 04
128
129 F789 AC00CE
131 F78C BD7FFF
132 F78F 4D
133
134 F790 E7
135 F791 F3
136 F792 A6FFFAC4AB
137 F797 E7
138 F798 Fl
139 F799 07
140 F79A \(8 F 08\)
141 F79C 51
142
143
144 F79D F3
145 F79E A6FFFAC4A8
146 F7A3 F1
147 F7A4 F0
148 F7A5 F4
149 F7A6 B80100
150 F7A9 07
151 F7AA B4F882

LD TMP1, X ; TMP1 NOW POINTS TO F2-LO.
MULT \(A, W(B)\)
ST A, W(SP-6) ; STORE LOW WORD OF PRODUCT ON STACK.
X A, X
ST A, W(SP-4) ; STORE HIGH WORD OF PRODUCT ON STACK.
; NOW COMPUTE F1-HI*F2-LO.
LD X, TMPI
LD A, W(X+)
LD TMP1, X ; TMP1 NOW POINTS TO F2-HI.
MULT \(A, W(B)\)
\(\mathrm{X} A, \mathrm{X}\)
ADD A, W(SP-6) ; ADD LOW WORD OF LAST PROD. TO HIGH WORD.
ST A, W(SP-6)
IF C
INC W(SP-4) ; IF CARRY, INCREASE HIGH WORD BY 1.
; FINALLY COMPUTE F1-LO*F2-HI.
LDS A, W(B-) ; ADJUST B TO POINT TO Fl-LO.
NOP
LD \(\mathrm{X}, \mathrm{TMPI}\)
LD A, W(X)
MULT A, W(B)
\(\mathrm{XA}, \mathrm{X}\)
ADD A, W(SP-6) ; ADD LOW WORD ACCUMULATED SO FAR.
ST A, W(SP-6)
LD A, W(SP-4) ; A CONTAINS HIGH WORD OF PRODUCT.
IF C ; IF CARRY ON LAST LOW WORD ADD,
INC A ; THEN INCREASE HIGH WORD.
;
; MANTISSA MULTIPLICATION DONE. NOW CHECK FOR NORMALIZATION.
LD X, TMPI
IFGT A, 07FFF ; IS MSB OF PRODUCT 1 ?
JP \$EXINC ; YES, INCREASE MANTISSA. ; NEED TO SHIFT MANTISSA LEFT BY 1 BIT.
SHL A
X A, W(X-)
LD A, W(SP-6)
SHL A
X A, W(X+)
IF C ; DID SHIFT OF LOW WORD PUSH OUT A 1 ?
SET W(X). 0 ; YES SO SET LSB OF HIGH WORD.
JP \$ROUND ; GO TO ROUNDING CODE.
\$EXINC:
; NEED TO INCREASE EXPONENT BY 1. REMEMBER X POINTS TO F2-HI.
\(X A, W(X-) \quad ; A\) CONTAINS HIGH WORD, \(X\) POINTS TO F2-LO.
ID A, W(SP-6) ; GET LOW WORD.
\(X\) A, \(W\left(X^{+}\right)\); STORE LOW WORD.
LD A, W(X+)
LD A, W(X) ; GET C-EXP.C-SIGN
ADD A, 0100 ; INCREASE C-EXP.
IF C
JMPL OVRFL ; EXPONENT OVERFLOW.

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 40 HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FMULT
FMULT.MAC

152 F7AD F3
153
154
155 F7AE B5F8ED
156
157 F7Bl D0
158 F7B2 D2
159 F7B3 9C00
160 F7B5 B4F866
161 F7B8 9DFE
162 F7BA B4F872
163 F7BD F2
164 F7BE F2
165 F7BF B5F8BA +
166 F7C2 3FC4
167 F7C4 3FCC
168 F7C6 3FCE
169 F7C8 3C
170
171
172
173 F7C9 00
174 F7CA ACC8CA
175 F7CD 3FCC
176 F7CF 3FCE
177 F7D1 3C
178
179

X A, W(X-) ; NO OVERFLOW, SO SAVE C-EXP.C-SIGN. ; ROUNDING CODE. \$ROUND:

JSRL SROUND
; FINAL CHECK OF EXPONENT.
LD \(A, M(X+) \quad\); \(X\) NOW POINTS TO C-EXP.
LD \(A, M(X-)\)
IFEQ \(\mathrm{A}, 0\)
JMPL UNDFL
IFGT A, OFE
JMPL OVRFL
LD A, W(X-)
LD A, W(X-) ; X NOW POINTS TO C-LO.
JSR FPAK ; PACK C.
POP SP ; SET UP SP FOR RETURN.
POP B
POP X
RET
; EXCEPTION HANDLING.
; C IS ZERO B'COS ONE OF FI OR F2 IS ZERO.
\$CZERO:
CLR A
LD K, A
POP B
POP X
RET
;
.END


NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 42
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FDIV.MAC
\begin{tabular}{|c|c|c|c|c|}
\hline 50 & F811 8210C4F8 & & ADD SP, 010 & ; MOVE SP PAST LOCAL STORAGE. \\
\hline 51 & F815 AFCE & & PUSH X & ; SAVE SP ON STACK FOR QUICK RETURN. \\
\hline 52 & F817 B5F847 & + & JSR FUNPAK & ; UNPACK Fl. \\
\hline 53 & F81A ACOOCC & & LD B, TMP1 & ; B NOW POINTS TO F2-RO \\
\hline 54 & F81D ACCE00 & & LD TMP1, X & ; TMPI NOW POINTS TO F2-LO. \\
\hline 55 & F820 E0 & & LDS \(A, W(B+)\) & ; LOAD F2-RO INTO A. \\
\hline 56 & F821 40 & & NOP & \\
\hline 57 & F822 AECA & & X A, K & \\
\hline 58 & F824 E4 & & LD A, W(B) & \\
\hline 59 & F825 AECA & & X A, K & ; LOAD F2-R1 INTO K. \\
\hline 60 & F827 B5F837 & + & JSR FUNPAK & ; UNPAK F2. \\
\hline 61 & & & ; & \\
\hline 62 & & & ; ENSURE THAT Fl-HI IS & LESS THAN F2-HI. \\
\hline 63 & & & ; & \\
\hline 64 & F82A F2 & & LD A, W(X-) & ; X POINTS TO F2-EXP. F2-SIGN. \\
\hline 65 & F82B F2 & & LD A, W(X-) & ; X POINTS TO F2-HI. \\
\hline 66 & F82C AC00CC & & LD B, TMP1 & ; B POINTS TO F2-LO. \\
\hline 67 & F82F E2 & & LDS A, W(B-) & ; B POINTS TO Fl-EXP.F1-SIGN. \\
\hline 68 & F830 40 & & NOP & \\
\hline 69 & F831 E2 & & LDS \(A, W(B-)\) & ; LOAD Fl-EXP.Fl-SIGN. \\
\hline 70 & F832 40 & & NOP & ; B POINTS TO Fl-HI. \\
\hline 71 & F833 ACC8CA & & LD K, A & ; SAVE Fl-EXP. Fl-SIGN IN K. \\
\hline 72 & F836 F4 & & ID \(A, W(X)\) & ; LOAD F2-HI. \\
\hline 73 & F837 FD & & IFGT \(\mathrm{A}, \mathrm{W}(\mathrm{B})\) & ; IS F2-HI > FI-HI ? \\
\hline 74 & F838 51 & & JP \$FEXSN & ; YES, SO ALL IS WELL. \\
\hline 75 & & & & ; GET HERE MEANS NEED TO SHR Fl, \\
\hline 76 & & & & ; AND INCREASE ITS EXPONENT. \\
\hline 77 & F839 E0 & & LOS \(A, W(B+)\) & ; GET FI-HI. \\
\hline 78 & F83A 40 & & NOP & ; B POINTS TO Fl-EXP.Fl-SIGN. \\
\hline 79 & F83B AECA & & X A, K & SWAP Fl-EXP.Fl-SIGN AND Fl-HI. \\
\hline 80 & F83D B80100 & & ADD A, 0100 & ; INCREASE Fl-EXP BY 1. \\
\hline 81 & F840 E3 & & XS A, W(B-) & ; STORE BACK IN Fl-EXP.Fl-SIGN. \\
\hline 82 & F841 40 & & NOP & ; B POINTS TO Fl-HI. \\
\hline 83 & F842 E4 & & LD \(\mathrm{A}, \mathrm{W}(\mathrm{B})\) & ; LOAD Fl-HI. \\
\hline 84 & F843 C7 & & SHR A & \\
\hline 85 & F844 E3 & & XS A, W(B-) & ; STORE BACK IN Fl-HI. \\
\hline 86 & F845 40 & & NOP & ; B POINTS TO Fl-LO. \\
\hline 87 & F846 E4 & & LD A, W(B) & ; LOAD Fl-LO. \\
\hline 88 & F847 D7 & & RRC A & \\
\hline 89 & F848 El & & XS A, W(B+) & ; PUT IT BACK IN Fl-LO. \\
\hline 90 & F849 40 & & NOP & ; B POINTS TO Fl-HI. \\
\hline 91 & & & ; & \\
\hline 92 & & & \$FEXSN: & \\
\hline 93 & & & ; DETERMINE C-EXP AND C & C-SIGN. \\
\hline 94 & F84A F0 & & LD \(\mathrm{A}, \mathrm{W}(\mathrm{X}+\) ) & ; X POINTS TO F2-EXP.F2-SIGN. \\
\hline 95 & F84B E0 & & LDS \(\mathrm{A}, \mathrm{W}(\mathrm{B}+\) ) & ; B POINTS TO Fl-EXP.F1-SIGN. \\
\hline 96 & F84C 40 & & NOP & \\
\hline 97 & F84D F4 & & LD A, W(X) & ; LOAD F2-EXP.F2-SIGN. \\
\hline 98 & F84E B9FF00 & & AND A, OFFOO & ; MASK OUT THE SIGN. \\
\hline 99 & F851 C7 & & SHR A & ; ALLOW 9 BITS FOR EXP CALCULATIONS. \\
\hline 100 & F852 ACC8CA & & LD K, A & ; SAVE IT IN K. \\
\hline
\end{tabular}

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 43
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FDIV.MAC

101 F855 E4
102 F856 B9FF00
103 F859 C7
104 F85A 02
105 F85B 96CAEB
106
107
108 F85E B7000000
109 F862 E7
110 F863 07
111 F864 B700FF00
112 F868 D7
113 F869 B83F00
114 F86C E7
115 F86D 06
116 F86E 49
117 F86F 960010
118 F872 B4F7A9
119 F875 B4F7B7
120
121
122
123
124 F878 BCFF00
125 F87B B4F7Bl
126 F87E 9C00
127 F880 B4F79B
128 F883 AB00
129 F885 F4
130 F886 99FF
131 F888 FB
132 F889 99FF
133 F88B 9600FA
134 F88E F3
135
136 F88F F2
137 F890 E2
138 F891 40
139
140
141
142 F892 F0
143 F893 ACCE00
144 F896 FE
145
146
147 F897 AECC
148 F899 AE00
149 F89B AECC
150
151 F890 EF
```

    LD A, W(B) ; LOAD Fl-EXP.Fl-SIGN.
    ```
    LD A, W(B) ; LOAD Fl-EXP.Fl-SIGN.
    AND A, OFFOO ; MASK OUT SIGN.
    AND A, OFFOO ; MASK OUT SIGN.
    SHR A
    SHR A
    SET C
    SET C
    SUBC A, K ; SUBTRACT THE EXPONENTS.
    SUBC A, K ; SUBTRACT THE EXPONENTS.
        ; NOTE tHAT NOW THE MS 9 BITS
        ; NOTE tHAT NOW THE MS 9 BITS
        ; OF A CONTAIN A 2'S COMP. INTEGER.
        ; OF A CONTAIN A 2'S COMP. INTEGER.
    LD TMP1, 0
    LD TMP1, 0
    SHL A
    SHL A
    IF C
    IF C
    LD TMP1, OFF
    LD TMP1, OFF
    RRC A ; SAVE SIGN OF NUMBER IN TMPL.
    RRC A ; SAVE SIGN OF NUMBER IN TMPL.
    ADD A, 03F00 ; RESTORE IEEE BIAS.
    ADD A, 03F00 ; RESTORE IEEE BIAS.
    SHL A ; MAKE EXPONENT 8 BITS.
    SHL A ; MAKE EXPONENT 8 BITS.
    IFN C ; NO CARRY ?
    IFN C ; NO CARRY ?
    JP $FSIGN ; THEN ALL IS WELL.
    JP $FSIGN ; THEN ALL IS WELL.
    IF TMPI.0 ; WAS EXP NEGATIVE BEFORE ?
    IF TMPI.0 ; WAS EXP NEGATIVE BEFORE ?
    JMPL UNDFL ; YES, SO UNDERFLOW.
    JMPL UNDFL ; YES, SO UNDERFLOW.
    JMPL OVRFL ; OTHERWISE OVERFLOW.
    JMPL OVRFL ; OTHERWISE OVERFLOW.
    ;
    ;
$FSIGN:
$FSIGN:
    ; C-EXP HAS BEEN COMPUTED. NOW FIND C-SIGN.
    ; C-EXP HAS BEEN COMPUTED. NOW FIND C-SIGN.
    ; BUT FIRST TAKE CARE OF SPECIAL OVER/UNDERFLOW CASES.
    ; BUT FIRST TAKE CARE OF SPECIAL OVER/UNDERFLOW CASES.
        IFEQ A, OFFOO
        IFEQ A, OFFOO
        JMPL OVRFL
        JMPL OVRFL
        IFEQ A, O
        IFEQ A, O
        JMPL UNDFL
        JMPL UNDFL
        ST A, TMP1 ; SAVE C-EXP.00000000 IN TMP1.
        ST A, TMP1 ; SAVE C-EXP.00000000 IN TMP1.
        LD A, W(X) ; LOAD F2-EXP.F2-SIGN.
        LD A, W(X) ; LOAD F2-EXP.F2-SIGN.
        AND A, OFF ; MASK OUT F2-EXP.
        AND A, OFF ; MASK OUT F2-EXP.
        XOR A, W(B) ; A NOW HAS Fl-EXP.C-SIGN.
        XOR A, W(B) ; A NOW HAS Fl-EXP.C-SIGN.
        AND A, OFF ; MASK OUT Fl-EXP.
        AND A, OFF ; MASK OUT Fl-EXP.
        OR A, TMP1 ; BRING IN C-EXP.
        OR A, TMP1 ; BRING IN C-EXP.
        X A,W(X-) ; STORE IN F2-EXP.F2-SIGN.
        X A,W(X-) ; STORE IN F2-EXP.F2-SIGN.
        ; X POINTS TO FR-HI.
        ; X POINTS TO FR-HI.
        LD A,W(X-) ; X POINTS TO F2-LO.
        LD A,W(X-) ; X POINTS TO F2-LO.
        LDS A,W(B-) ; B POINTS TO Fl-HI.
        LDS A,W(B-) ; B POINTS TO Fl-HI.
        NOP
        NOP
        ;
        ;
        ; NOW DO THE MANTISSA DIVISION.
        ; NOW DO THE MANTISSA DIVISION.
        LD A,W(X+) ; LOAD F2-LO. X POINTS TO F2-HI.
        LD A,W(X+) ; LOAD F2-LO. X POINTS TO F2-HI.
        LD TMPI, X ; SAVE ADDRESS OF F2-HI IN TMPL.
        LD TMPI, X ; SAVE ADDRESS OF F2-HI IN TMPL.
        MULT A,W(B) ; COMPUTE F2-LO*Fl-HI.
        MULT A,W(B) ; COMPUTE F2-LO*Fl-HI.
        ; X CONTAINS MS WORD AND A IS LS WORD.
        ; X CONTAINS MS WORD AND A IS LS WORD.
        X A, B ; A POINTS TO Fl-HI, B CONTAINS LS WORD.
        X A, B ; A POINTS TO Fl-HI, B CONTAINS LS WORD.
        X A, TMP1 ; A POINTS TO F2-HI, TMP1 POINTS TO F1-HI.
        X A, TMP1 ; A POINTS TO F2-HI, TMP1 POINTS TO F1-HI.
        X A, B ; A CONTAINS LS WORD, B POINTS TO F2-HI.
        X A, B ; A CONTAINS LS WORD, B POINTS TO F2-HI.
    .BYTE OEF ; DIVD A,W(B) - KLUDGED !!
    .BYTE OEF ; DIVD A,W(B) - KLUDGED !!
;
;
;
```

;

```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 44
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FDIV
FDIV.MAC

```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 45
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FDIV.MAC
203 F8DD A800 ID A, TMP1
204 F8DF El
205 F8E0 40
206 F8E1 ACCCCE
207
208
209 F8E4 B5F7B7
210
2l1 F8E7 D0
212 F8E8 D2
213 F8E9 9COO
214 F8EB B4F730
215 F8EE 9DFE
216 F8F0 B4F73C
217 F8F3 F2
2l8 F8F4 F2
219 F8F5 B5F784 +
220 F8F8 3FC4
221 F8FA 3FCC
222 F8FC 3FCE
223 F8FE 3C
224 ; C IS ZERO B'COS FI IS ZERO.
225 \$CZERO:
226 F8FF 00 CLR A
227 F900 ACC8CA LD K, A
228 F903 3FCC
229 F905 3FCE
230 F907 3C
231
232
XS A, W(B+) ; SAVE C-LO.
NOP ; B POINTS TO F2-HI.
ID X, B ; MOVE ADDRESS OF F2-HI TO X.
; ROUNDING CODE.
JSRL SROUND
; FINAL CHECK OF EXPONENT.
LD A, M(X+) ; X NOW POINTS TO C-EXP.
LD A, M(X-)
IFEQ A, O
JMPL UNDFL
IFGT A, OFE
JMPL OVRFL
LD A, W(X-)
LD A,W(X-) ; X NOW POINTS TO C-LO.
JSR FPAK ; PACK C.
POP SP ; SET UP SP FOR RETURN.
POP B
POP X
RET
POP B
POP X
RET
.END

```
```

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV

```
PAGE: 46
FSINX.MAC
```

39
4 0
1
2
3
4
5
6
7
8
9
10
11 F908 AFCE
12 F90A AFC8
13 F90C AFCA
F90E 3653
F910 AFC8
F912 AFCA
F914 B6F994A8
F918 A4F996CAAB
F91F AFC
F92I AFCA
F923 B6F998A8
F927 A4F99ACAAB
F92C B5FBE6
F92F 3FCE
F931 3FCE
F933 3678
28
29 F935 AFC8
30 F937 AFCA
F939 B6F99CA8
F93D A4F99ECAAB
F942 B5FBDO
34
35 F945 3FCE
36 F947 3FCE
37 F949 368E
38
39 F94B AFC8
40 F94D AFCA
4 1 ~ F 9 4 F ~ B 6 F 9 A 0 A 8 ~
42 F953 A4F9A2CAAB
43 F958 B5FBBA
4 4
4 5 ~ F 9 5 B ~ 3 F C E ~
4 6 ~ F 9 5 D ~ 3 F C E ~
47 F95F 36A4
4 8
4 9 ~ F 9 6 1 ~ A F C 8 ~

```
```

.FORM 'FSINX.MAC'

```
.FORM 'FSINX.MAC'
.INCLD FSINX.MAC
.INCLD FSINX.MAC
;
;
.TITLLE SINX
.TITLLE SINX
.LOCAL
.LOCAL
; A VERY DIRTY APPROXIMATION TO SIN(X).
; A VERY DIRTY APPROXIMATION TO SIN(X).
; X SHOULD BE IN RADIANS.
; X SHOULD BE IN RADIANS.
; ON INPUT X SHOULD BE IN IEEE FLP FORMAT IN REGS. K AND A.
; ON INPUT X SHOULD BE IN IEEE FLP FORMAT IN REGS. K AND A.
; ON RETURN SIN(X) IS IN IEEE FlP FORMAT IN REGS. K AND A.
; ON RETURN SIN(X) IS IN IEEE FlP FORMAT IN REGS. K AND A.
;
;
SINX:
SINX:
    PUSH X ; SAVE X.
    PUSH X ; SAVE X.
    PUSH A
    PUSH A
    PUSH K ; X TO THE STACK.
    PUSH K ; X TO THE STACK.
    JSRL FMULT ; COMPUTE X^2.
    JSRL FMULT ; COMPUTE X^2.
    PUSH A
    PUSH A
    PUSH K ; X^Z TO THE STACK.
    PUSH K ; X^Z TO THE STACK.
    LD A, W($A5LO)
    LD A, W($A5LO)
    LD K, W($A5HI) ; LOAD A5.
    LD K, W($A5HI) ; LOAD A5.
    JSRL FMULT ; COMPUTE A5*X^2.
    JSRL FMULT ; COMPUTE A5*X^2.
    PUSH A
    PUSH A
    PUSH K
    PUSH K
    LD A, W($A4LO)
    LD A, W($A4LO)
    LD K,W($A4HI) ; LOAD A4.
    LD K,W($A4HI) ; LOAD A4.
    JSRL FSUB ; COMPUTE A4-A5*X^2.
    JSRL FSUB ; COMPUTE A4-A5*X^2.
    POP X
    POP X
    POP X
    POP X
    JSRL FMULT ; COMPUTE
    JSRL FMULT ; COMPUTE
                        ; X^2(A4 - A5* X^2).
                        ; X^2(A4 - A5* X^2).
    PUSH A
    PUSH A
    PUSH K
    PUSH K
    LD A, W($A3LO)
    LD A, W($A3LO)
    LD K,W($A3HI) ; LOAD A3.
    LD K,W($A3HI) ; LOAD A3.
    JSRL FSUB ; COMPUTE
    JSRL FSUB ; COMPUTE
                        ; A3 - X^2(A4 - A5* X^2).
                        ; A3 - X^2(A4 - A5* X^2).
    POP X
    POP X
    POP X
    POP X
    JSRL FMULT ; COMPUTE
    JSRL FMULT ; COMPUTE
                ; X^2(A3 - X^2(A4 - A5* X^2)).
                ; X^2(A3 - X^2(A4 - A5* X^2)).
    PUSH A
    PUSH A
    PUSH K
    PUSH K
    LD A, W($A2LO)
    LD A, W($A2LO)
    LD K, W($A2HI) ; LOAD A2.
    LD K, W($A2HI) ; LOAD A2.
    JSRL FSUB ; COMPUTE
    JSRL FSUB ; COMPUTE
                ; A2 - X^2(A3 - X^2(A4 - A5* X^2)).
                ; A2 - X^2(A3 - X^2(A4 - A5* X^2)).
    POP X
    POP X
    POP X
    POP X
    JSRI FMULT ; COMPUTE
    JSRI FMULT ; COMPUTE
                ; X^2(A2 - X^2(A3 - X^2(A4 - A5*X^2))).
                ; X^2(A2 - X^2(A3 - X^2(A4 - A5*X^2))).
    PUSH A
```

    PUSH A
    ```
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 47
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
SINX
FSINX.MAC
SINX.MAC

```
```

50 F963 AFCA

```
50 F963 AFCA
51 F965 B6F9A4AB
51 F965 B6F9A4AB
52 F969 A4F9A6CAAB
52 F969 A4F9A6CAAB
53 F96E B5FBA4
53 F96E B5FBA4
5 4
5 4
55 F971 3FCE
55 F971 3FCE
56 F973 3FCE
56 F973 3FCE
57 F975 36BA
57 F975 36BA
58
58
59 F977 AFC8
59 F977 AFC8
60 F979 AFCA
60 F979 AFCA
6 1 ~ F 9 7 B ~ B l 3 F 8 0 ~
6 1 ~ F 9 7 B ~ B l 3 F 8 0 ~
62 F97E 00
62 F97E 00
63 F97F B5FB93
63 F97F B5FB93
64
64
65 F982 3FCE
65 F982 3FCE
6 6 ~ F 9 8 4 ~ 3 F C E ~
6 6 ~ F 9 8 4 ~ 3 F C E ~
67 F986 3FCE
67 F986 3FCE
68 F988 3FCE
68 F988 3FCE
69 F98A 36CF
69 F98A 36CF
70
70
71 F98C 3FCE
71 F98C 3FCE
72 F98E 3FCE
72 F98E 3FCE
73 F990 3FCE
```

```
73 F990 3FCE
```

```


```

```
75
```

```
75
76 F99340
76 F99340
77
77
78 F994 2B32
78 F994 2B32
79 F996 D732
79 F996 D732
80 F998 1DEF
80 F998 1DEF
81 F99A 3836
81 F99A 3836
82 F99C 010D
82 F99C 010D
83 F99E 5039
83 F99E 5039
84 F9AO }898
84 F9AO }898
85 F9A2 083C
85 F9A2 083C
86 F9A4 ADAA
86 F9A4 ADAA
87 F9A6 2A3E
87 F9A6 2A3E
88
88
89
89
90
90
91
91
92 F9A8 AFCE
92 F9A8 AFCE
93 F9AA ACC8CE
93 F9AA ACC8CE
94 F9AD B6F9C8A8
94 F9AD B6F9C8A8
95 F9Bl AFC8
95 F9Bl AFC8
96 F9B3 B6F9CAA8
96 F9B3 B6F9CAA8
97 F9B7 AFC8
97 F9B7 AFC8
98 F9B9 A8CE
98 F9B9 A8CE
99 F9BB B5FB77
99 F9BB B5FB77
100 F9BE 3FCE
100 F9BE 3FCE
```

;

```
;
POP X
```

POP X

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 48
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
SINX
FSINX.MAC
101 F9CO 3FCE POP X
102 F9C2 34BA - JSRL SINX ; COMPUTE SIN(X+PI/2).
103 F9C4 3FCE
104 F9C6 3C
105
106 F9C7 40
107 F9C8 DB0F
108 F9CA C93F
1 0 9
110
1 1 1
112
113 F9CC AFCE
114 F9CE AFCC
115 F9DO AFC8
116 F9D2 AFCA
117 F9D4 342C
118 F9D6 ACC8CE
119 F9D9 ACCACC
120 F9DC 3FCA
121 F9DE 3FC8
122 F9EO AFCE
123 F9E2 AFCC
124 F9E4 34DC
125 F9E6 }361
126 F9E8 3FCC
127 F9EA 3FCC
128 F9EC 3FCC
129 F9EE 3FCE
130 F9F0 3C
1 3 1
132
4 1
4 2
43 FFFE OOFO

```

PUSH X PUSH B PUSH A PUSH K JSR COSX ; COMPUTE \(\operatorname{COS}(X)\) LD \(\mathrm{X}, \mathrm{A}\) LD B, K POP K POP A PUSH X PUSH B JSR SINX ; COMPUTE SIN(X). JSR FDIV ; COMPUTE TAN \((X)=\operatorname{SIN}(X) / \operatorname{COS}(X)\). POP B POP B POP B POP X RET . END
;
;
.END LISTER


NO WARNING LINES
NO ERROR LINES

2547 ROM BYTES USED

SOURCE CHECKSUM \(=\mathrm{A} 31 \mathrm{~F}\)
OBJECT CHECKSUM \(=2 \mathrm{AC}\)

INPUT FILE C:LISTER.MAC
LISTING FILE C:LISTER.PRN
OBJECT FILE C:LISTER.LM

\section*{A Radix 2 FFT Program for the HPC}

\section*{INTRODUCTION}

This report describes the implementation of a radix-2, Deci-mation-in-time FFT algorithm on the HPC. The program, as presently set up can do FFTs of length 2, 4, 8, 16, 32, 64, 128 and 256. The program can be easily modified to work with higher FFT lengths by increasing the Twiddle Factor table.

\section*{FFT FUNDAMENTALS}

If \(x(n), n=0,1, \ldots, N-1\) are \(N\) samples of a time domain signal, its Discrete Fourier Transform (DFT) is defined as
\[
X(k)=\sum_{n=0}^{n=N-1} x(n) W n k, k=0,1, \ldots, N-1
\]
where \(W=e^{-j 2 \pi / N}\)
The straight evaluation of the above equation requires on the order of \(\mathrm{N}^{2}\) complex multiplies. The FFT is nothing but a fast algorithm to compute the DFT that uses only on the order of \(N \log (N)\) complex multiplies. Many different FFT algorithms exist (please see references 1, 2 and 3 ). The algorithm implemented for the HPC is the most common type of FFT - a radix-2, Decimation-in-time algorithm. This class of algorithms requires that the number of input samples, N , be a power of 2 . This is usually not a problem, since the input data can be zero padded to achieve this. The development of this algorithm is described in references 1 and 2; the discussion here is brief and based on reference 1.
Separating the DFT summation above into the even-numbered points and odd-numbered points of \(x(n)\), we can rewrite the above sum as:
\[
X(k)=\sum_{n \text { even }} x(n) W^{n k}+\sum_{n \text { odd }} x(n) W^{n k}
\]

Using \(n=2 r\) for \(n\) even and \(n=2 r+1\) for \(n\) odd, we can further rewrite the above as:
\[
x(k)=\sum_{r=0}^{N / 2-1} x(2 r) W^{2 r k}+w^{k} \sum_{r=0}^{N / 2-1} x(2 r+1) W^{2 r k}
\]

If \(G(k)\) is the \(N / 2\) point DFT of \(x(2 r)\) and \(H(k)\) is the \(N / 2\) point DFT of \(x(2 r+1)\), the above equation can be written as:
\[
X(k)=G(k)+W^{k} H(k)
\]

This equation shows that a \(N\) point DFT can be written as the sum of two N/2 point DFTs. The N/2 point DFTs can be computed as the sum two N/4 point DFTs and so on until we are left with two point DFTs. The two point DFTs can be trivially evaluated by direct computation.
Figure 1, taken from reference 1, shows the decomposition for the case \(N=8\). With reference to this figure, we can note the following points.
1. If \(N\) is the number of points in the original sequence, where \(N=2 L\), then there are \(L\) stages in the DFT decomposition.

National Semiconductor
2. The basic computation unit is the so-called Butterfly, shown in Figure 2. Each stage involves the computation of N/2 butterflies.
3. The results from the computation in one stage are fed to the next stage after multiplication by some power of W. These powers of W are the so-called Twiddle Factors. Note that each power of \(W\) is really a complex number that can be represented by its real and imaginary parts. The real part of \(\mathrm{Wk}^{\mathrm{k}}\) is \(\cos (2 \pi \mathrm{k} / \mathrm{N})\) and the imaginary part is \(-\sin (2 \pi \mathrm{k} / \mathrm{N})\).
4. The number of distinct Twiddle Factors used in the first stage is 1 , in the second stage is 2 etc., until the \(L^{\text {th }}\) stage that involves \(2 \mathrm{~L}-1=\mathrm{N} / 2\) twiddle factors. Each twiddle factor in the first stage is involved in N/2 Butterflies, in the second stage with N/4 butterflies etc., until in the Lth stage each twiddle factor is involved with \(N /(2 \mathrm{~L})=1\) butterfly.
5. The input data sequence needs to be suitably scrambled if the output sequence is to be in the proper order. This scrambling is easily accomplished by using the so-called Bit-Reverse counter as outlined in reference 2.
6. The outputs from each stage can be stored back again in the same storage area as the input sequence. This gives the algorithm the in-place property. Thus the final DFT results overwrite the initial data.

\section*{THE INVERSE FFT}

If \(X(k) k=0,1, \ldots, N-1\) is the DFT of a sequence, then its inverse DFT, \(x(\mathrm{n})\), is defined as follows:
\[
x(n)=\left(\frac{1}{N}\right)^{k=N-1} \sum_{k=0}^{N-} X(k) W-n k \quad n=0,1, \ldots, N-1 .
\]

Thus the Inverse FFT is the same as the forward FFT except for the following: 1 . Negative powers of W are used instead of positive powers; and 2. The final sequence is scaled by \(1 / \mathrm{N}\). The basic FFT program can therefore be used to compute the inverse FFT with these two changes. This is the approach used in the HPC implementation.

\section*{TWIDDLE FACTOR TABLE}

The brief description of the FFT in the previous section shows that the algorithm needs to use the Twiddle Factors Wk in the computation. The twiddle factors can either be computed as required, they can be computed using a recursive relation, or they can be obtained by looking up in a table (Ref. 2). The approach used in the HPC implementation is to construct a table containing the needed twiddle factors. This table is stored in ROM and values needed are looked up from this table. The length of the table needed is determined by the maximum FFT length that you want to use. The HPC FFT implementation is presently limited to a maximum length of 256 . This requires that the twiddle factors \(W^{0}, W^{1}, \ldots W^{255}\) be available, where
\(W=e^{-j 2 \pi / 256}\). Since \(e \mathrm{ex}=\cos (x)+j \sin (x)\), the values stored in this table are \(\cos (0), \sin (0), \cos (2 \pi / 256), \sin (2 \pi /\) 256) etc., up to \(\cos (2 \pi \times 255 / 256)\), \(\sin (2 \pi \times 255 / 256)\). The table used in the implementation is organized as follows:
\[
\begin{aligned}
& . \text { WORD } \cos (0) \times 2^{14} \\
& . \text { WORD } \sin (0) \times 2^{14} \\
& . \text { WORD } \cos (2 \pi / 256) \times 2^{14} \\
& . \text { WORD } \sin (2 \pi / 256) \times 2^{14} \\
& . \\
& . \\
& . \\
& . W O R D \cos (2 \pi 255 / 256) \times 2^{14} \\
& . W O R D \sin (2 \pi 255 / 256) \times 2^{14}
\end{aligned}
\]

This table is available in the file TWDTBL.MAC and occupies 1024 bytes of storage.

\section*{DATA STORAGE}

The data to be transformed, \(x(0), \ldots, x(N-1)\) are also regarded as complex numbers with a real and an imaginary part. Let \(x\) r(i) be the real part of \(x(i)\) and \(x(i)\) the imaginary part of \(x(i)\). Then the data needs to be stored as follows:
```

.WORD xr(0)
.WORD xi(0)
.WORD xr(1)
.WORD xi(1)
.
.
.WORD xr(N-1)
.WORD xi(N-1)

```

The length of this storage area obviously depends on the number of data points to be transformed. Note that the FFT program itself does not use any base page user RAM. Also, only 8 words of stack are needed. Thus the base page user RAM can be used to store the data to be transformed. Since 192 bytes are available in this area, transforms of up to 32 point in length can be in the single chip mode with no external RAM.

\section*{USING THE FFT PROGRAM}

The FFT program along with test data to test the program is provided in the files FFT.MAC, TSTDAT.MAC and TWDTBL.MAC. TSTDAT.MAC contains the test data, and the output from the FFT routines. TWDTBL.MAC contains the Twiddle Factors. The FFT computation involves the use
of 4 different subroutines: FFT, IFFT, BRNCNTR and SMULT. FFT does the forward FFT calculation, IFFT the Inverse FFT calculation, BRNCNTR implements the bit reversed counter, and SMULT does signed multiplication.
Two global symbols need to be defined by the user to use the FFT routines. The first, called TWSTAD should be set to the address of the start of the twiddle factor table. The second, called DTSTAD, should be set to the address of the start of the data area to be transformed. For details on the organization of these storage areas, see the preceding sections.
The actual number of data points to be transformed needs to be passed to the FFT routines. This is done as follows.
Two symbols that refer to words of on-chip RAM have been defined. The first is NUMB \(=\mathrm{W}(01 \mathrm{CO})\) and the second is \(\mathrm{L} 1=\mathrm{W}(01 \mathrm{C} 2)\). Before calling the FFT routine, the user should load NUMB with N, the number of data points to be transformed, and L 1 with \(\mathrm{L}, \mathrm{N}=2 \mathrm{~L}\).
To do a forward FFT, call FFT; to do an inverse FFT, call IFFT. In both cases, the output of the transform overwrites the input data.

\section*{INCREASING THE MAXIMUM TRANSFORM LENGTH}

The maximum transform length for the FFT program is primarily limited by the size of the Twiddle Factor table. To increase the transform length, the following needs to be done.
1. Increase the Twiddle Factor table. Thus, if the maximum transform length required is 1024, the table needs to store the cosine and sine of the angles
\[
0,2 \pi / 1024,2 \pi \times 2 / 1024, \ldots, 2 \pi \times 1023 / 1024
\]
2. Change the global symbol LMAX such that the maximum transform length is 2 LMAX .

\section*{FFT/IFFT TEST PROGRAM}

The data in the file TSTDAT.MAC can be used to test the FFT program. The data and its transform value is from reference 3. The program in reference 3 is for a Floating point FORTRAN FFT program. Since the HPC FFT program is a fixed point one, the input data needs to be suitably scaled. The scale factor chosen is \(2^{10}\). The file TSTDAT.MAC contains the scaled input data, and the expected transform. The input data is stored in memory words 200/27E and the expected transform is stored in memory words 280/2FE. To run the test program, do the following.
Set up the MOLE Development System with Blocks 0, 13, 14 and 15 mapped ON. Download the program to the MOLE. Set up a Breakpoint at F410. Run the program starting at F400. When the program is breakpointed, list memory words 200/27F and compare them with memory words 280/2FE.
Note that any difference between the expected DFT values and the DFT values actually computed is due to the fixed point computations in the FFT program.


TL/DD/9259-1
FIGURE 1. FFT Flow Graph for \(\mathbf{N}=8\) Points


TL/DD/9259-2
FIGURE 2. The Butterfly-The Basic Computation Unit in the FFT

\section*{REFERENCES}
1. A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
2. L.R. Rabiner and B. Gold, Theory and Applications of Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
3. IEEE ASSP Society Digital Signal Processing Committee, Programs for Digital Signal Processing, IEEE Press, New York, 1979.

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

> Modem (408) 739-1162

Voice (408) 721-5582
For Additional Information, Please Contact Factory

\section*{APPENDIX A Listing of FFT Program Code}

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 1 HPC CROSS ASSEMBLER,REV:C,30 JUL 86



NATIONAL SEMICONDUCTOR CORPORATION PAGE: 3
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
```

JP \$FOUND ; YES, SO STOP CHECKING.
; GET HERE MEANS BIT BEING
; CHECKED IS 1.
F41E 02
F41F A0C8CEE8
F423 C7
F424 6A
11 F425 A0C8CEF8
F429 3C
23 F42A 830001EEAB
F42F A9CC
F431 }1
F432 B601EEAB
F436 AACC
F43840
F439 B601EEAE
F430 B601EFl7
F441 F8
F442 B601EEAE
F446 FE
F447 AECE
F449 02
F44A B601EEEB
F44E E7
F44F 96CF17
F452 04
F453 E7
F454 96CF16
F457 04
F458 3C
$FOUND:
;
THIS SUBROUTINE MULTIPLIES TWO 16-BIT 2'S COMPLEMENT INTEGERS AND RETURNS
THE UPPER HALF OF THE RESULT. THE MULTIPLICAND IS IN A, AND THE MULTIPLIER
IN W(B). THE RESULT IS RETURNED IN A. ONE TEMPORARY WORD OF STORAGE,
ADDRESSED AS MTEMP IS USED.
;
SMULT :
LD MTEMP, O ; CLEAR TEMPORARY STORAGE.
INC B ; B NOW POINTS TO UPPER BYTE
; OF MULTIPLIER.
ST A, MTEMP ; THEN SAVE MULTIPLICAND IN MTEMP.
DECSZ B ; B INTO WORD POINTER.
NOP
X A, MTEMP ; SWAP A AND MTEMP.
IF M(($MTEMP)+1).7 ; IS MULTIPLICAND NEGATIVE ?
ADD A,W(B) ; THEN ACCUMULATE MULTIPLIER.
X A, MTEMP
MULT A, W(B) ; UNSIGNED MULTIPLY.
X A, X ; UPPER HALF IN A.
SET C
SUBC A, MTEMP
SHL A
IF H(X).7
INC A
SHL A
IF H(X).6
INC A
RET
;
;
; THIS SUBROUTINE IMPLEMENTS THE FIXED POINT RADIX-2 DECIMATION-IN-TIME
FFT ALGORITHM. THE DATA IS INITIALLY PUT IN THE BIT REVERSED ORDER, AND
THEN THE FFT IS COMPUTED. FOR THE THEORY BEHIND THE ALGORITHM, CONSULT:
; 1. OPPENHEIM AND SCHAFER, DIGITAL SIGNAL PROCESSING,
PRENTICE-HALL.

```
110
113
114
115
116
117
118
119
120
121
122
125
145
146
147
148
149
150


NATIONAL SEMICONDUCTOR CORPORATION PAGE: 5 HPC CROSS ASSEMBLER,REV:C,30 JUL 86
\begin{tabular}{|c|c|c|c|}
\hline 205 & F491 A9CC & INC B & ; COUNT UP ON NORMAL CNTR. \\
\hline 206 & F493 9530 & JMP REVLP & \\
\hline 207 & & DOFFT: & \\
\hline 208 & & ; & \\
\hline 209 & & ; DATA IS NOW STORED IN the bit reversed & ORDER. COMPUTE THE FFT. \\
\hline 210 & & ; & \\
\hline 211 & F495 9008 & LD A, LMAX & ; A HAS MAX FFT EXPONENT. \\
\hline 212 & F497 04 & INC A & \\
\hline 213 & F498 04 & INC A & \\
\hline 214 & F499 02 & SET C & \\
\hline 215 & F49A B601C2EB & SUBC A, Ll & ; COMPUTE LSHIFT. \\
\hline 216 & F49E B601C4AB & ST A, ISHIFT & \\
\hline 217 & F4A2 B601C0A8 & LD A, NUMB & \\
\hline 218 & F4A6 C7 & SHR A & \\
\hline 219 & F4A7 B601C6AB & ST A, NBFLY & ; INITIALIZE NBFLY. \\
\hline 220 & F4AB B601CCAB & ST A, WESTEP & ; INITIALIZE WESTEP. \\
\hline 221 & F4AF 830101C8AB & LD ISTEP, 01 & ; INITIALIZE ISTEP. \\
\hline 222 & F4B4 830201CAAB & LD ILEAP, 02 & ; INITIALIZE ILEAP. \\
\hline 223 & & ; & \\
\hline 224 & & ; SET UP Ll Stages OF Butterflies. & \\
\hline 225 & & ; & \\
\hline 226 & F4B9 B601C2AB & LD A, Ll & \\
\hline 227 & F4BD B601CEAB & ST A, NSTG & ; LOOP Ll TIMES. \\
\hline 228 & & LOOPl: & \\
\hline 229 & & , & \\
\hline 230 & F4Cl 00 & CLR A & \\
\hline 231 & F4C2 B601D0AB & ST A, ISTART & ; INITIALIZE ISTART FOR EACH STAGE. \\
\hline 232 & F4C6 B601D2AB & ST A, WEXP & ; INITIALIZE WEXP. \\
\hline 233 & & ; & \\
\hline 234 & & ; SET UP ISTEP LOOPS OF TWIDDLE FACTORS. & \\
\hline 235 & & ; & \\
\hline 236 & F4CA B601C8A8 & LD A, ISTEP & \\
\hline 237 & F4CE B601D4AB & ST A, NTWD & ; LOOP ISTEP TIMES. \\
\hline 238 & & LOOP2: & \\
\hline 239 & & ; & \\
\hline 240 & & ; LOOK UP THE TWIDDLE FACTOR. & \\
\hline 241 & & , & \\
\hline 242 & F4D2 A401C4CAAB & LD K, LSHIFT & ; SHIFT LEFT LSHIFT TIMES. \\
\hline 243 & F4D7 B601D2A8 & LD A, WEXP & \\
\hline 244 & & GADLP: & \\
\hline 245 & F4DB E7 & SHL A & \\
\hline 246 & F4DC AACA & DECSZ K & ; DONE SHIFTING ? \\
\hline 247 & F4DE 63 & JP GADLP & ; NO SO DO MORE. \\
\hline 248 & F4DF B8F000 & ADD A, TWSTAD & ; ADD STARTING ADDR OF TWIDDLE \\
\hline 249 & & & ; FACTOR TABLE. \\
\hline 250 & F4E2 ABCE & ST A, X & ; TWIDDLE FACTOR ADDR IN X. \\
\hline 251 & F4E4 F0 & LD \(\mathrm{A}, \mathrm{W}(\mathrm{X}+\) ) & ; GET COS(THETA). \\
\hline 252 & F4E5 B601D6AB & ST A, COSTH & \\
\hline 253 & F4E9 F4 & LD A, W(X) & ; GET SIN(THETA). \\
\hline 254 & F4EA 01 & COMP A & \\
\hline 255 & F4EB 04 & INC A & ; MAKE IT NEGATIVE. \\
\hline
\end{tabular}


NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
\begin{tabular}{|c|c|c|c|}
\hline 307 & & & \\
\hline 308 & F56A & A401DECEAB & \\
\hline 309 & F56F & A401E0CCAB & \\
\hline 310 & F574 & F0 & \\
\hline 311 & F575 & 02 & \\
\hline 312 & F576 & B601EAEB & \\
\hline 313 & F57A & El & \\
\hline 314 & F57B & 40 & \\
\hline 315 & F57C & F2 & \\
\hline 316 & F57D & 02 & \\
\hline 317 & F57E & B601ECEB & \\
\hline 318 & F582 & E6 & \\
\hline 319 & F583 & F4 & \\
\hline 320 & F584 & B601EAF8 & \\
\hline 321 & F588 & Fl & \\
\hline 322 & F589 & F4 & \\
\hline 323 & F58A & B601ECF8 & \\
\hline 324 & F58E & F6 & \\
\hline 325 & & & \\
\hline 326 & F58F & A501CA01DAF8 & \\
\hline 327 & & & ; \\
\hline 328 & F595 & B601DCAA & \\
\hline 329 & & & \\
\hline 330 & F599 & 959D & \\
\hline 331 & & & \\
\hline 332 & & & ; \\
\hline 333 & F59B & B601D0A9 & \\
\hline 334 & & & \\
\hline 335 & F59F & A501CCOLD2F8 & \\
\hline 336 & & & \\
\hline 337 & & & ; \\
\hline 338 & F5A5 & B601D4AA & \\
\hline 339 & & & \\
\hline 340 & F5A9 & 95D7 & \\
\hline 341 & & & ; \\
\hline 342 & & & ; \\
\hline 343 & F5AB & B601CAA8 & \\
\hline 344 & F5AF & E7 & \\
\hline 345 & F5B0 & B601CAAB & \\
\hline 346 & F5B4 & B601C8A8 & \\
\hline 347 & F5B8 & E7 & \\
\hline 348 & F5B9 & B601C8AB & \\
\hline 349 & F58D & B601C6A8 & \\
\hline 350 & F5C1 & C7 & \\
\hline 351 & F5C2 & B601C6AB & \\
\hline 352 & F5C6 & B601CCA8 & \\
\hline 353 & F5CA & C7 & \\
\hline 354 & F5CB & B601CCAB & \\
\hline 355 & & & \\
\hline 356 & F5CF & B601CEAA & \\
\hline 357 & F5D3 & B4FEEB & \\
\hline
\end{tabular}

308 F56A A401DECEAB

310 F574 F0
311 F575 02
312 F576 B601EAEB
313 F57A El
F57B 40

316
317 F57E B601ECEB
318 F582 E6

320 F584 B601EAF8
321 F588 F1
322 F589 F4

324 F58E F6
326 F58F A501CA01DAF8
327

329
330 F599 959D
331
333 F59B B601DOA9
334

336

339

343 F5AB B601CAA8
344 F5AF E7
345 F5BO B601CAAB
346 F5B4 B601C8A8

348 F5B9 B601C8AB
349 F58D B601C6A8
350 F5Cl C7
1 F5C2 B601C6AB
352 F5C6 B601CCA8
353 F5CA C7

355

357 F5D3 B4FEEB

PAGE: 7
\begin{tabular}{|c|c|c|}
\hline LD X, RIADDR & ; X \(\leftarrow\) & \(\operatorname{ADDR}(\mathrm{XR}(\mathrm{I}))\). \\
\hline LD B, R2ADDR & ; \(\mathrm{B} \leftarrow\) & \(\operatorname{ADDR}(\mathrm{XR}(\mathrm{J})\) ) \\
\hline LD A, W( \(\mathrm{X}^{+}\)) & ; \(\mathrm{A} \leftarrow\) & XR(I). \\
\hline \multicolumn{3}{|l|}{SET C} \\
\hline SUBC A, TEMPR XS \(A, W(B+)\) & ; A & XR(I) - TEMPR. \\
\hline \multicolumn{3}{|l|}{NOP} \\
\hline ID \(\mathrm{A}, \mathrm{W}\left(\mathrm{X}_{-}\right)\) & ; A & XI (I) . \\
\hline \multicolumn{3}{|l|}{SET C} \\
\hline SUBC A, TEMPI & ; A \(\leftarrow\) & XI \((J)\) - TEMPI. \\
\hline \multicolumn{3}{|l|}{ST A, W(B)} \\
\hline LD \(A, W(X)\) & ; A & \(\mathrm{XR}(\mathrm{I})\). \\
\hline ADD A, TEMPR & ; \(\mathrm{A} \leftarrow\) & \(\mathrm{XR}(\mathrm{I})+\mathrm{TEMPR}\). \\
\hline \multicolumn{3}{|l|}{X A, W ( \(\mathrm{X}+\) )} \\
\hline LD A, W(X) & ; A & XI(I). \\
\hline ADD A, TEMPI & ; \(\mathrm{A} \leftarrow\) & XI \((\mathrm{I})+\) TEMPI. \\
\hline
\end{tabular}

ST A, W(X)
ADD M1, ILEAP ; UPDATE M1 FOR NEXT LOOP.
DECSZ NBCNT ; DONE WITH ALL BUTTERFLIES
; FOR THIS TWIDDLE FACTOR ?
; NO, SO GO DO SOME MORE.

INC ISTART ; SET UP STARTING INDEX FOR ; NEXT TWIDDLE FACTOR.
ADD WEXP, WESTEP ; UPDATE TWIDDLE FACTOR ; EXPONENT VALUE.
; DONE WITH ALL TWIDDLES
; FOR THIS STAGE ?
; NO, SO GO DO SOME MORE.

LD A, ILEAP
SHL A
ST A, ILEAP ; UPDATE ILEAP FOR NEXT STAGE.
LD A, ISTEP
SHL A
ST A, ISTEP ; UPDATE ISTEP FOR NEXT STAGE.
LD A, NBFLY
SHR A
ST A, NBFLY ; UPDATE NBFLY FOR NEXT STAGE.
LD A, WESTEP
SHR A
ST A, WESTEP ; UPDATE WESTEP FOR NEXT STAGE.
DECSZ NSTG ; DONE WITH ALL STAGES ?
JMP LOOP1 ; NO SO GO DO SOME MORE.


\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C,30 JUL 86} & PAGE: 10 & \\
\hline 460 & ; & & \\
\hline 461 F672 A501C601DCAB & & LD NBCNT, NBFLY & ; LOOP NBFLY TIMES. \\
\hline 462 & ILOOP3: & & \\
\hline 463 F678 B601DAA8 & & LD A, M1 & ; GET INDEX OF \(\mathrm{X}(\mathrm{I})\). \\
\hline 464 F67C E7 & & SHL A & \\
\hline 465 F67D E7 & & SHL A & \\
\hline 466 F67E B80200 & & ADD A, DTSTAD & ; ADDR. OD XR(I). \\
\hline 467 F681 B601DEA8 & & ST A, RIADDR & \\
\hline 468 F685 ABCE & & ST A, X & \\
\hline 469 F687 F0 & & LD A, W(X+) & ; \(\mathrm{A} \leftarrow \mathrm{XR}(\mathrm{I})\). \\
\hline 470 F688 B601E2AB & & ST A, XRI & ; STORE IN XRI. \\
\hline 471 F68C F4 & & LD A, W(X) & ; \(\mathrm{A} \leftarrow \mathrm{XI}(\mathrm{I})\). \\
\hline 472 F68D B601E4AB & & ST A, XII & ; STORE IN XII. \\
\hline 473 F691 B601DAA8 & & LD A, M1 & \\
\hline 474 F695 B601C8F8 & & ADD A, ISTEP & ; GET INDEX OF \(\mathrm{X}(\mathrm{J})\). \\
\hline 475 F699 E7 & & SHL A & \\
\hline 476 F69A E7 & & SHL A & \\
\hline 477 F69B B80200 & & ADD A, DTSTAD & ; ADDR. OF \(\mathrm{XR}(\mathrm{J})\). \\
\hline 478 F69E B601E0AB & & ST A, R2ADDR & \\
\hline 479 F6A2 ABCE & & ST A, X & \\
\hline 480 F6A4 FO & & LD A, W(X+) & ; \(\mathrm{A} \leftarrow \mathrm{XR}(\mathrm{J})\). \\
\hline 481 F6A5 B601E6AB & & ST A, XR2 & ; STORE IN XR2. \\
\hline 482 F6A9 F4 & & LD A, W(X) & ; \(\mathrm{A} \leftarrow \mathrm{XI}(\mathrm{J})\). \\
\hline 483 F6AA B601E8AB & & ST A, XI2 & ; STORE IN XIZ. \\
\hline 484 & ; & & \\
\hline 485 F6A8 B201E6 & & LD B, \#XR2 & ; \(\mathrm{B} \leftarrow \mathrm{ADDR}(\mathrm{XR2} 2)\). \\
\hline 486 F6B1 B601D6A8 & & LD A, COSTH & ; \(\mathrm{A} \leftarrow \operatorname{COS}\) (THETA) . \\
\hline 487 F6B5 368B & & JSR SMULT & ; COMPUTE \(\mathrm{XR}(\mathrm{J}) * \operatorname{COS}(\) THETA) . \\
\hline 488 F6B7 B601EAAB & & ST A, TEMPR & ; SAVE IN TEMPR. \\
\hline 489 F6BB B601D8A8 & & LD A, SINTH & ; \(A \leftarrow \operatorname{SIN}(\) THETA) . \\
\hline 490 F6BF 3695 & & JSR SMULT & ; COMPUTE XR(J)*SIN(THETA). \\
\hline 491 F6Cl B601ECAB & & ST A, TEMPI & ; SAVE in tempi. \\
\hline 492 F6C5 B201E8 & & LD B, \#XI2 &  \\
\hline 493 F6C8 B601D8A8 & & LD A, SINTH & ; \(\mathrm{A} \leftarrow \operatorname{SIN}(\) THETA \()\). \\
\hline 494 F6CC 36A2 & & JSR SMULT & ; COMPUTE XI(J)*SIN(THETA) . \\
\hline 495 F6CE 01 & & COMP A & \\
\hline 496 F6CF 04 & & INC A & \\
\hline 497 F6DO B601EAF8 & & ADD A, TEMPR & ; COMPUTE XR(J)*COS(THETA) - \\
\hline 498 & & & ; XI(J)*SIN(THETA). \\
\hline 499 F6D4 B601EAAB & & ST A, TEMPR & \\
\hline 500 F6D8 B601D6A8 & & LD A, COSTH & ; \(\mathrm{A} \leftarrow \cos (\mathrm{THETA})\). \\
\hline 501 F6DC 36B2 & & JSR SMULT & ; COMPUTE XI(J)*COS(THETA). \\
\hline 502 F6DE B601ECF8 & & ADD A, TEMPI & ; COMPUTE XR(J)*SIN(THETA) + \\
\hline 503 & & & ; XI(J)*COS(THETA). \\
\hline 504 F6E2 B601ECAB & & ST A, TEMPI & \\
\hline 505 & ; & & \\
\hline 506 & ; & & \\
\hline 507 F6E6 A401DECEAB & & LD X, RIADDR & ; \(\mathrm{X} \leftarrow \operatorname{ADDR}(\mathrm{XR}(\mathrm{I}))\). \\
\hline 508 F6EB A401E0CCAB & & LD B, R2ADDR & \(; \mathrm{B} \leftarrow \operatorname{ADDR}(\mathrm{XR}(\mathrm{J}))\). \\
\hline 509 FGFO FO & & LD A, W(X \({ }^{\text {( }}\) ) & ; \(\mathrm{A} \leftarrow \mathrm{XR}(\mathrm{I})\). \\
\hline \(510 \mathrm{F6Fl} 02\) & & SET C & \\
\hline
\end{tabular}

511 F6F2 B601EAEB
512 F6F6 E1
513 F6F7 40
514 F6F8 F2
515 F6F9 02
516 F6FA B601ECEB
517 F6FE E6
518 F6FF F4
519 F700 B601EAF8
520 F704 Fl
521 F705 F4
522 F706 B601ECF8
523 F70A F6
524
525 F70B A501CA01DAF8
526
527 F711 B601DCAA
528
529 F715 959D
530 ;
531 ;

532 F717 B601D0A9
533
534 F71B A501CCOID2F8
535
536 ;
537 F721 B601D4AA
538
539 F725 95D5
540
541
542 F727 B601CAA8
543 F72B E7
544 F72C B601CAAB
545 F730 B601C8A8
546 F734 E7
547 F735 B601C8AB
548 F739 B601C6A8
549 F73D C7
550 F73E B601C6AB
551 F742 B601CCA8
552 F746 C7
553 F747 B601CCAB
554
555 F748 B601CEAA
556 F74F B4FEED
557
558
559
560
561 F752 B04000

SUBC A, TEMPR ; A \(\leftarrow \mathrm{XR}(\mathrm{I})-\) TEMPR.
XS \(A, W(B+)\)
NOP
ID \(A, W(X-) \quad ; A \leftarrow X I(I)\).
SET C
SUBC A, TEMPI ; A \(\leftarrow X I(J)-T E M P I\).
ST \(A, W(B)\)
LD \(A, W(X)\)
; \(A \leftarrow X R(I)\).
ADD A, TEMPR
X A, W(X+)
LD \(A, W(X)\)
ADD A, TEMPI
ST A, W(X)
ADD M1, ILEAP ; UPDATE M1 FOR NEXT LOOP.
DECSZ NBCNT ; DONE WITH ALL BUTTERFLIES
; FOR THIS TWIDDLE FACTOR ?
; NO, SO GO DO SOME MORE.

INC ISTART ; SET UP STARTING INDEX FOR
; NEXT TWIDDLE FACTOR.
; UPDATE TWIDDLE FACTOR
; EXPONENT VALUE.
DECSZ NTWD ; DONE WITH ALL TWIDDLES
; FOR THIS STAGE ?
; NO, SO GO DO SOME MORE.

LD A, ILEAP
SHL A
ST A, LLEAP ; UPDATE ILEAP FOR NEXT STAGE.
LD A, ISTEP
SHL A
ST A, ISTEP ; UPDATE ISTEP FOR NEXT STAGE.
LD A, NBFLY
SHR A
ST A, NBFLY ; UPDATE NBFLY FOR NEXT STAGE.
LD A, WESTEP
SHR A
ST A, WESTEP ; UPDATE WESTEP FOR NEXT STAGE.
DECSZ NSTG ; DONE WITH ALL STAGES ?
JMP ILOOPI ; NO SO GO DO SOME MORE.

DO THE FINAL SCALING OF THE DATA. BY 1/NUMB.
LD A, \(04000 \quad ; A \leftarrow 1.0\)

NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C,30 JUL 86

PAGE: 12
562 F755 A401C2CAAB
563 SCALLP

564 F75A C7
565 F75B AACA
566 F75D 63
567
568
569 F75E B601EAAB
570 F762 A501C001DCAB
571 F768 B20200
572
573 F76B B601EAA8
574 F76F 3745
575 F771 E1
576 F772 40
577 F773 B601EAA8
578 F777 374D
579 F779 El
580 F77A 40
581 F77B B601DCAA
582 F77F 74
583 F780 30
584 ;
585 FFFE OOF4
NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86

SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline A & 0008 W & B & OOCC W & BRCNTR & F415 & COSTN & 01D6 W \\
\hline COUNT & F48B & DOFFT & F495 & DOIFFT & F613 & DTSTAD & 0200 \\
\hline FFT & F459 & GADLP & F40B & ICOUNT & F609 & IFFT & F507 \\
\hline IGADLP & F659 & ILEAP & O1CA W & ILOOP1 & F63F & ILOOP2 & F650 \\
\hline ILOOP3 & F678 & IREVLP & F5El & ISTART & 01D0 W & ISTEP & 01 CB W \\
\hline ISWAP & F5E8 & IUPIT & F600 & K & 00CA W & \(L 1\) & 0162 W \\
\hline LMAX & 0008 & LOOP1 & F4Cl & L00P2 & F4D2 & L00P3 & F4FC \\
\hline LSHIFT & 0104 W & M1 & O1DA W & MTEMP & O1EE W & NBCNT & OlDC W \\
\hline NBFLY & \(01 \mathrm{C6}\) W & NSTG & OLCE W & NTWD & 01D4 W & NUMB & 01 CO W \\
\hline PC & 00 C 6 W & RIADDR & OIDE W & R2ADDR & 01E0 W & REVLP & F463 \\
\hline SCALIT & F76B & SCALLP & F75A & SINTH & 01D8 W & SMULT & F42A \\
\hline SP & 0004 W & SWAP & F46A & TEMPI & 01EC W & TEMPR & O1EA W \\
\hline TSTFFT & F400 & TWSTAD & F000 & UPIT & F48F & WESTEP & O1CC W \\
\hline WEXP & 01D2 W & X & OOCE W & XII & 01 E 4 W & XI2 & 01E8 W \\
\hline XRI & O1E2 W & \(\mathrm{XR2}\) & O1E6 W & \$FOUND & F425 & \$REPEA & F41A \\
\hline
\end{tabular}

LD K, Ll

SHR A
DECSZ K
JP SCALLP

ST A, TEMPR LD NBCNT, NUMB
LD B, DTSTAD

LD A, TEMPR
JSR SMULT
XS \(A, W(B+)\)
NOP
LD A, TEMPR
JSR SMULT
XS A, W(B+)
NOP
DECSZ NBCNT
JP SCALIT
RET
.END TSTFFT
PAGE: 13
; K \(\leftarrow\) Ll.
; DIVIDE BY 2.
; GET HERE MEANS A IS \(1 /\left(2^{\wedge} \mathrm{L} l\right)\).
SAVE IT IN TEMPR.
; LOOP COUNTER.
; \(\mathrm{B} \leftarrow \operatorname{ADDR}(\mathrm{XR}(0))\).
; \(A \leftarrow X R(I) *(1 / N U M B)\).
; \(\mathrm{XR}(\mathrm{I}) \leftarrow \mathrm{XR}(\mathrm{I}) *(1 / \mathrm{NUMB})\).
\(; A \leftarrow 1 / N U M B\).
\(; A \leftarrow X 1(I) *(1 / N U M B)\).
; XI (I) \(\leftarrow \mathrm{XI}(\mathrm{I}) *(1 /\) NUMB \()\).
; DONE ?
; NO DO SOME MORE.
; ALL OVER.

NO WARNING LINES
NO ERROR LINES
2307 ROM BYTES USED

SOURCE CHECKSUM = E9FC
OBJECT \(\mathrm{CHECKSUM}=28 \mathrm{FC}\)
INPUT FILE C:FFT.MAC
LISTING FILE C:FFT.PRN
OBJECT FILE C:FFT.LM

\section*{APPENDIX B}

\section*{Twiddle Factor Table}
;
; TWIDDLE FACTOR TABLE FOR USE IN THE FFT ROUTINES.
;
; TABLE SET FOR MAX FFT LENGTH OF 256.
;
; TABLE STARTS AT FOOO AND OCCUPIES 1024 BYTES OF STORAGE. ;
.WORD 6639, 14978 .WORD 6270, 15137 .WORD 5897, 15286 .WORD 5520, 15426 .WORD 5139, 15557 .WORD 4756, 15679 .WORD 4370, 15791 -WORD 3981, 15893 .WORD 3590, 15986 .WORD 3196, 16069 .WORD 2801, 16143 .WORD 2404, 16207 .WORD 2006, 16261
.WORD 1606, 16305
.WORD 1205, 16340
.WORD 804, 16364
.WORD 402, 16379
.WORD 0, 16384
.WORD -402; 16379
.WORD -804, 16364
.WORD -1205, 16340
.WORD -1606, 16305
.WORD -2006, 16261
.WORD -2404, 16207
.WORD -2801, 16143
.WORD -3196, 16069
.WORD -3590, 15986
.WORD -3981, 15893
.WORD -4370, 15791
.WORD -4756, 15679
.WORD -5139, 15557
.WORD -5520, 15426
.WORD -5897, 15286
.WORD -6270, 15137
.WORD \(-6639,14978\)
.WORD -7005, 14811
.WORD -7366, 14635
.WORD -7723, 14449
.WORD -8076, 14256
.WORD -8423, 14053
.WORD -8765, 13842
.WORD -9102, 13623
.WORD -9434, 13395
.WORD -9760, 13160
.WORD -10080, 12916
.WORD -10394, 12665
.WORD -10702, 12406
.WORD -11003, 12140
.WORD -11297, 11866
.WORD -11585, 11585
.WORD -11866, 11297
.WORD -12140, 11003
.WORD -12406, 10702
.WORD -12665, 10394
.WORD -12916, 10080
```

.WORD -13160, 9760
.WORD -13395, 9434
.WORD -13623, }910
.WORD -13842, }876
.WORD -14053, }842
.WORD -14256, }807
.WORD -14449, 7723
.WORD -14635, 7366
.WORD -14811, 7005
.WORD -14978, 6639
.WORD -15137, 6270
.WORD -15286, 5897
.WORD -15426, 5520
.WORD -15557, 5139
.WORD -15679, 4756
.WORD -15791, 4370
.WORD -15893, 3981
.WORD -15986, 3590
.WORD -16069, 3196
.WORD -16143, 2801
.WORD -16207, 2404
.WORD -16261, 2006
.WORD -16305, 1606
.WORD -l6340, 1205
.WORD -16364, 804
.WORD -16379, 402
.WORD -16384, O
.WORD -16379, -402
.WORD -16364, -804
.WORD -16340, -l205
.WORD -16305, -1606
.WORD -16261, -2006
.WORD -16207, -2404
.WORD -16143, -2801
.WORD -16069, -3196
.WORD -15986, -3590
.WORD -15893, -3981
.WORD -15791, -4370
.WORD -15679, -4756
.WORD -15557, -5139
.WORD -15426, -5520
.WORD -15286, -5897
.WORD -15137, -6270
.WORD -14978, -6639
.WORD -14811, -7005
.WORD -14635, -7366
.WORD -14449, -7723
.WORD -14256, -8076
.WORD -14053, -8423
.WORD -13842, -8765
.WORD -13623, -9102
.WORD -13395, -9434
.WORD -13160, -9760

```
```

.WORD -12916, -10080

```
.WORD -12916, -10080
.WORD -12665, -10394
.WORD -12665, -10394
.WORD -12406, -10702
.WORD -12406, -10702
.WORD -12140, -11003
.WORD -12140, -11003
.WORD -11866, -11297
.WORD -11866, -11297
.WORD -11585, -l1585
.WORD -11585, -l1585
.WORD -11297, -11866
.WORD -11297, -11866
.WORD -11003, -12140
.WORD -11003, -12140
.WORD -10702, -12406
.WORD -10702, -12406
.WORD -10394, -12665
.WORD -10394, -12665
.WORD -10080, -12916
.WORD -10080, -12916
.WORD -9760, -13160
.WORD -9760, -13160
.WORD -9434, -13395
.WORD -9434, -13395
.WORD -9102, -13623
.WORD -9102, -13623
.WORD -8765, -13842
.WORD -8765, -13842
.WORD -8423, -14053
.WORD -8423, -14053
.WORD -8076, -14256
.WORD -8076, -14256
.WORD -7723, -14449
.WORD -7723, -14449
.WORD -7366, -14635
.WORD -7366, -14635
.WORD -7005, -14811
.WORD -7005, -14811
.WORD -6639, -14978
.WORD -6639, -14978
.WORD -6270, -15137
.WORD -6270, -15137
.WORD -5897, -15286
.WORD -5897, -15286
.WORD -5520, -15426
.WORD -5520, -15426
.WORD -5139, -15557
.WORD -5139, -15557
.WORD -4756, -15679
.WORD -4756, -15679
.WORD -4370, -15791
.WORD -4370, -15791
.WORD -3981, -15893
.WORD -3981, -15893
.WORD -3590, -15986
.WORD -3590, -15986
.WORD -3196, -16069
.WORD -3196, -16069
.WORD -2801, -16143
.WORD -2801, -16143
.WORD -2404, -16207
.WORD -2404, -16207
.WORD -2006, -16261
.WORD -2006, -16261
.WORD -1606, -16305
.WORD -1606, -16305
.WORD -1205, -16340
.WORD -1205, -16340
.WORD -804, -16364
.WORD -804, -16364
.WORD -402, -16379
.WORD -402, -16379
.WORD 0, -16384
.WORD 0, -16384
.WORD 402, -16379
.WORD 402, -16379
.WORD 804, -16364
.WORD 804, -16364
.WORD 1205, -16340
.WORD 1205, -16340
.WORD 1606, -16305
.WORD 1606, -16305
.WORD 2006, -16261
.WORD 2006, -16261
.WORD 2404, -16207
.WORD 2404, -16207
.WORD 2801, -16143
.WORD 2801, -16143
.WORD 3196, -16069
.WORD 3196, -16069
.WORD 3590, -15986
.WORD 3590, -15986
.WORD 3981, -15893
.WORD 3981, -15893
.WORD 4370, -15791
.WORD 4370, -15791
.WORD 4756, -15679
.WORD 4756, -15679
.WORD 5139, -15557
.WORD 5139, -15557
.WORD 5520, -15426
.WORD 5520, -15426
.WORD 5897, -15286
.WORD 5897, -15286
.WORD 6270, -15137
.WORD 6270, -15137
.WORD 6639, -14978
```

.WORD 6639, -14978

```
.WORD 7366, -14635
.WORD 7723, -14449
.WORD 8076, -14256
.WORD 8423, -14053
.WORD 8765, - 13842
.WORD 9102, - 13623
.WORD 9434, -13395
.WORD 9760, -13160
.WORD 10080, -12916
.WORD 10394, -12665
.WORD 10702, -12406
.WORD 11003, -12140
.WORD 11297, -11866
.WORD 11585, -11585
.WORD 11866, -11297
.WORD 12140, -11003
.WORD 12406, -10702
.WORD 12665, -10394
.WORD 12916, -10080
.WORD 13160, -9760
.WORD 13395, -9434
.WORD 13623, -9102
.WORD 13842, -8765
.WORD 14053, -8423
.WORD 14256, -8076
.WORD 14449, -7723
.WORD 14635, -7366
.WORD 14811, -7005
.WORD 14978, -6639
.WORD 15137, -6270
.WORD 15286, -5897
.WORD 15426, -5520
.WORD 15557, -5139
.WORD 15679, -4756
.WORD 15791, -4370
.WORD 15893, -3981
.WORD 15986, -3590
.WORD 16069, -3196
.WORD 16143, -2801
.WORD 16207, -2404
.WORD 16261, -2006
.WORD 16305, -1606
.WORD 16340, -1205
.WORD 16364, -804
.WORD 16379, 402
.END

\section*{APPENDIX C \\ Test Data and Expected Results}

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 1
HPC CROSS ASSEMBLER,REV:C,30 JUL 86


NATIONAL SEMICONDUCTOR CORPORATION PAGE: 2
HPC CROSS ASSEMBLER,REV:C,30 JUL 86

0256 9A00
310258 E100 025A E500
32025 C 8600 025E 1201
3302602600 \(02621 F 01\)
340264 CCFF 0266 ODO1
350268 81FF 026A E300
36 026C 49FF 026E A600
370270 2AFF 02725 F 00
380274 23FF 02761500
390278 33FF 027A DDFF
40 027C 55FF 027E 98FF
41
42
43
440280 C 702 0282 000E
450284 2BOB 02863420
460288 9D25 028A 76DB
47 028C 7707 028E AAFO
4802908704 0292 10F7
490294 9F03 0296 DDF9
5002983303 029A 71FB
51 029C F502 029E 79FC
52 02AO CEOZ 02A2 35FD
53 02A4 B202 02A6 C4FD
54 02A8 9D02 02AA 37FE
55 02AC 8CO2 02AE 97FE
56 02BO 7FO2 02B2 E9FE
5702847302


NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 3 HPC CROSS ASSEMBLER,REV:C,30 JUL 86

028633 FF
58 02B8 6902 02BA 75FF
59 O2BC 6002 02BE B3FF
60 02CO 5802 02 C 2 EEFF
\(6102 C 45102\) \(02 C 62700\) \(6202 C 8\) 4A02 02CA 5F00
63 O2CC 4302 O2CE 9800
64 02DO 3C02 02D2 0200
65 02D4 3502 02D6 0FO1
66 02D8 2E02 02DA 5001 67 02DC 2702 O2DE 9801
68 O2EO 2002 02E2 EBOl
69 O2E4 1802 02E6 4502
70 O2E8 1002 02EA B302
71 O2EC 0702 O2EE 3B03
72 02FO FEOl 02F2 ECO3 73 02F4 F701 02F6 E004 74 02F8 F701 02FA 4F06 75 02FC 1202 02FE Cl08
76
77
78
79
80
81
8203000004 03020000
830304 9A03 03063301
840308 E102 030A 2902
85 030C F201 030E CFO2


NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86

PAGE: 4

0310 E800 03121 CO
870314 E2FF 03161203
880318 F9FE 031A BBO2
89 031C 42 FE 031 E 2602
900320 C9FD 03226901
910324 96FD 03269 B00
920328 A5FD 032A D2FF
93032 C EFFD 032E 22FF
940330 67FE 0332 99FE
950334 FBFE 0336 42FE
960338 9BFF 033A 21FE
97033 C 3500 033E 32FE
980340 BA00 0342 70FE
9903441 FO1 0346 DOFE
1000348 5EO1 034A 45FF
101034 C 7301 034E COFF
10203506101 03523600
1030354 2D01 0356 9A00
1040358 E100 035A E500
105 035C 8600 035E 1201
10603602600 0362 1F01
1070364 CCFF 0366 ODO1
1080368 81FF 036A E300
109 036C 49FF 036E A600
1100370 2AFF 0372 5F00
1110374 23FF
\begin{tabular}{|c|c|}
\hline .WORD & 232, 796 \\
\hline .WORD & -30, 786 \\
\hline .WORD & -263, 699 \\
\hline .WORD & -446, 550 \\
\hline .WORD & -567, 361 \\
\hline .WORD & -618, 155 \\
\hline .WORD & -603, -46 \\
\hline .WORD & -529, -222 \\
\hline .WORD & -409, -359 \\
\hline .WORD & -261, -446 \\
\hline .WORD & -101, -479 \\
\hline . WORD & 53, -462 \\
\hline .WORD & 186, -400 \\
\hline .WORD & 287, -304 \\
\hline .WORD & 350, -187 \\
\hline .WORD & 371, -64 \\
\hline .WORD & 353, 54 \\
\hline .WORD & 301, 154 \\
\hline .WORD & 225, 229 \\
\hline .WORD & 134, 274 \\
\hline . WORD & 38, 287 \\
\hline .WORD & \(-52,269\) \\
\hline .WORD & -127, 227 \\
\hline . WORD & -183, 166 \\
\hline .WORD & -214, 95 \\
\hline .WORD & -221, 21 \\
\hline
\end{tabular}
.WORD 232, 796
.WORD -30, 786
.WORD -263, 699
.WORD -446, 550
.WORD -567, 361
.WORD -618, 155
.WORD -603, -46
.WORD -529, -222
.WORD \(-409,-359\)
.WORD -261, -446
.WORD - 101, -479
.WORD 53, -462
.WORD 186, \(\mathbf{- 4 0 0}\)
.WORD 287, - 304
.WORD 350, -187
.WORD 371, -64
.WORD 353, 54
.WORD 301, 154
.WORD 225, 229
.WORD 134, 274
.WORD 38, 287
.WORD -52, 269
.WORD -127, 227
.WORD -183, 166
.WORD -214, 95
.WORD -221, 21

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 5 HPC CROSS ASSEMBLER,REV:C,30 JUL 86

03761500
1120378 33FF 037A DOFF
113 037C 55FF 037E 98FF
114
115
.WORD \(-205,-48\)
.WORD -171, - 104
;

ERROR, OPERAND MUST BE SINGLE VALID SYMBOL NAME

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
SYMBOL TABLE
\(\begin{array}{llllllll}\mathrm{A} & \text { OOC8 W } & \text { B } & \text { OOCC W } & \text { K } & \text { OOCA W } & \text { PC } & \text { OOC6 W } \\ \text { SP } & 00 C 4 W & \mathrm{X} & \text { OOCE W } & & & & \end{array}\)

PAGE: 6 6

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
MACRO TABLE

NO WARNING LINES

1 ERROR LINES

384 ROM BYTES USED

SOURCE CHECKSUM \(=7 \mathrm{AO}\)
OBJECT CHECKSUM \(=0705\)

INPUT FILE C:TSTDAT.MAC
LISTING FILE C:TSTDAT.PRN

\section*{Expanding the HPC Address Space}

\section*{INTRODUCTION}

The maximum address range of the HPC family of 16 -bit High Performance microControllers is 64k bytes using the external address/data bus to interface with external memory . This application note describes a method to increase the amount of memory in a system to 544 k bytes utilizing bank switching techniques. Block diagrams are presented to aid in circuit design. Software examples are given for memory and bank management.

\section*{HPC ADDRESSING}

Program memory addressing is accomplished by the 16 -bit Program Counter on a byte basis (instructions are always fetched a byte at a time). Memory can be addressed as words or bytes directly by instructions or indirectly through the \(B, X\) and \(S P\) registers. Words are always addressed on even-byte boundaries. The HPC uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The external address/data bus of the HPC is 16 bits wide. This means the maximum address that the bus can hold is FFFF for a maximum address range of 64 K bytes \((65,536)\). Keep in mind, this uses the external address/data bus (A0:A15 for Address/Data and B10, 11, 12, 15) for Control.

\section*{BANK SWITCHING}

If more than 64 k of addressing is needed in the HPC system, the following method of increasing memory space can be used. Divide the total address range into two halves (32k bytes each). One half of this address range will be the MAIN memory address space. The MAIN memory address space will contain logical addresses (those addresses which the Program Counter can generate) in the range 8000 to FFFF and is accessed when A15 is a ' 1 '. This includes the Interrupt vectors' and the Reset vector memory locations. The other half of the address range will be the BANK memory address space. The BANK memory address space will contain logical addresses in the range 0000 to 7FFF and is accessed when A15 is a ' 0 '. This includes the on-chip I/O, registers, and RAM at locations 0000 to 01FF.
Now, four additional address lines are created using Port \(B\) pins (B8, B9, B13, B14). This prevents the use of the four timer synchronous outputs TSO-TS3 which are the alternate functions for these pins. The BANK memory is now addressed using \(\mathrm{A} 0: \mathrm{A} 14, \mathrm{~B}, \mathrm{~B} 9, \mathrm{~B} 13, \mathrm{~B} 14\) and is accessed when A15 is a ' 0 '. The BANK memory address space is now expanded to 512 k bytes broken down into 16 individually selectable banks of 32 k bytes each selected by these four bits of Port B.
A look at Table 1 and Figure 1 quickly tells you that only one bank in the BANK memory space can share the logical address range 0000:7FFF at any one time. Therefore, programs running in the BANK memory address space can only directly access data and programs in the MAIN memory address space or in it's own bank (selected by B8, B9, B13, B14). On chip resources, which include RAM, I/O, and registers are mapped into logical addresses 0000 to 01FF. These logical addresses are in the BANK memory address space, but, since these addresses are considered to be al-

National Semiconductor Application Note 497 Joe Cocovich

ways on-chip by the HPC, it never looks at the external address/data bus and will not read external memory in this range. Therefore, the first 256 bytes in each bank of memory in the BANK memory space will not be accessible by the HPC, but this address range (on chip resources) is directly accessible by any bank of memory in the BANK memory address space. This is why Figure 1 shows a total available memory of 536.5 k .
The interrupt vectors are mapped into logical addresses FFFO to FFFF which are in the MAIN memory address space. Interrupts are handled properly if they occur while executing a program out of one of the banks of memory in BANK memory space, since the interrupt vector locations have A15 set to ' 1 ' which will allow access to the MAIN memory space. However, these interrupt vectors must either point to a routine in the MAIN memory address space which performs the interrupt service or point to code that selects the appropriate bank of memory in the BANK memory space and go there if the interrupt service routine is located there.
The stack must be located so that it can be directly accessible from anywhere in memory. It can be placed in the MAIN memory space or in the on-chip RAM. Programs and data storage that must be shared and directly accessed by all memory banks in the BANK memory space should also reside in the MAIN memory space.

\section*{HPC OPERATING MODES}

The HPC must be configured to run in one of it's Expanded modes of operation by setting the EA bit in the PSW to be able to address the BANK memory range of 0000 to 7 FFF . This memory expansion addressing scheme will work if the HPC is configured in either the Normal Expanded mode (EXM pin tied low) or ROMless Expanded mode (EXM pin tied high). The Normal mode differs from the ROMless mode only by the fact that the HPC will access the on-chip ROM for addresses in the range of E000 to FFFF (in the case of the HPC16083) and will access the external MAIN memory for addresses in the range of 8000 to DFFF.
The external data bus size is determined once, at reset, by sampling the state of \(\overline{\mathrm{HBE}}\) (B12). If \(\overline{\mathrm{HBE}}\) is high when sampled, the HPC enters 8 -bit mode. In 8 -bit mode, only pins A0-A7 are used to transfer data and pins A8-A15 continue to hold the most-significant eight bits of the address. So, only the lower eight bits of the address need to be latched externally (Figure 2). If HBE is low when sampled, the HPC enters 16 -bit mode. In 16 -bit mode, all 16 pins of Port A are used to transfer data as well as addresses. Two octal latches are then required externally to hold each address as it is issued by the HPC. The signal ALE from the HPC clocks the latches (Figure 3).
Keep in mind that if the external memory is configured as 8 -bit memory, then the program stack must be in internal on-chip RAM because it has to be accessible as 16 -bit words. If the external memory is configured as 16 -bit memory then the stack can be in external RAM but must be in the MAIN memory address space to be directly accessible by all banks.

\section*{PROGRAMMING CONVENTIONS}

A convention must be followed for maintaining linkages between the programs and data running in the MAIN memory space and the programs and data running in the BANK memory space. For the following discussion, the MAIN memory space will be referred to as just another bank of memory.

\section*{MAIN bank reserved portion}

A portion of the MAIN memory bank should be reserved for Jump instructions to subroutines in the MAIN memory bank that need to be called by programs running in any selected bank in the BANK memory space. These Jump instructions serve as entry points for programs and subroutines. Typically, common functions that are required by programs running in several banks would be put in the MAIN memory bank. These could include: interrupt service routines, I/O drivers, and data handling and conversion routines. This portion also contains address pointers to tables of data in the MAIN memory bank that also are required by programs running in any selected bank in the BANK memory space. See Listing 1 for an example.

\section*{BANK memory reserved portion}

A portion of each bank in the BANK memory space should be reserved for Jump instructions to subroutines in that bank that need to be called by programs running in the MAIN memory bank. These Jump instructions serve as entry points for programs and subroutines. For example, each bank in the BANK memory space could contain routines that perform unique but related functions. One bank could be reserved for math routines; another bank could perform message handling; and yet another could contain diagnostic routines. All of these functions could be scheduled and executed from some sort of Supervisor running in the MAIN memory bank performing the linkages to all these routines thru the entry points. This reserved portion of each bank also contains address pointers to tables of data in that bank that also are required by programs running in the MAIN memory bank. In the case of a bank running message handling routines, address pointers could be inserted to point to buffers that programs running in MAIN memory need to access. See Listing 2 for an example.

\section*{Linkage areas}

These reserved portions of each memory bank (MAIN space or BANK space) must be fixed and known to each other memory bank that requires access to programs and data in that bank. Therefore, one other requirement in each bank is a set of labels that are assigned the values of the pointer locations to subroutines and tables in the bank of interest (see Listings 3 and 4).
One last requirement in the MAIN memory bank, if it is to perform bank to bank moves and for general housekeeping, is to reserve two byte locations to be used to keep track of the bank currently selected (high byte value on Port B) being used in the transfer of data (see Listing 5).
From the MAIN memory bank, the user can access all memory in the system. He can call subroutines in any bank in the BANK memory space and read/write data to the entire memory. From any bank in the BANK memory space, the user can call subroutines in the MAIN memory bank and read/write data to the MAIN memory bank in addition to his own local bank.
The basic procedure used to call a program in the BANK memory space from the MAIN memory bank is merely to set the proper value on the Port \(B\) select lines and execute a Jump to SubRoutine through a pointer in the selected bank:

\section*{Interrupts}

Regardless of where the interrupt service routine actually resides, an image of the bank selected must be retained by the service routine to allow it to return to the appropriate bank when complete. If the interrupt service routine is in the MAIN memory bank, the linkage is handled in the normal fashion where the interrupt vector points to the service routine. The interrupt service can reside in the BANK memory space and takes a little extra overhead for the linkage.
To call a program in the MAIN memory bank from the BANK memory space, merely execute a Jump to SubRoutine through a pointer in the MAIN memory bank:

JSRL CMPBLNK ;see Listing 1 and 4

\section*{EXAMPLE SOFTWARE}

Now that a convention has been established for communicating between the MAIN memory space and the BANK memory space, let's take a look at some sample code that can be used to move data between these memory spaces. In order to make the selection of bank memory efficient, it is important to keep in mind that the four bits of the high byte of Port B that are used to select a bank of memory in the BANK memory space can be written to directly since the other 4 bits of this byte of Port \(B\) are used for memory control outputs (the external control bus) and are not affected by a write to the high byte of Port B .

\section*{Bank to Bank data transfer by MAIN}

Listing 6 shows the setup required to initialize the linkage area in order to perform a transfer of data from one bank to another bank in the BANK memory space by a program running in the MAIN memory space. This involves setting up the RAM locations that are used to 'select' the source bank and the destination bank, select the source bank to determine the starting address of the area to move, select the destination bank to determine the starting address of the area to move data into, then finally calling the subroutine in MAIN memory that performs the move. After the setup portion, the subroutine that performs the transfer is presented. This code assumes that the external memory is configured in 16-bit mode.

\section*{Bank to MAIN data transfer by Bank}

Listing 7 presents a similar example for moving blocks of data from a bank in BANK memory to MAIN memory by a program running in that bank. This code also assumes that the external memory is configured in 16-bit mode.

\section*{External 8-bit mode}

If the external memory is configured in 8 -bit mode, the setup portion changes because the initialization of the RAM address pointers SSTART, DSTART and DEND requires building word address pointers from word pointers in the external reserved areas of each bank. In 8-bit mode, this requires two 8 -bit transfers compared to one 16 -bit transfer in 16 -bit mode (see Listing 8). Once these address pointers have been built, however, the subroutine that actually performs the move does not have to change because 1) word transfers are allowed between On-chip RAM and registers regardless of the mode and 2) the subroutine performs byte moves. To improve speed in the 16 -bit mode, this subroutine can be modified to perform 16-bit moves. However, keep in mind that this will impose the restriction on the address pointers in the linkage areas of requiring that addresses be on word boundaries. Listing 9 presents a similar example for moving blocks of data from a bank in BANK memory to MAIN memory by a program running in that bank.

\section*{PROGRAM DEVELOPMENT}

The MOLE monitor software can support the development of HPC programs in multiple banks of memory. It provides the means of qualifying a trigger condition, as set in Trace or Breakpoint functions, with the memory bank number. The BANK command will allow a trigger only when executing in the memory bank of interest. The MOLE supports a total of 16 memory banks which are normally selected by 4 bits of Port B as described earlier. See the HPC Personality Board User's Manual for further detail on this command.

\section*{CONCLUSION}

What has been presented is a method to expand the memory space of the HPC to 544 k . Although this method utilized four bits of Port B to accomplish the extra addressing, theoretically, the remaining 8 bits could have been used if not required for other purposes. This could mean a maximum addressability for the HPC of greater than 128 Megabytes. However, the MOLE will only support the fixed definition of four extra address lines. Clever utilization of existing resources can enable you to get the most out of hardware and software limited only by one's imagination.

TABLE I. Logical Addresses vs Physical Memory Locations
\begin{tabular}{|c|c|c|c|c|}
\hline Logical Address & Bank \# & \begin{tabular}{l}
Hi Byte \\
Port B
\end{tabular} & \multicolumn{2}{|c|}{Physical Address} \\
\hline 0000:7FFF & 0 & 00 & 00000:07FFF & \multirow[b]{17}{*}{(BANK)




)} \\
\hline 0000:7FFF & 1 & 01 & 08000:0FFFF & \\
\hline 0000:7FFF & 2 & 02 & 10000:17FFF & \\
\hline 0000:7FFF & 3 & 03 & 18000:1FFFF & \\
\hline 0000:7FFF & 4 & 20 & 20000:27FFF & \\
\hline 0000:7FFF & 5 & 21 & 28000:2FFFF & \\
\hline 0000:7FFF & 6 & 22 & 30000:37FFF & \\
\hline 0000:7FFF & 7 & 23 & 38000:3FFFF & \\
\hline 0000:7FFF & 8 & 40 & 40000:47FFF & \\
\hline 0000:7FFF & 9 & 41 & 48000:4FFFF & \\
\hline 0000:7FFF & A & 42 & 50000:57FFF & \\
\hline 0000:7FFF & B & 43 & 58000:5FFFF & \\
\hline 0000:7FFF & C & 60 & 60000:67FFF & \\
\hline 0000:7FFF & D & 61 & 68000:6FFFF & \\
\hline 0000:7FFF & E & 62 & 70000:77FFF & \\
\hline 0000:7FFF & F & 63 & 78000:7FFFF & \\
\hline 8000:FFFF & - & - & 08000:0FFFF & \\
\hline
\end{tabular}


TL/DD/9342-1
FIGURE 1. How BANK Memory is Mapped into the HPC Address Space


FIGURE 2. HPC in 8-Bit Mode
TL/DD/9342-2


FIGURE 3. HPC in 16-Bit Mode
\[
.=08000 \quad \text {;set PC counter to } 8000
\]
```

;This code resides in the MAIN memory bank
;
; The following address pointers are inserted to allow
; programs running in BANK memory to find these
; locations. They represent the starting and ending
; location for code in MAIN memory.
;
.WORD INIT ;addr pointer to first location in bank
.WORD PROGEND ;addr pointer to last location in bank
The following Jump instructions are inserted to allow
programs running in BANK memory to call these
subroutines. They represent subroutines that compare
blocks of memory in MAIN memory space with blocks of
memory in BANK memory space or compare blocks of memory
in BANK memory for zeros.
JMPL CMPM ;entry for compare blocks (MAIN-BANK)
JMPL CMPBFB ;entry for compare BANK cleared

```
                                    LISTING 1. MAIN Bank Reserved Portion
    .\(=0200 \quad\);set PC counter to 200
;This code resides in any bank in BANK memory
;
; The following address pointers are inserted to allow
; programs running in MAIN memory to find these
; locations. They represent the ending location for code
; in this bank of BANK memory.
;
    .WORD PROGEND ;addr pointer to last loc in this bank
;
; The following Jump instructions are inserted to allow
; programs running in MAIN memory to call these
; subroutines. They represent subroutines that compare
; blocks of memory in MAIN memory space with blocks of
; memory in this bank, diagnostic routines, and interrupt service routine.
;
JMPI CMPMB ;entry for comp blocks (MAIN-this bank)
JMPI BTEST ;entry for this bank's diag routines
JMPL BINTS ;entry for this bank's interrupt service routine

LISTING 2. Typical Bank Reserved Portion
```

;This code resides in the MAIN memory bank
;
; linkages to Bank 0
;
BOSTART = 0200 ;addr of pointer to first avail loc
;
CMPMBO = 0202 ;addr of JMPL to routine that compares
; move results
BOTEST = 0205 ;addr of JMPL to test routines
;
; linkages to Bank l
;
BlSTART = 0200 ;addr of pointer to first avail loc
;
CMPMB1 = 0202 ;addr of JMPL to routine that compares
;
BlTEST = 0205 ;addr of JMPL to test routines
;
; linkages to Bank 2
;
B2START = 0200 ;addr of pointer to first avail loc
;
CMPMB2 = 0202 ;addr of JMPL to routine that compares
; move results
= 0205 ;addr of JMPL to test routines
;
B2INTS = 0208 ;addr of JMPL to interrupt service routine
LISTING 3. MAIN Memory Bank Linkage Area
;This code resides in any bank in BANK memory
;
; linkages to MAIN memory
;
MSTART = 08000 ;addr of pointer to first avail loc
MEND = 08002 ;addr of pointer to last avail loc
;
CMPM = 08004 ;addr of JMPL to routine that compares
;
CMPBLNK = 08007 ;addr of JMPL to routine that compares
; if a block in selected BANK is zero
LISTING 4. Typical Bank Linkage Area

```
```

;This code resides in the MAIN memory bank
;
; The following locations are used for bank to bank moves
; and compares
BANKS = OlCO ;source bank byte value
BANKD = OlCl ;destination bank byte value
;
BANKO = 0 ;Port B high byte value to select bank 0
BANKl = 1 ; l
BANK2 = 2 ; 2
BANK3 = 3 3
BANK4 = 020 ; 4
BANK5 = 021 ; 5
BANK6 = 022 ; 6
BANK7 = 023 ; 7
BANK8 = 040 ; 8
BANK9 = 041 ; 9
BANKA = 042 ; 10
BANKB = 043 ; ll
BANKC = 060 ; 12
BANKD = 061 ; 13
BANKE = 062 ; 14
BANKF = 063 ; 15
;
Main Memory Bank is logical and physical address range
8000:FFFF. Switched Memory Banks are logical addresses
in the range 0000:7FFF combined with the
Port B(14,13,9,8) bits to create physical addresses in
the range 00000:7FFFF

```

LISTING 5. BANK Memory Management
LD M(OE3), BANK1;set bank select lines to select bank 1
JSRL BlTEST ;see Listing 2 and 3

INT35:
\begin{tabular}{lll} 
LD & BANKS, \(\mathrm{M}(0 \mathrm{E} 3)\) & ;save bank interrupted from \\
LD & M(OE3), BANK2 & ;set bank select lines to select bank 2 \\
JSRL & BLINTS & ;see listing 2 and 3
\end{tabular}
```

;This code resides in the MAIN memory bank
;
LD M(BANKS),BANKO ;prepare to move data from Bank 0
LD M(BANKD),BANKl ;to Bank l
LD M(OE3),BANKO ;select Bank 0
LD W(SSTART),W(BOSTART) ;set starting address in source bank
LD M(OE3),BANKl ;select Bank l
LD W(DSTART),W(BlSTART) ;set starting address in destination bank
LD W(DEND),W(BlSTART) ;set ending address in destination bank
ADD W(DEND),1023 ;to lK greater than starting address
JSRL MOVBB ;do it
\bullet
\bullet
\bullet
\bullet
\bullet
;
; This subroutine moves data from bank memory to bank memory
; where the source bank is defined by the contents of the byte
; at RAM location BANKS and the destination bank is defined by
; the contents of the byte at RAM location BANKD. In addition,
; the following locations must be set up before calling:
;
; SSTART }->\mathrm{ RAM location containing source bank start address
; DSTART }->\mathrm{ RAM location containing destination bank start address
; DEND }->\mathrm{ RAM location containing destination bank end address
;
MOVBB:
LD B,W(DSTART) ;B \leftarrow starting address (destination)
LD K,W(DEND) ;K }\leftarrow ending address (destination
LD X,W(SSTART) ;X \leftarrow starting address (source)
LOOPBB:
LD M(OE3),M(BANKS)
;select source BANK
LD A,M(X+)
;byte at source into A
;increment source pointer
LD M(OES),M(BANKD) ;select destination BANK
XS A,M(B+) ;A into byte at destination, bump pntr
JP L00PBB
;back for more if B less than K
RET

```

LISTING 6. Move Data by MAIN from BANK to BANK (16-Bit Mode)
```

;This code resides in any bank in BANK memory
;
LD W(SSTART),TABLEl ;starting address of table in this memory
LD W(DSTART),W(MSTART) ;starting address in main memory
LD W(DDEND),TABLEl+1023 ;ending address in main memory
JSRL MOVE ;do it
\bullet
\bullet
\bullet
\bullet
\bullet
;
; This subroutine moves data from this bank to main memory
;
; SSTART }->\mathrm{ RAM location containing source memory start address
; DSTART }->\mathrm{ RAM location containing destination memory start addr
; DEND }->\mathrm{ RAM location containing destination memory end address
;
MOVE :
LD B,W(DSTART) ;B \leftarrow starting address (destination)
LD K,W(DEND)
;K }\leftarrow ending address (destination
LD X,W(SSTART) ;X \leftarrow starting address (source)
LOOPBM:
LD A,M(X+)
XS A,M(B+)
JP LOOPBM
RET

```

LISTING 7. Move Data by BANK from BANK to MAIN (16-Blt Mode)
```

;This code resides in the MAIN memory bank

```
;
```

    LD M(BANKS), BANKO ;prepare to move data from Bank 0
    LD M(BANKD),BANKl ;to Bank l
    LD M(OE3),BANKO ;select Bank 0
    LD M(SSTART),M(BOSTART) ;set starting address in source bank
    LD M(SSTART+1),M(BOSTART+1)
    LD M(OE3),BANKl ;select Bank l
    LD M(DSTART),M(B1START) ;set starting address in destination bank
    LD M(DSTART+l),M(BlSTART+1)
    LD M(DEND),M(BISTART) ;set ending address in destination bank
    LD M(DEND+l),M(B1START+l)
    ADD M(DEND),L(1023) ;to 1K greater than starting address
    ADC M(DEND+1),H(1023)
    JSRL MOVBB ;do it
        \bullet
        \bullet
        \bullet
        -
        \bullet
    ```
;
; This subroutine moves data from bank memory to bank memory
; where the source bank is defined by the contents of the byte
; at RAM location BANKS and the destination bank is defined by
; the contents of the byte at RAM location BANKD. In addition,
; the following locations must be set up before calling:
;
; SSTART \(\rightarrow\) RAM location containing source bank start address
; DSTART \(\rightarrow\) RAM location containing destination bank start address
; DEND \(\rightarrow\) RAM location containing destination bank end address
;
MOVBB :
    LD \(\mathrm{B}, \mathrm{W}(\mathrm{DSTART}) \quad ; B \leftarrow\) starting address (destination)
    LD \(\mathrm{K}, \mathrm{W}\) (DEND) \(; \mathrm{K} \leftarrow\) ending address (destination)
    LD \(\mathrm{X}, \mathrm{W}(\mathrm{SSTART}) \quad ; \mathrm{X} \leftarrow\) starting address (source)
LOOPBB:
    LD M(OE3), M(BANKS) ;select source BANK
    LD \(A, M(X+) \quad ; b y t e\) at source into \(A\)
    ) ,increment source pointer
    XS \(A, M(B+) \quad ; A\) into byte at destination, bump pntr
    JP LOOPBB ;back for more if \(B\) less than \(K\)
    RET

LISTING 8. Move Data by MAIN from BANK to BANK (8-Bit Mode)
;This code resides in any bank in BANK memory
;
LD M(SSTART), L(TABLEl) ;starting address of table in this memory
LD \(M(S S T A R T+1), H(T A B L E 1)\)
LD M(DSTART), M(MSTART) ;starting address in main memory
LD M(DSTART+1), M(MSTART+l)
LD M(DEND), M(MSTART) ;set ending address in main memory
LD M(DEND +1 ), M(MSTART+1)
ADD M(DEND), L(1023) ;to 1 K greater than starting address
ADC M(DEND+1), H(1023)
JSRL MOVE ;do it
-
-
-
-
-
;
; This subroutine moves data from this bank to main memory
;
; SSTART \(\rightarrow\) RAM location containing source memory start address
; DSTART \(\rightarrow\) RAM location containing destination memory start addr
; DDEND \(\rightarrow\) RAM location containing destination memory end address .
;
MOVE :
LD B,W(DSTART) ;B \(\leftarrow\) starting address (destination)
LD K,W(DEND) \(\quad ; \mathrm{K} \leftarrow\) ending address (destination)
ID \(\mathrm{X}, \mathrm{W}(\mathrm{SSTART}) \quad ; \mathrm{X} \leftarrow\) starting address (source)
LOOPBM:
ID \(A, M(X+)\)
;byte at source into A ;increment source pointer
XS \(A, M(B+) \quad ; A\) into byte at destination, bump pntr JP LOOPBM ;back for more if \(B\) less than \(K\)
RET
LISTING 9. Move Data by BANK from BANK to MAIN (8-Bit Mode)

The code listed in the App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone.
With a communications package and a PC, the code detailed in this App Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

\section*{Assembly Language Programming for the HPCTM}

\section*{HOW TO WRITE SHORT, EFFICIENT, BUT UNDERSTANDABLE ASSEMBLER PROGRAMS}

\section*{INTRODUCTION}

One of the design objectives of the HPC family was that it should be very easy to use. With this in mind the instruction set has been designed so that it obeys a very simple set of rules. Once these rules have been learned, the programmer can write code with very little reference to instruction manuals.
The HPC is fully memory mapped. Every piece of hardware attached to an HPC core appears as a byte or a word in a linear 64 K byte address space. Any data movement or arithmetic instruction can operate on any memory location and everything in the HPC has a memory location, including the accumulator. All of the I/O ports, the peripheral control registers, RAM and ROM are treated in exactly the same fashion as far as the assembly language programmer is concerned.
The HPC assembly language syntax can be explained by describing the instruction codes and the addressing modes. The instruction code tells the processor what operation it is performing, such as an add, a subtract, a multiply, a divide or a data movement instruction. The addressing mode is the way that the programmer specifies the value or values to be operated on to the microprocessor itself.

\section*{ADDRESSING MODES}

Operations can be performed on any memory location. One can, for example, increment or decrement any byte or word of any memory location in the HPC. Increment and decrement are examples of single address instructions. These are instructions which have only one operand. Other examples are the bit set, bit test and bit clear instructions. These five instructions are good examples of the basic thinking behind the HPC instruction set. All of these instructions use the same four addressing modes.

\section*{Direct}

The simplest addressing mode to understand is that known as direct. In this mode the address of the variable to be operated on is included as part of the sequence of bytes that comprises the entire instruction. For example, in order to perform a decrement on memory location OFO this value is included in the string of bytes that forms the instruction.
Examples:
\begin{tabular}{ll} 
DECSZ & \(0 F O . B\) \\
INC & \(0 F O . W\)
\end{tabular}

The increment instruction, like most other instructions with HPC, can operate on either a byte or a word. A byte access is specified by putting a B after the address of the variable, a word access by writing \(W\).

\section*{Register Indirect}

This addressing mode usually generates less bytes of code than any other. HPC has two 16-bit registers, B and X, which

National Semiconductor
Application Note 510
Steve McRobert

can be used as general purpose memory locations but also have a specific function as pointers to memory. These instructions take up very little ROM space because the address of the variable to be operated on is contained in the pointer register and the pointer register to be used is specified as part of the instruction. An instruction such as increment, using register indirect, can thus be only 1 byte long as it does not need to be followed by a byte specifying the address of the variable.
Examples:
INC \([B] . B\);byte increment, \(B\) pointer
INC \(\quad[X] . W\);word increment, \(X\) pointer

\section*{Indirect}
\(B\) and \(X\) provide two 16 -bit pointers to memory. Programmers will often wish to have more than two pointers in use at any one time. HPC therefore provides indirect addressing mode. In this mode a 16 -bit pointer to the location to be accessed is stored in the basepage of the HPC. The instruction, therefore, is followed by a single byte which specifies the address of this 16 -bit pointer. The bottom 192 bytes of RAM are on chip with the HPC and are in the so-called base page. The base page is normally used for storing frequently accessed variables as only a single byte of address is required to access a base page variable. When using indirect addressing mode, the 16 -bit pointer value must always be in the base page.
Examples:
```

DECSZ [0].W ;decrement a word
INC [OFE].B ;increment a byte

```

The base page is in the region of 0 to 0FF bytes. This area also contains the most frequently used registers such as the accumulator. The programmer can thus use indirect addressing mode with registers such as the accumulator acting as the pointer. This is an example of the simplicity of the HPC instruction set. Any operation can be performed on any HPC register simply by invoking its address in the HPC 64 kbyte addressing space.

\section*{Indexed}

The last of the four basic addressing modes is indexed mode. Indexed is very similar to indirect except that an 8 - or 16 -bit immediate value precedes the address of the 16 -bit pointer and is added to it to generate the address of the variable to be accessed. This allows a table of values to be located anywhere in memory and the pointer register need only be incremented or decremented to move through the table of values.
Examples:
\begin{tabular}{lll} 
INC & OFFOO [4].W & ;increment a word \\
DECSZ & \(02[2] . B\) & ;decrement a byte
\end{tabular}

\section*{Bit Operations}

The bit operations of the HPC allow any bit in the memory of the HPC to be accessed. The addressing modes for these three operations, SBIT, RBIT and IFBIT, always refer to the memory location as a byte. The individual bit of the byte to be tested, using the four addressing modes already described, is actually coded into the opcode itself. This could be described as an implied addressing mode but this definition is not normally used in HPC. The way this works can be seen from the opcode map in the programmers guide of the HPC, where it can be seen that there are in fact eight opcodes shown for each of the three different bit instructions.
Example:
```

SBIT 5, 2.B ;set bit 5 of byte
;at address 2.

```

\section*{Double Register Indirect}

A rule of thumb when trying to decide which addressing mode one can use with which opcode in HPC is that you can use any combination of addressing mode and opcode that is sensible. An example of this is a special addressing mode which works only for the bit instructions. This addressing mode is known as double register indirect and uses a combination of the \(B\) and \(X\) registers to index into any bit of a 64 k bit string, the lower boundary of which can be located anywhere in memory.
When using this addressing mode the B register points to the lowest byte of this 8 k byte string, while the most significant 13 bits of the X register point at the individual byte in the string that is being accessed. The three least significant bits of the X register point at the bit of the byte that the instruction is pointing at. By using this addressing mode, words of any length can be scanned for whether individual bits are set or cleared. This addressing mode, while unusual, fits into the scheme of things as it clearly is only of any relevance to the individual bit instructions.

\section*{Examples:}

SBIT X, [B].B; Set bit
IFBIT \(X\), [B] B; test bit
Note that the bit instructions only operate on bytes, to allow operations on words would require twice as many opcodes for no gain.

\section*{Two Address Instructions}

The five instructions described so far have only one operand. There are many more instructions in the HPC instruction set which have two operands, such as arithmetic instructions, the comparison instructions and data movement instructions. The HPC instruction set allows any of these instructions to use any of the four addressing modes already described. An instruction such as multiply, for example, when written in the HPC assembler syntax as shown below shows the opcode followed by the destination operand, which is then followed by the source operand. The result of the operation in all cases except the comparison instructions winds up in the destination operand. The comparison instructions, IFEQ and IFGT do not affect the values of any memory location but, like all other two operand instructions, can operate on any two words or bytes in the HPC addressing space.
Examples:
```

MUL A, [B].B
MUL O.W,2.W

```

The destination operand in HPC may be either the accumulator or a byte or word of memory accessed using the direct addressing mode. If the destination operand is the accumulator, the source operand may be addressed using direct, register indirect, indirect or indexed addressing modes as well as the familiar immediate addressing mode. The programmer can thus load the accumulator with an 8 - or 16 -bit immediate value which follows the opcode, multiply the accumulator with that value, divide the accumulator by that value or compare the accumulator by that value. Using the accumulator as the destination operand gives maximum flexibility in the choice of addressing mode for the source operand and also tends to produce a shorter instruction in terms of its length in bytes as the opcode does not have to include the address of the destination operand.
Examples:
```

In A, \#37 ;load A With
;immediate value.
add OFE.W,\# OFOOO ;Add immediate to
;memory.

```

\section*{Instruction Lengths}

Tables are provided in the HPC users manual to allow the user to estimate the number of bytes an instruction will use and the time this instruction will take to execute. To use these tables the programmer must be aware of the name of the addressing mode he is using. This is perfectly clear for the single address instructions described at the beginning of this note but perhaps needs some explanation for two operand instructions.
For two operand instructions with the accumulator as the destination, the addressing mode is named after that used for the source operand. For example, load accumulator using a value pointed at by indirect addressing mode is referred to simply as indirect addressing mode.

\section*{Operations on Direct Memory}

There are two addressing modes which allow operations to be performed directly on memory locations. If the destination operand is directly addressed memory, then the source operand may be directly addressed memory or an immediate value. These two are the only combinations of addressing modes that can be used where the destination operand is a memory location.
Examples:
DIV 010.W, OF000.W
direct-direct mode
DIV OFO.B,\#l0
immediate direct mode.

\section*{Special Symbols}

Some special symbols have been allocated in the HPC cross assembler. These are A, B, K, X, PC and SP. The programmer can also define his own symbols using the equals directive of the assembler. The way that the symbols described above would be defined using the equals directive are shown below by way of example.
```

Example:
A = 0C8.W
B = 0CC.W
X = OCE.W
K = OCA.W
PC = 0C6.W
SP = 0C4.W

```

Note that these symbols cannot be redefined so the above set of definitions should never be included in a user program.

\section*{IMPLIED ADDRESSING MODES}

Some of the HPC's opcodes have been shortened by using implied addressing mode. A few examples have already been shown. This section describes some more special cases. It could be said that accumulator as destination is an example of an implied addressing mode, where the address of the destination is coded into the instruction. There are some special purpose instructions which use implied addressing mode for instructions which are used very frequently. In most cases these instructions look exactly the same to the programmer as instructions using the addressing modes described earlier. For example there is a special opcode for load B with an immediate value. The programmer could do this using the immediate direct addressing mode but a special opcode has been provided to make this instruction shorter.
Load \(B\) and \(K\) is a special immediate load which loads both the B and K registers in one operation.

\section*{Carry Flag}

The carry flag may be accessed using the standard bit test instructions because it can be read in the processor status word, but as carry must so often be set and tested, special instructions to do this have been included which do not require the address of the carry flag.

\section*{Multiply and Divide}

Finally, the divide double and multiply instructions both have to manipulate 32-bit values. These therefore have to store an operand in two concatenated registers. The HPC instruction set cannot specify two registers with one address. Therefore these instructions default to using the X register as the high word of their 32-bit value.
The source and destination of a multiply instruction are specified as normal except that the 32-bit answer is stored in the destination operand with the 16 high bits of the answer stored in the \(X\) register. The divide double instruction basically performs the inverse of multiply, taking the 32-bit value formed by X concatenated with the destination value and dividing it by the source value. Divide double, like divide, yields a 16 -bit result and a 16 -bit remainder. For both divide double and divide the remainder is stored in the X register. In both cases the K register is used for intermediate value storage and is cleared as a result of this operation.
As the result of divide double can only be a 16 -bit value, a full 32 -bit divide is performed by following a 16 -bit divide with a 32 -bit divide as shown below. The example below shows how the divide instructions work together and also highlights the combinations of addressing modes that can and cannot be used with HPC.

LOOP:

This example shows the conversion of a 32 -bit binary value in words low and high into a 10 -digit BCD number in the 10 bytes starting from 1 . The conversion is performed one digit at a time and the B register is used to point at the byte's location where the digit is to be stored. The first instruction of the programme therefore is to initialize the B register. The divide instruction divides word high by 10 using immediate direct addressing mode and stores the answer back in word high. The remainder is stored in the \(X\) register. The divide double instruction then divides \(X\) concatenated with word low by 10. Because \(X\) contains a remainder, the result of this division will always be a 16 -bit value and can thus be stored in word low. The remainder is stored in X and is in fact the modulus and is thus the BCD digit that we have derived on this pass through the numbers.
We now wish to store the remainder into one of our BCD digit locations using register indirect mode. We need to load the value into the accumulator from \(X\). The \(X\) register is nothing special in this application, so load \(A\) with word \(X\) is in fact an example of direct addressing mode.
Now that our BCD value is in the accumulator, we can store this in the byte location using B register indirect addressing mode.
The next instruction is decrement skip on zero. This uses direct addressing mode to decrement the \(B\) register. This instruction is an example of many in HPC which perform more than one function. As well as decrementing the memory location specified, this instruction also compares it with zero after the decrement has been performed. If the result is zero, the instruction following the decrement skip on zero instruction is skipped. That is to say it is ignored and control passes to the instruction following it. In this example the final instruction of the routine is a single byte jump back to the divide instruction. The overall loop is executed ten times in order to perform the conversion. On the final pass through the loop, B becomes zero and execution of this algorithm is terminated.

\section*{Auto Increment/Decrement Instructions}

This multi-function instruction capability is best illustrated by the four special addressing modes register increment or decrement with or without conditional skip, which work only with the data movement instructions load and exchange. The load instruction in general uses any of the five two-address modes or the two combination modes to transfer data from one location to another.
The exchange instruction is similar except that the destination must always be the accumulator. Exchange not only takes the source and puts the value into the destination but also takes the value from destination and puts it into source. Clearly there is no immediate addressing mode for exchange as a destination cannot be stored into an immediate value.
When load and exchange are used with the \(X\) register as a pointer and register indirect mode, a suffix + or - can be added after the \(X\). In this case, once the data movement operation has been performed, the \(X\) register is incremented or decremented by one or two according to whether
there has been a byte or a word access respectively. A further refinement on this is provided by the load and exchange with conditional skip instructions, LDS and XS respectively. These only work with the \(B\) register as the pointer and perform two more operations rather similar to the decrement skip on zero instruction. Once the increment or decrement has been performed, the B register is compared with the K register, otherwise known as the limit register. If an increment has been performed and \(B\) is greater than \(K\), the instruction following the movement instruction will be skipped. If a decrement is performed, the instruction is skipped if \(B\) is less than \(K\).
An example of how these specialized instructions are used is given by the block move routine shown below;
LD X, \#START
LD \(\mathrm{BK}, \#\) BEGIN, \#END
LOOP:
LD \(A,[X+] . W\)
XS A, \([B+] . W\)
JP LOOP

This routine moves a block of data from one location to another. The \(X\) register is initialized first and is used as a pointer to the first value to be moved in the source block. The \(B\) and \(K\) registers point to the first and last values respectively in the destination block. The loop itself consists of only three bytes. The first instruction loads the accumulator with the word pointed to by the \(X\) register and increments X by two. A second instruction exchanges the accumulator with the word pointed to by the \(B\) register, increments the \(B\) register by two and compares it with K . If B is greater than K , the jump instruction is skipped and this loop is terminated.
The example shows how HPC code can perform a great deal with very few instructions and use up very few bytes of code while doing so.
These auto increment/decrement instructions are the only examples where an addressing mode cannot be used for any instruction where it might make sense. It is however fairly easy to remember which addressing modes these can be used with. Auto increment/decrement can be used with the load and exchange instructions for the X register. Auto increment or decrement with conditional skip can be used with load and exchange instructions using the \(B\) register as a pointer. No other combinations are allowed.
We have not provided specific string move or search instructions but the auto increment/decrement operations provide building blocks allowing the programmer to assemble his own stock. In the block move instruction shown above, the value being moved is in the accumulator in between the load and exchange instructions. The programmer can then compare this value with anything he wishes, fill. \(B C D\) to \(A S C I I\), pack \(B C D\), unpack \(B C D\) or perform any operation he likes on a string of data.

\section*{HPC ASSEMBLY CODE}

The addressing modes usable for each opcode are described in a shorthand form.

\section*{Example:}
\[
\text { ADD } \quad M A<M A+M e m I
\]

In the above syntax MA means directly addressed memory or the accumulator and Meml means memory addressed using any of the four basic single-address addressing modes or an immediate value. This would be better written as shown below:
\[
\begin{array}{ll} 
& A<A+M e m I \\
\text { or } & M<M+M \\
\text { or } & M<M+I
\end{array}
\]

Expanding the syntax highlights that the flexible addressing modes such as register indirect may only be used if the destination is the accumulator. It also shows that if the destination is direct memory the source may only be an immediate value or another direct memory location.
When writing assembly code the programmer writes the same mnemonic whether a memory location is a piece of RAM or ROM or an I/O port or the accumulator. In general any source or destination variable may be a byte or a word and combinations are allowed. Care must be taken when storing word into a byte location that the programmer really wishes to truncate that value to byte and throw away the upper 8 bits of the value. When loading a byte into a word location the upper 8 bits of the word location will be filled with zeros. If memory external to the HPC is used, this may be 8 or 16 bits wide. The programmer must be aware of this when writing his assembly language as HPC cannot cope with the programmer requesting a 16 -bit access to 8 -bit wide external memory. The HPC will not convert this to two sequential 8 -bit accesses.
The only exception to this rule is that a pointer word in indirect or indexed addressing modes must always be in the base page. This is because only one byte has been allowed in the overall length of the instruction for the address of the pointer.
For all other addressing modes there is no difference in the assembly language the programmer writes between accessing a variable that is in the base page and a variable that is above address OFF.
The programmer should be aware however that variables in the base page consume less bytes per access and the instruction will execute more quickly than non-base page variables. When studying the data sheet to see how long an instruction is, the programmer will see that the table result is different according to whether variables are base page or not. The programmer should therefore allocate base page to variables which are used most often.

\section*{EXECUTION SPEED}

There are 64 bytes of RAM above the base page. These, like the base page RAM, require zero wait states to access even when the processor is running at full speed. They do however require 2 bytes of code for their addresses. These

64 bytes may best be made use of by using them as the stack area as the 16 -bit stack pointer contains the full address and therefore there is no penalty in instruction length in putting the stack in this non-base page on-chip RAM.
Note that there is no difference in execution time between byte and word accesses, that is to say accesses to byte or word variables. When studying the data sheet, differences in program length and therefore in execution time will be observed according to whether the address of a directly addressed variable is a byte or a word. It is important to understand the difference between the width of the variable and the width of the address that is used to access that variable.
The cycles per instruction table is not always clear about the number of wait states applied to different variables. The HPC includes a wait state register which sets the number of wait states to be used when accessing external memory, the internal ROM, or internal registers associated with ports A and B. Wait states may be applied to these on-chip registers to allow compatibility with development tools such as the MOLETM and HPC Designer Kit board, as when these tools are run on high clock speeds wait states must be applied for accesses to the port recreation logic. The HPC needs wait states for accessing slow external memory and when running at high clock rates.
These wait states may be applied in order that the MOLE can provide a perfect emulation of a single-chip HPC. In the MOLE the HPC is running with external memory and thus the A port and some of the B port are used for address/data and control lines respectively. The A port and part of the B port must therefore be recreated external to the HPC. In the case of the MOLE this is done using a large array of PAL®s. Because they are external to the HPC, one wait state must be applied when accessing these externally recreated ports at high clock speeds. If wait states could not be applied to
these ports in a masked ROM HPC, the MOLE would not be able to provide full speed emulation. This is just one example of how the design of the HPC has been influenced by the need to emulate it \(100 \%\) exactly at full speed. Apart from this no wait states are applied to any access to address locations below 200 HEX, regardless of the addressing mode used.
The HPC data sheet does not make it clear how many wait states are applied when register indirect addressing mode is used. It implies that wait states are always applied when register indirect or similar addressing modes are used, but this is not the case.
The best way to time a piece of code is to write the code and then run it through the cross assembler to generate a source plus object listing. The number of bytes generated by each instruction can then be easily read and only the cycles and accesses table need be looked up in order to calculate how long each instruction takes to execute.
Note that accesses to internal ROM are subject to at least one wait state for exactly the same reason as accesses to the A or B ports.

\section*{SUMMARY}

The HPC is fully memory mapped. The I/O Ports, Peripheral Control Registers, RAM and ROM are treated exactly the same. This makes the HPC easy to program. The HPC instruction set has relatively few opcodes but allows any of these opcodes to be used with any addressing mode so as to provide an Instruction Set with great power and flexibility.
Once the contents of this note have been understood, HPC code can be written without referring to any document more lengthy than the HPC Instruction Set description in the data sheet.

\section*{A Software Driver for the HPC Universal Peripheral Interface Port}

\begin{abstract}
This application note covers the use of the National Semiconductor HPC46083 High-Performance microController as an intelligent Peripheral Interface and Interrupt controller for another "Host" CPU, using its 8-bit or 16-bit parallel UPI (Universal Peripheral Interface) Port. Included in the discussion is the source text of an HPC driver program, which can be tailored as an "executive" for a wide variety of HPC tasks. A simple application is built from this software, which interfaces a National NS32CG16 CPU to a typical front panel (LED indicators, LCD alphanumeric display, pushbuttons and beeper).

\subsection*{1.0 INTRODUCTION}

The National Semiconductor HPC family of microcontrollers includes as a feature the ability to be slaved to another "Host" processor over that processor's memory bus. This feature, called the Universal Peripheral Interface (or UPI) Port, allows:
1. Transfer of either 8-bit or 16-bit data in a single bus transaction,
\end{abstract}

National Semiconductor Application Note 550 Brian Marley

2. Polling to determine the status of the port from either side (Ready for Write/Ready for Read), and
3. Interruption of the host by the HPC with full vectoring. The HPC, then, can serve as a front-end controller for the host, freeing it from control and/or communication tasks that might burden its capacity for interrupt service, and providing vectored interrupting for higher-level (and therefore less frequent) communication.

\subsection*{2.0 THE UPI PORT}

\subsection*{2.1 Internal Structure}

Figure 1 shows the internal structure of the UPI Port. It connects via three registers to the HPC's on-chip data bus, and via a set of pins (Port A) to the host's bus. The control interface between the HPC and the host consists of two low-active strobe signals ( \(\overline{U R D}\) and \(\overline{U W R}\) ) and an address signal (UAO) output by the host, and two handshake signals ( \(\overline{R D R D Y}\) and WRRDY) output from the HPC.


FIGURE 1. UPI Internal Structure

The UPI Port may be configured either as a 16 -bit bus (using all of Port A: pins A0-A15) or as an 8-bit bus (pins A0-A7), allowing pins \(\mathrm{A} 8-\mathrm{A} 15\) to be used as general-purpose bitprogrammable I/O pins. This selection is made by HPC firmware.

\subsection*{2.2 Basic Operatlons}

Three types of operation may be performed over the UPI Port:
1. Transfer of a byte or word of data from the host to the HPC's IBUF register. This is called a "UPI Write" operation.
2. Transfer of a byte or word of data from the HPC's OBUF register to the host. This is called a "UPI Read" operation.
3. Polling by the host to determine whether the HPC is ready for the next UPI Write or UPI Read operation. This involves the host reading the UPIC (UPI Control) register, which contains the states of the WRRDY and RDRDY pins as two of its bits.
As shown in Figure 2, whenever the host writes to the HPC (by pulsing the UWR signal low) data is latched into the HPC's IBUF register. At this time also, the value on the UAO pin is latched into the UPIC (UPI Control) register, allowing

HPC firmware to route the data just written. (For example, this bit can be used by the HPC firmware to distinguish between commands and data written to it.) The rising edge of UWR is detected by an edge-trigger circuit on-chip, which may be used to trigger an interrupt or for polling, to alert the HPC firmware to the presence of new data. The WRRDY handshake signal, normally low, goes high until the HPC firmware has sampled the data written to it (by reading internally from the IBUF register).
Figure 3 shows the sequence of events in reading data from the HPC. The transfer starts when the HPC writes a value to the internal OBUF register. The RDRDY handshake signal, normally high, goes low to indicate that data is present for the host. (This pin can be used to interrupt the host as well.) By pulsing the URD pin low while holding the UAO pin to a " 1 ", the host reads the contents of the OBUF register, and the \(\overline{\text { RDRDY }}\) pin goes back high.
The polling operation (Figure 4) allows the host to monitor the RDRDY and WRRDY conditions as data bits, by pulsing the URD pin low with a " 0 " held on the UAO pin. This effectively reads from the UPIC register; the WRRDY condition appears on bit 0 (the least-significant bit), and the \(\overline{\text { RDRDY }}\) condition appears on bit 1 (the next most significant bit). Polling in this manner does not affect the state of the \(\overline{\text { RDRDY }}\) bit.


TL/DD/9976-2
FIGURE 2. UPI Write Operation


TL/DD/9976-3
FIGURE 3. UPI Read Data Operation


FIGURE 4. UPI Poll Operation

\subsection*{2.3 Typical Hardware Configurations}

Typical connections between the host and the HPC are shown in Figures 5 through 7.

\subsection*{2.3.1 Polled Synchronization}

In the simplest case (Figure 5), the WRRDY and \(\overline{\text { RDRDY }}\) signals are not used, and the host synchronizes itself with the HPC strictly by polling the UPIC register for the Read Ready and Write Ready conditions. The only additional logic always required is a pair of OR gates to activate URD and UWR only when the HPC is selected by the host's address decoder. Depending on the host, it may also be necessary to add WAIT states, as is often required in peripheral interfaces to match the bus timing characteristics of the two ends.
Sophisticated synchronization schemes are not available using this simple an interface, but it does save the HPC \(\overline{\text { RDRDY }}\) and WRRDY pins for any other general-purpose I/O functions.

\subsection*{2.3.2 Interrupt-Driven Synchronization}

Assuming that the host has interrupt control capability, the circuit above can be enhanced to implement an interruptdriven synchronization scheme, as shown in Figure 6. A falling edge on either RDRDY or WRRDY will trigger an interrupt to the host, informing it when the HPC becomes ready for either direction of data transfer. No additional logic is required (except for possible buffering or inversion), but only dedication of the WRRDY and/or \(\overline{\text { RDRDY }}\) pins for the interrupt function. It is not necessary for both RDRDY and WRRDY conditions to trigger interrupts; one can be polled and the other interrupt-driven, as dictated by the require-
ments of the system and the structure of the host and HPC software. Also, depending on the host, it is often possible for the HPC itself to provide interrupt vectoring, thus eliminating the need for an external interrupt controller entirely. The approach taken in the driver program, described below, implements the HPC as the interrupt controller, with interrupts asserted only by the RDRDY pin.

\subsection*{2.3.3 Hardware Synchronization}

Figure 7 shows the connections required to implement hardware synchronization between the host and the HPC. In this scheme, there is no host software involved in synchronizing with the HPC; if the host attempts a UPI transfer for which the HPC is not prepared, the host is held in "Wait states" until the HPC is ready. Note that the UPIC register is an exception; Wait states are not to be inserted when the CPU polls the UPI port's status ( \(\mathrm{UAO}=0\) ).
The main advantage of this scheme is speed: the CPU and HPC transfer data as fast as they can both run the transfer loop. (One will generally find that the HPC stays ahead of the CPU; the CPU tends to be in the critical path due to more complex buffer management algorithms.) The main disadvantage is that if the HPC is allowed to be interrupted in the middle of the transfer, the CPU is not free to do anything else at all, including servicing its own interrupts.
In addition to the logic to detect when to hold the host (at the bottom of the figure), additional gating is required on the \(\overline{U W R}\) signal, to prevent it from being asserted until the WRRDY signal is active. This is required because the IBUF register of the HPC is a fall-through latch, and its contents would be lost if UWR were allowed to go active too soon.


FIGURE 5. Polling Interface


FIGURE 6. Interrupt-Driven Interface


FIGURE 7. Hardware-Synchronized Interface

Figures 8 and 9 illustrate the timing involved in hardware synchronization. Figure 8 shows the host attempting two UPI Read accesses in quick succession; the second Read access is held pending until the HPC has supplied the data. Figure 9 shows the host attempting two UPI Write accesses in quick succession; it is held in Wait states (with the UWR signal suppressed) until the HPC has emptied the first value from the IBUF register.

This scheme and the interrupt-driven scheme above are not mutually exclusive; as shown in Figure 6, one might tie RDRDY or WRRDY, or both, to CPU interrupts. The application hardware described implements both schemes, leaving CPU software the option of using hardware synchronization or not. The driver program in the HPC operates the same, independent of the option used.


TL/DD/9976-8
FIGURE 8. Hardware Synchronization: Read Operations


FIGURE 9. Hardware Synchronization: Write Operations

\subsection*{3.0 A UPI DRIVER AND SAMPLE APPLICATION}

The circuit and program described below implement an interface between the HPC and a National microprocessor, the NS32CG16, as the host CPU. The UPI port is configured to be 8 bits wide. The hardware supports both interrupt-driven (RDRDY only) and hardware synchronization, as well as polling.
In order to demonstrate some real commands to support, a set of simple interfaces is attached to the HPC, typical of a front panel.
— Up to 8 pushbuttons
- Up to 8 LED indicators
- A 16-character alphanumeric LCD display
- A speaker for "beeps" on alert conditions or input errors
- A real-time clock interrupt function, giving the CPU the means to measure time intervals accurately.
This application by itself is admittedly not enough to justify the presence of an HPC in a system, but it is a simple application, and we expect that this will often be part of the HPC's job. For a much more comprehensive application, which includes this one as a subset, see the next application note in this series: "The HPC as a Front-End Processor".
We will describe in this section a specific set of hardware and software, and a UPI command and response protocol to make these interfaces play.

\subsection*{3.1 UPI Port Connections to NS32CG 16}

The attached schematic shows the HPC UPI port as it has been used a real application. On Sheet 1, a block diagram is given, showing the components involved. The CPU is an

NS32CG16 microprocessor, running at a 15 MHz clock rate (crystal frequency 30 MHz ). The HPC component is the HPC46083, running at a crystal frequency of 19.6608 MHz . It would be unrealistic to present only the UPI interface section, since tradeoffs and implementation considerations abound when dealing with fast processors and large addressing spaces. For this reason, we include on sheets 5, 6 and 7 the circuitry involved in NS32CG16 address decoding and dynamic RAM control.
The UREAD and UWRITE UPI strobes are generated for the HPC in area B1 of Sheet 6. In addition, the latched CPU address bit BA09 is used as the UAO addressing bit.
Hardware and Interrupt synchronization are accomplished as follows. On Sheet 6, area D8, the HPC signals URDRDY and UWRRDY enter a synchronizer, and emerge as URDRDYS and UWRRDYS. The URDRDYS signal goes to the CPU as its Maskable Interrupt signal (Sheet 5, area C8). After gating, which yields URDRDYSQ and UWRRDYSQ, they enter the PAL16L8 in area C7 of Sheet 6. This PAL's relevant outputs are WAIT1 and WAIT2, which go to the CPU for Wait State generation, and ACWAIT, which also goes to the CPU (as CWAIT) after passing through the PAL20R8 device in area D4 of Sheet 6.
In addition, the HPC provides from Timer T4 a square wave at approximately 68 kHz , which triggers refreshes of dynamic RAM. The signal involved is called " 68 kHz ", and goes from the HPC on Sheet 4, area D1, to Sheet 6, area D8. Note that the detector in area D7 is held on at Reset, to preserve RAM contents by continuous refreshing while the HPC is being reset.

\subsection*{3.1.1 Schematic}

UPI Demo Functional Block Diagram



HPC I/O






\subsection*{3.1.2 PAL Equations}
```

Name REFRESH.PLD;
Partno XXXXX;
Date 05/19/87;
Revision 1A;
Designer FOX;
Company NSC;
Assembly X7A;
Location 8B;
Device p20x10;
/*************************************************************************************************/
/* */
/* REFRESH: 9 BIT REFRESH COUNTER */
/* */
/**********************************************************************************************************)
/* Allowable Target Device Types: PAL20X10 */
/**********************************************************************************************************)
/** Inputs **/
Pin l = !refresh ;/* refresh pulse */
/** Outputs **/
Pin [15..23]= [ra0..8] ;/* ram refresh address */
Pin 14 = !refron ;/* refresh enabled output */
/** Declarations and Intermediate Variable definitions **/
\$define | \#
/** Logic Equations **/
!ra0.d = ra0;
!ral.d = !ral \$ ra0;
!ra2.d = !ra2 \$ ra0 \& ral;
!ra3.d = !ra3 \$ ra0 \& ral \& ra2;
!ra4.d = !ra4 \$ ra0 \& ral \& ra2 \& ra3;
!ra5.d = !ra5 \$ ra0 \& ral \& ra2 \& ra3 \& ra4;
!ra6.d = !ra6 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5;
!ra7.d = !ra7 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5 \& ra6;
!ra8.d = !ra8 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5 \& ra6 \& ra7;
refron.d= 'b'l;

```
```

Name RAM.PLD;
Partno XXXXX;
Date 07/25/87;
Revision 1A;
Designer FOX;
Company NSC;
Assembly X7A;
Location 9F;
Device p20r8;

```

```

/* */
/* RAM CONTROL: HARDWARE RMW BPU CYCLE, SEPARATE BUSES */
/* 6/17: Two States of refadr */
/* 6/19: Invert rsl */

```

```

/* Allowable Target Device Types: PAL20R8B */

```

```

/** Inputs **/
Pin l = cttl ; /* clock input */
Pin 2 = !ddin ; /* data direction in signal */
Pin 3 = dramsl ; /* DRAM state counter, bit l */
Pin 4 = drams2 ; /* DRAM state counter, bit 2 */
Pin 5 = !bpurmw ; /* BPU read modify write cycle */
Pin 6 = !bpuread ; /* BPU source read (comb.) */
Pin 7 = tramsel ; /* Any RAM address decode */
Pin 8 = busy ; /* DRAM busy indication (rsl | refresh) */
Pin 9 = lacwait ; /* Advanced CWAIT from ROM, or I/O */
Pin 10 =!rsl ; /* ram cycle delayed by one Tstate */
Pin ll = !srefreq ; /* Refresh Request */
Pin 14 = tl ; /*Processor Tl state */
Pin 23 !a23 ; /* Address 23 */
/** Outputs **/
Pin 15 = !refresh ; /* refresh cycle */
Pin 16 = !cwait ; /* 32C201 cwait */
Pin 17 = !cas ; /* CAS, local \& cartridge */
Pin 18 = !rascart ; /* RAS for DRAM cartridge */
Pin 19 = !raslcl ; /* RAS for local DRAM */
Pin 20 = !ramwe ; /* DRAM Write enable */
Pin 21 = !aramrd ; /* DRAM read */
Pin 22 = !pending ; /* DRAM cycle requested, but ctl busy */
min [refresh, cwait, cas, rascart, raslcl, ramwe, aramrd, pending] = 2;
/** Declarations and Intermediate Variable Definitions **/
field waitseq = [pending, cwait];
\$define widle 0 /* wait sequencer idle */
\$define busywt 3 /* wait sequencer waiting for busy DRAM */
\$define cextwt l /* wait sequencer waiting for cycle extension */

```
```

field ctl = [refresh,cas,raslcl,rascart];
\$define idle 00
\$define cras 0l
\$define crascas 05
\$define casend 04
\$define lras 02
\$define lrascas 06
\$define refadr 08
\$define refras Ob
\$define | \#
field drscount = [drams2..dramsl];
/** Logic Equations **/
lcl_sel = ramsel \& !a23;
cart_sel = ramsel \& a23;
lclread = !a23 \& ddin;
lclwrite = !a23 \& !ddin;
holdoff rsl;
/* busy = refresh| holdoff; (generated externally) */
cart_start = cart_sel \& (tl | pending) \& !holdoff;
local_start = lcl_sel \& (tl pending) \& !holdoff;
ram_start = cart_start local_start;
drreo = drscount: [6..7] \& ramwe;
sequence waitseq (
/* acwait \& ramsel are mutually exclusive conditions */
present widle if (ramsel | bpurmw \& bpuread) \& busy \& tl next busywt;
if acwait| (ramsel \& !busy \& tl \& !bpurmw)
next cextwt;
default next widle;
present busywt if busy next busywt;
if !busy \& (bpurmw) next widle;
if !busy \& !(bpurmw) next cextwt;
present cextwt if ramsel \& drscount: [0..1] | acwait next cextwt;
default next widle;
}
sequence ctl (
present idle if cart_start next cras;
if local_start next lras;
if !ram_start \& srefreq next refadr;
default next idle;
present cras if trsl next cras;
if rsl next crascas;
present crascas if (!bpurmw \& drscount: [4..7]) | (bpurmw \& drreo)
next casend;
default next crascas;
present lras
next lrascas;

```

\section*{Schematc Sheet 6, Area 5D (Continued)}
```

present lrascas if (!bpurmw \& drscount: [4..7]) | (bpurmw \& drrco)
next casend;
default next lrascas;
present casend if srefreq next refadr;
if !srefreq next idle;
present refadr if srefreq next refadr;
if !srefreq \& !rsl next refras;
if !srefreq \& rsl next idle;
present refras if ramwe next refadr;
default next refras;
}
/* remember ramwe \& aramrd are delayed by one t-state */
ramwe.d = !refresh \& (bpurmw \& drscount: [6..7] \& !ramwe
| !bpurmw \& !ddin \& (ram_start | ctl: cras
| (cart_sel \& drscount: [0..3]) | ctl:lras)
)
| ctl:refras \& rsl \& !ramwe;

```
aramrd. \(\mathrm{d}=\) (bpurmw \& drscount: [0..3] | \(\mathrm{tbpurmw} \& \mathrm{ddin}\) ) \& (ctl:cras | ctl:crascas | ctl:lras | ctl:lrascas);

\section*{Schematic Sheet 6, Area 7C}

```

| Name | DCD2.PLD; |
| :--- | :--- |
| Partno | XXXXX; |
| Date | $07 / 27 / 87 ;$ |
| Revision | $1 C ;$ |
| Designer | FOX; |
| Company | NSC; |
| Assembly | X7A; |
| Location | 10D; |
| Device | p2018; |

```

```

/* */
/* DECODE 2: ROM DECODE, BUFFER CONTROL, BPU DECODE
/* 5/24: included enbpu in bpucyc generation */
/* 5/28: added bpucyc to rdenb */
/* 5/31: added fcxxxx to bdenb */
/* 6/23: added buffer disable term for SPLICE */
/* 7/25: reconfigured for bpurmw \& bpuread
*/
/* 7/27: inverted polarity of enbpu z enablebpu (for master enb) */
/*****************************************************************************************************)
/* Allowable Target Device Types: PAL20B */
/**********************************************************************************************/
/** Inputs **/
Pin l = !ddin ;/* ddin/ from cpu */
Pin = [2..9]=[a23..16] ;/* high order address bus */
Pin 10 = !enablebpu ;/* BPU enable, static bit */
Pin ll = !bufdis ;/* buffer disable */
Pin 13 = !dbe ;/* dbe/ from tcu */
Pin 14 = !datacyc ;/* data cycle status decode */
Pin 23 = ramcyc ;/* ram cycle in progress */
/** Outputs **/
Pin l = !bdenb ;/* BD bus enable */
Pin l = tromsel ;/* Main rom select */
Pin 17 = !romcart ;/* rom cartridge select */
Pin l = !bpurmw ;/* BPU read modify write */
Pin 19 = !bpuread ;/* BPU read cycle (comb.) */
Pin 20 = !vramsel ;/* video ram select */
Pin 21 = rdbufin ;/* RAM data bus direction (in) */
Pin 22 = !rdenb ;/* RAM data bus enable */
/** Declarations and Intermediate Variable Definitions **/
field address = [a23..16] ;/* address field */
romspace = address: [0000000..05fffff];
ramspace = address: [0780000..Obfffff];
stack = address: [0780000..078ffff];
\$define | \#
min b_ddin = 0;
/** Logic Equations **/
romsel = address: [0000000..00fffff]; /* main rom */
romcart = address: [0200000..05fffff]; /* font rom */

```

\section*{Schematic Sheet 6, Area 7A (Continued)}
vramsel \(=\) address : [0f00000..0f0ffff]; /* video ram (scan buffer) */
/*
/* bpucyc \& b_ddin are D latches implemented in the PAL
/*
/* basic d latch equation (w/o set or clear) is:
/* \(\quad Q=(G \& D)|(!G \& Q)|(D \& Q)\)
/*
/* The b_ddin latch is fall through while ramcyc not asserted,
/* latched while ramcyc is asserted, therefore, for both latches:
*/
g \(=\) tramcyc;
/*
/* The bpurmw latch d input is "nbpurange'', defined as:
*/
```

bpurange= address: [0000000..05fffff] /* rom */
| address: [0790000..Obfffff]; /* dram, less stack
input would use too many terms. The bpucyc output,
$\begin{array}{ll}\text { /* } & \text { This }{ }^{\prime \prime}{ }^{\prime \prime}{ }^{\prime \prime} \text { input would use too many terms. The bpucyc output, } \\ \text { /* however, need only be latched when it is asserted, as this is }\end{array}$
/* the situation that can allow the cpu and ram control to
/* not be synchronized. This simplification allows the simplification
/* of the latch to:
/* $\quad Q=D \mid(!G \& Q)$
*/
bpurmw $=$ enablebpu \& (!ddin \& bpurange \& datacyc $\mid(!g \& b p u r m w)) ;$
bpuread $=$ enablebpu \& ddin \& bpurange \& datacyc;
/* rdenb enables cpu access to the ram data bus
*/


### 3.2 Application Connections

The connections made to the HPC are shown in schematic sheets 2 through 4.

### 3.2.1 LCD Data

An 8-bit parallel interface connects the upper half of Port A, through buffers and latches on Sheet 4, to a Hitachi HD44780 alphanumeric LCD display controller. The signals in our application are inverted with respect to the HD44780 documentation, due to the nature of the front panel module we used.
Sending data from the HPC to the LCD display involves the following procedure:

1. Setup the $\overline{R S}$ signal: 1 for a command, 0 for data.

This is done by setting up LCD Contrast status on the high-order byte of Port A (pins A8-A15), with the desired $\overline{\mathrm{RS}}$ state on pin A11, then pulsing the signal LCVCLK (pin B9) high, the low.
2. Setup the panel data on HPC pins A8-A15.
3. Set the PNLCLK signal (pin B7) low for $1.2 \mu \mathrm{~s}$, then high. This clocks the data into the LCD display controller. Note that the latch in area B6 of Sheet 4 is effectively serving only as a buffer; the PNLCLK Enable signal, being normally high, allows data to fall through whenever it changes when used as described here.
4. Since the handshaking capability of the HD44780 is not being used here, it is necessary for the HPC to use an internal timer to determine when the controller is ready after sending a command or data. The delay time is either $120 \mu \mathrm{~s}$ or 4.9 ms , depending on the type of command sent.

### 3.2.2. LCD Contrast (LCD Voltage)

A three-bit value is presented for LCD contrast on signals CTRSTO through CTRST2. A value of 000 is highest contrast, and 111 is lowest contrast. To change the contrast, the value is placed on HPC pins A8 (LSB), A9 and A10 (MSB), the LCVCLK (pin B9) is pulsed high, then low.
Note that some other bits within this latch have other functions: bit 3 (from HPC pin A11) is the $\overline{\mathrm{RS}}$ signal to the LCD controller, and bit 7 (from pin A15) is used by the HPC firmware as a Fatal Error flag. These bits must be setup correctly whenever the LCD Contrast latch is written to.

### 3.2.3 LEDs

Up to 8 LED indicators may be connected, through the latch in area A6 of Sheet 4, to the upper byte of Port A. The LED's are assumed to be connected already to their own current-limiting resistors.
The desired data is setup on Port A pins A8-A15, then a pulse is presented on the LEDCLK signal (pin B14); high and then low. Data is presented in complemented form by the HPC $(0=0 n, 1=0 \mathrm{ff})$. Any or all (or none) of the latch bits may be connected to drive LEDs.

### 3.2.4 Speaker (Beeper)

A tone is produced on a speaker by enabling Port $P$ pin P3 as the Timer T7 output, and running Timer T7 so as to produce a 3 kHz square wave. Since timer outputs toggle on underflows, this corresponds to a timer underflow rate of 6 kHz . The tone signal is shown is area D1 of Sheet 2.

### 3.2.5 Pushbutton Switches

Up to eight pushbuttons may be connected to the HPC's Port D pins, through the buffer in area D6 of Sheet 3. Each
pushbutton is assumed to be an SPST switch, shorting to ground when depressed. The pull-up resistors present a " 1 " level otherwise. The HPC must de-bounce the inputs in its firmware before issuing them to the CPU.
The pushbuttons are examined every 10 ms , by setting the ENASTTS signal (pin B13) low while ensuring that ENCDATA (pin B12) is high. This presents the switch outputs onto Port D. Unused bits should be pulled high to avoid triggering spurious pushbutton events.

### 3.3 Protocol Between CPU and HPC

The scheme supported by the UPI Driver program is asynchronous full-duplex communication with CPU. That is, either side is allowed to speak at any time. To avoid confusion, however, any message is restricted to send data in only one direction: in sequences initiated by the CPU ("Command" sequences), only the CPU talks, and in sequences initiated by the HPC ('Interrupt" sequences), only the HPC talks. Thus, a Command sequence and an Interrupt sequence can be in progress simultaneously without confusion.
Acknowledgement of a Command or an Interrupt sequency is possible; a Command can trigger an acknowledgement Interrupt sequence, and an Interrupt sequence can result in a subsequent Command sequence. The critical distinction, though, is that the acknowledgement need not come immediately. If, for example, the HPC is already in the process of sending an Interrupt message, and receives a Command, it will complete the current Interrupt sequence before acknowledging the Command with a new Interrupt.
Command sequences (from the CPU to the HPC) consist of a one-byte command code, followed by any argument values necessary to complete the command. Each byte written to the HPC triggers an internal interrupt (I3); the HPC buffers up these bytes until a full command has been received, then acts on it in the last byte's interrupt service routine. Commands taking a significant amount of processing time can be scheduled within the HPC using interrupts, either from external events or from one of the HPC's eight timers; each interrupt triggering the next step of the command.
Interrupt sequences (from the HPC to the CPU) operate similarly, but with a small difference. Only the first byte presented by the HPC causes an interrupt to the CPU; this byte is the interrupt vector value, which triggers the interrupt (through the RDRDY pin) and selects the CPU's service routine. The CPU remains in its interrupt service routine until the transfer of data associated with that interrupt event is finished, then returns to its previous task. This is not to say that the CPU must keep all other interrupts disabled during an Interrupt sequence, but only that no other interrupt occurring during this time may cause the CPU to read from the HPC, or to terminate reading, until the current Interrupt sequence is complete. With the NS32C016 processor as host, the main challenge is to keep the Interrupt Acknowledge bus cycles from other interrupts, which appear as Read cycles, from causing URD pulses to the HPC. It is possible to distinguish a Non-Maskable Interrupt from a Maskable Interrupt by the address asserted by the CPU in acknowledging the interrupt, and in a larger kind of system containing an NS32202 Interrupt Control Unit, the NS32000 Cascaded Interrupt feature can be used to prevent unwanted reads from the HPC from occurring as a result of other Maskable interrupts as well. In our application hardware, the only type of extraneous interrupt occurring is the Non-Maskable Interrupt; address decoding logic isolates the HPC's UPI port from these.

### 3.4 Commands

The first byte (command code) is sent to address FFFC00, and any argument bytes are then written to address FFFE00. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Unless noted, the CPU may send commands continuously, without waiting for acknowledgement interrupts from previous commands.
00 INITIALIZE This command has two functions. The first INITIALIZE command after a hardware reset (or RESET command) enables the !RTC and !BUTTON-DATA interrupts. The INITIALIZE command may be re-issued by the CPU to either start or stop the !RTC interrupts. There is one argument:
RTC-Interval: One-byte value. If zero, IRTC interrupts are disabled. Otherwise, the !RTC interrupts occur at the interval specified (in units of 10 ms per count).

01 SETCONTRAST

03 SEND-LED
02 SEND-LCD

The single argument is a 3-bit number specifying a contrast level for the LCD panel ( 0 is least contrast, 7 is highest contrast). There is no response interrupt. Does not require INITIALIZE command first.

This writes a string of up to 8 bytes to the LCD panel. Arguments are:
flags: a single byte, containing the RS bit associated with each byte of data. The first byte's RS value is in the leastsignificant bit of the FLAGS byte.
\#bytes: The number of bytes to be written to the LCD display.
byte[1]-byte[\#bytes]: The data bytes themselves.
The HPC determines the proper delay timing required for command bytes (RS $=0$ ) from their encodings. This is either 4.9 ms or $120 \mu \mathrm{~s}$.
The response from the HPC is the !ACK-SEND-LCD interrupt, and this command must not be repeated until the interrupt is received. This command does not require an INITIALIZE command first.
The single argument is a byte containing a "1" in each position for which an LED should be lit.

There is no response interrupt, and this command does not require the INITIALIZE command first.
04 BEEP

## A5 RESET-HPC

Resets the HPC if it is written to address FFFCOO. It may be written at any time that the UPI port is ready for input; it will automatically cancel any partially-entered command. The CPU's Maskable Interrupt must be disabled before issuing this command.
After issuing this command, the CPU should first poll the UPIC register at address FD0000 to see that the HPC has input the command (the least-significant bit [Write Ready] is zero). It must then wait for at least $25 \mu \mathrm{~s}$, then read a byte from address FFFE00. The HPC now begins its internal re-initialization. The CPU must wait for at least $80 \mu \mathrm{~s}$ to allow the HPC to re-initialize the UPI port. Since part of the RESET procedure causes Ports $A$ and $B$ to float briefly (this includes the CPU's Maskable Interrupt input pin), the CPU should keep its maskable interrupt disable during this time. It also must not enter a command byte during this time because the byte may be lost.

### 3.5 Interrupts

The HPC interrupts the CPU, and provides the following values as the interrupt vectors for the CPU hardware. The CPU then reads data from the HPC at address FFFE00. All data provided by the HPC must be read by the CPU before returning from the interrupt service routine, otherwise the HPC would either hang or generate a false interrupt. The CPU may poll the UPIC register at address FD0000 to determine when each data byte is ready, or it may simply attempt to read from address FFFE00, and it will be held in Wait states until the data is provided by the HPC.
Note: All CPU interrupt service routines, including the NMI interrupt routines, must return using the "RETT 0 " instruction. Do NOT use "RETI".
00-0F (Reserved for CPU internal traps and the NMI interrupt.)
11 !RTC Real-Time Clock Interrupt. No data returned. Enabled by INITIALIZE command if interval value supplied is non-zero. Note: this version of HPC firmware issues a non-fatal !DIAG interrupt if the CPU fails to service each IRTC interrupt before the next one becomes pending.
17 IACK-SEND-LCD This is the response to the SENDLCD command, to acknowledge that data has all been written to Panel LCD display. No other data is provided with this interrupt. Always enabled, but occurs only in response to a SEND-LCD command.
18 IBUTTON-DATA Pushbutton status has changed: one or more buttons have been either pressed or released. The new status of the switches is reported in a data byte, encoded as follows:
Any pushbutton that is depressed is presented as a " 1 ". All other bit positions, including unused positions, are zeroes. The pushbuttons are debounced before being reported to
the CPU. This interrupt is enabled by the first INITIALIZE command after a reset.
1D IDIAG
Diagnostic Interrupt. This interrupt is used to report failure conditions and CPU command errors. There are five data bytes passed by this interrupt:

## Severity

Error Code
Data in Error (passed, but contents not defined)
Current Command (passed, but contents not defined)
Command Status (passed, but contents not defined)
The Severity byte contains one bit for each severity level, as follows:

| $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | F | $\mathbf{x}$ | $\mathbf{x}$ | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

N (Note): least severe. The CPU missed an event; currently only the !RTC interrupt will cause this.
C (Command): medium severity. Not currently implemented. Any command error is now treated as a FATAL error (below).
F (Fatal): highest severity: the HPC has recognized a non-recoverable error. It must be reset before the CPU may re-enable its Maskable Interrupt. In this case, the remaining data bytes may be read by the CPU, but they will all contain the value 1D (hexadecimal). The CPU must issue a RESET command, or wait for a hardware reset. See below for the procedure for FATAL error recovery. The Error Code byte contains, for non-FATAL errors, a more specific indication of the error condition:


RTC $=$ Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred.
The other bits are reserved for details of Command errors, and are not implemented at this time.
The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.
Note: Except in the FATAL case, all 5 bytes provided by the HPC must be read by the CPU, regardless of the specific cause of the error.

Fatal Error Recovery:
When the HPC signals a !DIAG error with FATAL severity, the CPU may use the following procedure to recover:

1. Write the RESET command (A5 hex) to the HPC at address FFFC00.
2. By inspecting the UPIC register at address FD0000, wait for the HPC to read the command (the *WRRDY bit will go low).
3. Wait an additional $25 \mu \mathrm{~s}$.
4. Read from address FFFE00. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).
5. Wait at least $80 \mu \mathrm{~s}$. This gives the HPC enough time to re-initialize the UPI port.
6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start issuing commands. Since the HPC is still performing initialization, however, the first command may sit in the HPI IBUF register for a few milliseconds before the HPC starts to process it.

### 4.0 SOURCE LISTINGS AND COMMENTARY

### 4.1 HPC Firmware Guide

Refer to this section for help in following the flow of the HPC firmware in the listing below. Positions in the code are referenced by assembly language labels rather than by page or line numbers.
The firmware for the HPC is almost completely interruptdriven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever an HPC interrupt routine requests one in its mailbox.
On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This was done for ease of breakpointing, to keep this routine at a constant address as changes were made elsewhere in the firmware.

### 4.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup") that is called when a fatal error is detected by the HPC. This routine is usually called as a subroutine (although it never returns). It disables HPC internal interrupts, and then sets bit 7 of the LCD Contrast Latch as a trigger for a logic analyzer, MOLE or ISE system.
Its next action is to display its subroutine return address in hexadecimal on the LCD panel. This address shows where the error was detected. The HPC then enters an infinite loop, which continuously presents the !DIAG interrupt. It may be terminated either by a hardware reset or by sending the RESET command from the CPU. On receiving the RESET command, the HPC jumps to label "xreset", which is within the command processing routine. The "xreset" rou-
tine waits for the CPU to read from the UPI port, then clears a set of registers to simulate a hardware reset and jumps to the start of the program.

### 4.1.2 Initialization

On receiving a Reset signal, the HPC begins execution at the label "start". A required part of any application is to load the PSW register, to select the desired number of Wait states (without this step, the Reset default is 4 Wait states, which is safe but usually unnecessary).
Other initializations here are application-dependent, and so they relate to our application system and front-panel operations.
At label "srish", the program starts the Refresh clock pulses running for the dynamic RAM on our application hardware, from HPC pin P0 (controlled by Timer T4). For debugging purposes, a circuit within the RAM controller section performs continuous refreshes during Reset pulses, so data in dynamic RAM is never lost unless power is removed.
At "supi", the UPI port is initialized for transfers between the HPC and the CPU.
At label "sram", all RAM within the HPC is initialized to zero. This is done for debugging purposes, to help ensure that programming errors involving uninitialized data will have more consistent symptoms.
At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows. This is not necessary in all applications, since the Stack Pointer starts at address 0002, but for our purposes it was more convenient to relocate it.
At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers T0-T3 are cleared.
In addition, some miscellaneous port initializations are performed here. The upper byte of Port $A$ is set as an output port (for data going to the LCD and LED displays), and the Port B pins which select pushbutton data are initialized.
At "sled", the LED control signals are initialized, and all LED indicators on the panel are turned off.
At "stmrs", all timers are loaded with their initial values, and timers T5-T7 are stopped and any interrupts pending from them are cleared. (Timer T4 keeps running for dynamic RAM refresh.)
At "sled", the panel LCD display is initialized to a default contrast level of 5 , then commands are sent to initialize it to 8 -bit, 2 -line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl', located at the end of the program, which simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms . Note that if the CPU fails to initialize the LCD display further, a single cursor (underscore) character is all that appears: a recognizable symptom of a CPU problem.
The program now continues to label "minit", which performs some variable initializations which are necessary for operation of the UPI Driver itself (as opposed to the application). This much must always be present, but any other initializations required by the application should appear here as well. For our front-panel application, there are no such initializations required.

At label "runsys", the necessary interrupts are enabled (from the timers, and from pin I3, which is the UPI port interrupt from the CPU), and the program exits to the Main Program loop at label "mainip".

### 4.1.3 Main Program (UPI Output to CPU)

The Main Program is the portion of the UPI Driver that runs with interrupts enabled. It consists of a scanning loop at label "mainlp", calling a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it. The HPC is allowed to write data to the CPU only after interrupting it. The main loop scans a bit-mapped variable in on-chip RAM that is set up by interrupt service routines (a word called "alert") to determine whether any conditions exist that should cause an interrupt to the CPU.
The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. Each subroutine first checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the 32000 interrupt vector number to the OBUF register. This has the effect of interrupting the CPU (Because the pin URDRDY goes low), and the CPU hardware reads the vector from the OBUF register. If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred. If the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with the data value taken as the vector number. (Note, however, that a Non-Maskable interrupt is allowed. It simply delays the process of reading data from the HPC. Since the HPC is running its main program at this point, with its internal interrupts still enabled, it is not stalled by this situation.)
Subroutines called from the Main Program loop are:
sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.
sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.
sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.
sndiag: interrupts the CPU to inform it of a !DIAG interrupt condition, when it is of NOTE severity. (Other !DIAG conditions are handled at label "hangup".)

### 4.1.4 Interrupt Service Routines

All of the remaining routines are entered by the occurrence of an interrupt.

### 4.1.4.1 UPI Port Input from CPU (Interrupt I3)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Each byte of a command triggers an interrupt on the 13 pin. When the last byte is received, the command is processed before the 13 interrupt routine returns. The HPC is therefore immediately ready to start collecting another command.

Any command that involves waiting is only initiated before the 13 routine returns, and interrupts are set up to activate more processing when the time is right. Therefore, this interrupt service routine returns promptly, even for time-consuming commands.
At any time, the "upiwr" routine may be in one of the following states:

1. Waiting for the first byte of a command. In this state, the variable "curcmd" (Current Command) has its top bit ("cmdemp") set, meaning that it is empty. When a byte is received from the CPU in this state, this routine jumps to the label "firstc". The byte is placed in the "curcmd" byte (clearing the top bit), and then a multi-way branch (jidw) is performed, whose destination depends on the contents of the byte. The possible destinations have labels starting with the letters " fc ". If the command has only one byte (for example, the command BEEP), it is processed immediately in the "fc" sequence, and the "curcmd" variable is set empty again. If, however, the command is longer than one byte, its "fc" routine will place a value into the variable "numexp", which gives the number of additional bytes that are expected for this command, and then will return from the interrupt. Note that the "curcmd" byte now appears to be full, because its top bit is no longer set.
2. Collecting bytes of a command. The code that is relevant in this state is between the labels "upiwr" and "lastc". This state is in effect while the "cmdemp" bit of "curcmd" is zero and the "numexp" variable is non-zero. Each I3 interrupt causes the routine to place the command byte into a buffer ("cpubuf", with pointer variable "cpuad"), decrement the "numexp" variable, and return if the result is non-zero. If the result is zero, then the routine has collected an entire command, and it goes to the label 'lastc", and enters state (3) below.
3. In this state, the requested number of bytes has been collected, and this usually means that the entire command, except for the first byte, is in the "cpubuf" area of RAM. The code for this state is at label "lastc". First, the "curcmd" byte is checked to see whether "extended collection" is being performed (bit 6 set: see below). If not, the "curcmd" byte is set empty. A multiway branch is then performed (jidw), which transfers control depending on the command byte in "curcmd". All routines that are destinations of this branch start with the letters "lc". The "lc" routine for each command uses the data in "cpubuf" to process the current command. In some cases, this processing is completed very quickly. For example, at label "Icsled", a value is simply transferred from "cpubuf" to a latch that drives the LEDs on the front panel, and this interrupt service routine returns. But a more complex command can move data out of "cpubuf" to other variables in RAM, and start a timer to sequence the process of executing the command.
In some commands (for example, SEND-LCD), state (3) above is entered twice. This is called "extended collection", and occurs when a command has variable length. State (3) is entered once to collect enough information to determine the exact length of the command. It then sets up the "numexp" variable again, re-entering state (2) to collect the remainder of the command. When state (3) is entered the second time, it processes the command. A bit in the "curcmd" variable (bit 6, called "getent") is set in state (1), which indicates that another collection will be performed, and prevents state (3) from setting the "curcmd" byte empty the first time it is entered.

## Command Processing Routines

INITIALIZE

SET-CONTRAST

SEND-LCD

13 interrupt labels:

13 interrupt labels:

State $1=$ fcinit

State $1=\mathrm{fcsic} v$ At label "Icslcv" (Set LCD Voltage), the LCD Contrast latch is loaded from the value supplied by the CPU.

I3 interrupt labels:
State $3=\operatorname{Ics|cd}$
This command uses the "extended collection" feature. At label "fcsicd", two bytes are requested for collection, but the "getcnt" bit of "curcmd" is set, meaning that these are not the last bytes of the command. At label "Icslcd" (jumping to label "Icsic1"), the length of the instruction is determined from the \# bytes value supplied by the CPU, and a second collection of bytes is requested, this time with the "getcnt" bit off. When the last byte has been collected, control is transferred to the label "Icsicd", then to "Icslc2". Here, the data bytes for the panel are unloaded from the CPU buffer area "cpubuf" into the LCD string buffer "Icdbuf". The flag (RS) bits are loaded into variable "Icdsfg", and the number of bytes to be sent to the LCD display is placed into variable "Icdsct". Timer T6 is now started, to provide scheduling interrupts for writing the bytes from the LCD string buffer to the LCD display.
On occurrence of each T6 interrupt (labels "t6int". and "t6nxtc"), one byte is written to the LCD display. Depending on the state of the RS flag for that byte, and the value sent to the panel, T6 may run for either $120 \mu$ s or $4900 \mu$ s before it triggers the next transfer. When the last character has been transferred, and Timer T6 has provided the proper delay after it, the bit "alcdak" is set in the "alert" word, requesting the main program to send an !ACK-SEND-LCD interrupt to the CPU.
I3 interrupt labels: State $1=$ fcsled $\quad$ State $3=$ Icsled At label "Icsled", the byte provided by the CPU is written to the LED latch.

BEEP 13 interrupt labels: State $1=$ fcbeep $\quad$ State $3=$ (none)
At label "fcbeep", Port P pin P3 is enabled to toggle on each underflow of Timer T7, which has been initialized at the beginning of the program (label "stmrs") to underflow at a rate of 6 kHz . Pin P3, then, presents a 3 kHz square wave to the panel buzzer. To time out the duration of the beep tone, interrupts from Timer T0 are enabled, which then occur once every 53 ms . The variable "beepct" is set up with the number of T0 interrupts to accept, and is decremented on each T0 interrupt. When it has been decremented to zero (meaning that one second has elapsed), pin P3 is reset to a constant zero to turn off the tone.

### 4.1.4.2 Background Timer ( T 1 ) Task

The Timer T 1 interrupt service routine represents a task that is not triggered directly by CPU commands. Its functions are to interrupt the CPU periodically for the Real-Time Clock function, and to present the !BUTTON-DATA interrupt whenever the pushbutton inputs change state.
Timer T1 is loaded with a constant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer T1 interrupt occurs (labels 'tmrint", to "t1poll", to "t 1 int"), then if the real-time interrupt is enabled, the variable "rtcent" is decremented to determine whether an !RTC interrupt should be issued to the CPU. If so, the bit "artc" in the "alert" word is set, requesting the main program to issue the interrupt. The main program, at label "sndrtc", actually interrupts the CPU. No other data is passed to the CPU with the interrupt.
At label "kbdchk" the panel pushbutton switches are also sampled. If the pattern matches the last sample taken (saved in variable "swlast") then it is considered to be sta-
ble, and it is then compared to the last switch pattern sent to the CPU (in variable "swisnt"). If the new pattern differs, then it is placed in "swlsnt", and the bit "abutton" in variable "alert" is set, requesting the main program to send a !BUTTON-DATA interrupt. The main program, at label "sndbtn", triggers the interrupt and passes the new pattern to the CPU from variable "swlsnt".

### 4.1.4.3 Timer T6 Interrupt

Because the LCD controller's command acknowledgement capability was not used in our application, Timer T6 is used to time out the LCD controller's processing times. See the description of the SEND-LCD command above.

### 4.1.4.4 Timer TO Interrupt

The interrupt service routine for Timer T0 (labels "tmrint", to "topoll", to "t0int") is used simply to provide timing for the duration of the speaker tone. The interrupt is enabled in response to the BEEP command from the CPU, and is disabled on occurrence of the interrupt. It provides an interval of approximately one second.

### 4.2 HPC Firmware Listing

NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
.title hPCUPI, 'UPI PORT INTERFACE DEMO'
Demo progrem for HPC46@83 UPI Port:
Demonstrates use of the HPC as an interface
between an NS32CP16 CPU and some typical
front-panel types of devices: LED indicators (up to 8)
Pushbuttons (up to 8)
LCD alphanmeric display controller (Hitachi H044788)
Speaker for error beeps
Also generates Real-Time Clock interrupts at a selectable rate.

Generates IDIAG interrupt on errors;
severity code of NOTE (e.g. real-time event lost),
or fatal (e.g. bad command).
Recovery from fatal errors provided by RESET command.







NSC ASMHPC, Ver D1-BetaS
UPI PORT INTERFACE DEMO
Hardware Initialization

| 348 |  |
| :---: | :---: |
| 341 |  |
| 342 | 9088 9798C8 |
| 343 |  |
| 344 | 1880 |
| 345 |  |
| 346 | 18880 86p152p8 |
| 347 |  |
| 348 | 9091 B6915p8a |
| 349 |  |
| 350 | 0895 83080149a8 |
| 351 | 909A B601581a |
| 352 | 909E B691520B |
| 353 | gIaC 83980142as |
| 354 |  |
| 355 | biat |
| 356 | 91a7 9718E6 |
| 357 |  |
| 358 |  |
| 359 | 9PaA 96F58b |
| 360 | 9PAD 96F3pb |
| 361 |  |
| 362 |  |
| 363 |  |
| 364 | 18B2 96F5BF |
| 365 | 10B5 96F3pF |
| 366 |  |
| 367 |  |
| 368 | 19888 96048A |
| 369 | 10BB 97FbD2 |
| 370 |  |
| 371 |  |
| 372 |  |
| 373 | OBBE 96049B |
| 374 | 02C1 97F7D2 |
| 375 |  |
| 376 |  |
|  | 10C4 |
| 378 |  |
| 379 | 90C4 8Dppos |
| 380 | $\square 18 \mathrm{C} 789$ |
| 381 | 日1, ${ }^{\text {E }}$ E1 |
| 382 | р1.c9 62 |
| 383 |  |
| 384 |  |
| 385 | gRCA a791capife |
| 386 | DPCF 90 |
| 387 | Qiga E1 |
| 388 | 090162 |
| 389 |  |



UPI PORT INTERFACE DEMO

TL/DD/9976-27

NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987) UPI PORT INTERFACE DEMO Hardware Initialization


NSC ASMHPC, Ver 01-BetaSite (Sep 14 14:30 1987) UPI PORT INTERFACE DEMO Hardware Initialization


25-Feb-88 10:05
PAGE 12


NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)

## HPCUPI

NSC ASMHPC, Ver di-getas
UPI PORT INTERFACE DEMO
Main Scan Loop




NSC ASMHPC, Ver D1-BetaSite (Sep $1414: 301987$ )
UPI PORT INTERFACE DEMO UPI PORT INTERFACE DEMO UPI PORT INTERFACE DEMO
Main: Send LCD Write Acknowledge Interrupt

NSC ASMHPC, Ver D1•BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Main: Send Pushbutton Status to CPU

| $\begin{aligned} & 596 \\ & 597 \end{aligned}$ | snclotn: ${ }^{\text {. form }}$ |  | 'Main: Send Pushbutton Status to CPU' |  |
| :---: | :---: | :---: | :---: | :---: |
| 5980102 |  |  |  |  |
| 699 689102 F | R | jsrl | rdwait | Check that UPI interface is ready. <br> If not, loop until it is. |
| 681 |  |  |  |  |
| 60210103971850 |  | Id | obuf, \#Vroutton | ; Load Button-data vector into OBuf for CPU. |
| 693 <br> 604 <br> $101062 F$ | R |  |  |  |
| 695 | R | jsrt | rdwait | ; If not, loop until it is. <br> ready. |
| ${ }_{606}^{607} 9107960918$ |  |  |  |  |
| 60711079601818 |  | rbit | gie,enir | ; *** Begin Indivisible Sequence *** |
| 608 O1DA 8C18E9 | R | ld | obuf,swlsnt | Load Pushbutton Data Byte into OBUF for CPU. |
| 609 O1D 960218 610 O1E 960898 | R | rbit | abution, alert.b | Clear ALERT bit. |
| 610 1E 960808 <br> 611 11E3 3C |  | sbit | gie,enir | ; *** End Indivisible Sequence *** |
| $612{ }^{612}$ |  | ret |  | Return to main loop. |

25-F+i-88 19:05
PAGE 17



NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987) UPI PORT INTERFACE DEMO
UPI (13) Interrupt: Data from CPU


NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:3p 1987)
UPI PORT INJERFACE DEMO
HPCUPI
TL/DD/9976-37

UPI (13) Interrupt: Data from CPU


NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987) UPI PORT INTERFACE DEMO
Processing of First Byte of Command (Code)


NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987) UPI PORT INTERFACE DEMO
Processing of First Byte of Command (Code)


TL/DD/9976-39
25-Feb-88 19:85
PAGE 24
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:38 1987)
UPI PORT INTERFACE DEMO
Timer Interrupt Handler

887
HPCUPI
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
HPCUPI
25-Feb-88 10:05
Timer 11 Interrupt Service Routine

| $\begin{aligned} & 889 \\ & 898 \end{aligned}$ |  |  |  | . form | 'Timer 11 Inter | upt Service Routine' |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 891 | P367 B601999F |  | t1int: | sbit | t1ack, tmmal | ; Acknowledge T1 interrupt |
| 892 | 0368 961C18 | R |  | ifbit | rtcenb, rtevs | ; Check if RTC interrupts are enabled. |
| 893 | D36E 41 |  |  | jp | tlint 1 |  |
| 894 | 936F 57 |  |  | jmpl | kbdchk | ; If not, then go check other events. |
| 895 | B379 8A18 | R | tlint 1 : | decsz | rtcent | ; Decrement interval value. |
| 896 897 | 037254 |  |  | jmpl | kbdehk | ; If interval has not elapsed, then go check |
| 898 | 0373 8C1A1B | R |  | 1 d | rtcent, rtcivl | ; Reload counter value for next interval. |
| 899 | 0376960211 | $R$ |  | ifbit | artc,alert.b | ; Check if CPU has received previous interrupt |
| 989 | 037944 |  |  | jp | tirers | ; request; report error if not. |
| 981 | 19374 968209 | R |  | sbit | artc, alert.b | ; Set Real-Time Interrupt request to main |
| 992 | 037049 |  |  | jp. | kbdchk | - program. |
| 983 | B37E 961088 | R | t1rerr: | sbit | 日, dseve | ; Signal NOTE severity. |
| 904 | 0381 961EPF | R |  | sbit | 7,derrc | : Signal multiple-RTC error. |
| 995 | 10384 96928A | R |  | sbit | adiag, alert.b | ; Request IDIAG interrupt from main program. |
| 997 | -8387 |  | kbdchk: |  |  | ; Check keyboard switches. |
| 998 | 0387 96E310 |  |  | rbit | astts, portbh | ; Enable pushbutton data to Port D. |
| 999 | 1384 B6918488 |  |  | td | A, portd | ; Sample pushbutton switches. |
| 91. | P38E 96E3PD |  |  | sbit | astts, portbh | ; Disable pushbutton data to Port D . |
| 911 | 0391 9BFF |  |  | xor | A, \#x'FF | ; Complement low-order 8 bits of A . |
| 912 | P393 8E17 | R |  | $\times$ | A, swlast | ; Exchange with tast sample. |
| 913 914 | p395 9617DC | R |  | ifeq | A, sulast | Check if the data is stable (same as last sample). |
| 915 | 039841 |  |  | jp | kbint 1 |  |
| 916 | 039949 |  |  | jmpl | tmochk | ; If not, go check other events (if any). |
| 918 | 939A 96180C | R | kbint 1 : | ifeq | A, sulsnt | ; Check if the data differs from the last |
| 919 |  |  |  |  |  | ; pattern sent to the CPU. |
| 920 | 039045 |  |  | jmpl | tmochk | ; If not, go check other events (if any). |
| 921 | 939E 8818 | R |  |  | A,swlsnt | ; Place new pattern in "last sent" location. |
| 923 | ВЗAB 968208 | R |  | sbit | abutton, alert.b | ; Request "BUTION-DATA" interrupt to CPU. |
| 924 |  |  |  |  |  |  |
| 925 |  |  |  |  |  |  |
| 926 | 83A3 |  | tmochk: |  |  |  |
| 927 |  |  |  |  | ; *** Insert any | other RTC events here. *** |
| 928 | 93A3 9459 |  |  | jmpl | tmrret | Return from Timer ti interrupt. |
| 930 |  |  |  |  |  | Return from limer it interrupt. |
| 931 |  |  |  |  |  |  |


NSC ASMHPC，Ver D1－BetaSite（Sep 14 14：30 1987） UPI PORT INTERFACE DEMO
Write to Panel Subroutine
HPCUPI


| abutton | 0900 | Abs | Nutl |  |
| :---: | :---: | :---: | :---: | :---: |
| adiag | 0902 | Abs | Null |  |
| ah | роc9 | Abs | Byte |  |
| al | 98C8 | Abs | Byte |  |
| alcdak | 0803 | Abs | Null |  |
| alert | 0902 | Rel | Word | BASE |
| alerth | 0003 | Rel | Byte | BASE |
| artc | 09091 | Abs | Null |  |
| astts | 0095 | Abs | Null |  |
| avail | 0020 | Rel | Word | RAM 16 |
| b2stp | 0007 | Abs | Null |  |
| b8or 16 | 0904 | Abs | Null |  |
| b8or9 | 0094 | Abs | Null |  |
| beepct | 0919 | Rel | Byte | BASE |
| bfun | POF4 | Abs | Word |  |
| bfunh | OPF5 | Abs | Byte |  |
| bfunl． | D日F4 | Abs | Byte |  |
| bh | QRCD | Abs | Byte |  |
| bl | QPCC | Abs | Byte |  |
| cdata | 9984 | Abs | Null |  |
| chkalt | P1A8 | Rel | Null | ROM 16 |
| cmomp | 0097 | Abs | Null |  |
| cpuad | 0994 | Rel | Word | BASE |
| cpubuf | 0996 | Rel | Word | BASE |
| curemd | P919 | Rel | Byte | BASE |
| dbyte | $091 F$ | Rel | Byte | BASE |
| dcemd | 0929 | Rel | Byte | BASE |
| derrc | DP1E | Rel | Byte | BASE |
| dirah | 08F1 | Abs | Byte |  |
| dirb | 日日F2 | Abs | Word |  |
| dirbh | QRF3 | Abs | Byte |  |
| dirbl | D日F2 | Abs | Byte |  |
| divby | 018E | Abs | Word |  |
| divbyh | 918F | Abs | Byte |  |
| divbyl | Q18E | Abs | Byte |  |
| doeerr | 0097 | Abs | Nult |  |
| dqual | 0921 | Rel | Byte | BASE |
| dseve | QP1D | Rel | Byte | BASE |
| dummy | 8989 | Rel | Word | BASE |
| ei | 0007 | Abs | Null |  |
| eiack | 0982 | Abs | Null |  |
| eicon | 015 C | Abs | Byte |  |
| eimode | 0pal | Abs | Null |  |
| eipol | P989 | Abs | Nul |  |
| enir | Q00p | Abs | Byte |  |
| enu | 0120 | Abs | Byte |  |
| enui | 0122 | Abs | Byte |  |
| enur | 0128 | Abs | Byte |  |
| eri | 0991 | Abs | Null |  |
| eti | 0989 | Abs | Null |  |


| NSC ASMHP <br> UPI PORT <br> Write to | C, Ver Panel |  | $\begin{aligned} & \text { tasite } \\ & \text { Mo } \\ & \text { itine } \end{aligned}$ | (Sep 14 14:30 1987) | HPCUPI | $\begin{array}{r} 25 \cdot \text { feb- } 88 \text { PAGE } 10: 85 \\ 32 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fcbeep | 0332 | Rel | Null | ROM16 |  |  |
| fcinit | B31E | Rel | Null | ROM16 |  |  |
| fcord | 0399 | Rel | Null | ROM16 |  |  |
| fesled | 8327 | Rel | Null | ROM16 |  |  |
| festev | 0323 | Rel | Null | ROM16 |  |  |
| fcsled | 032E | Rel | Null | ROM16 |  |  |
| firstab | 0314 | Rel | Null | ROM16 |  |  |
| firste | P2ES | Rel | Null | ROM16 |  |  |
| frmer | 19896 | Abs | Nuil |  |  |  |
| getent | 0986 | Abs | Null |  |  |  |
| gie | 10909 | Abs | Null |  |  |  |
| hangup | 98089 | Rel | Nut 1 | ROM16 |  |  |
| hextab | 907A | Rel | Byte | ROM16 |  |  |
| hgrst | 986F | Rel | Null | ROM16 |  |  |
| hgupi | ${ }^{\text {2 P P }}$ SE | Rel | Null | ROM16 |  |  |
| hgupi1 | 0069 | Rel | Null | ROM16 |  |  |
| hgupi2 | 0976 | Rel | Null | ROM16 |  |  |
| 12 | 0902 | Abs | Null |  |  |  |
| i3 | 0003 | Abs | Null |  |  |  |
| 14 | 00064 | Abs | Null |  |  |  |
| ibuf | 09F\% | Abs | Byte |  |  |  |
| ille | 0341 | Rel | Nult | ROM16 |  |  |
| ircd | 00004 | Abs | Byte |  |  |  |
| irpd | 0902 | Abs | Byte |  |  |  |
| kbdchk | 0387 | Rel | Null | ROM16 |  |  |
| kbint 1 | 039 A | Rel | Null | ROM16 |  |  |
| lag | 0092 | Abs | Null |  |  |  |
| lastab | 8246 | Rel | Null | ROM16 |  |  |
| lastc | 0234 | Rel | Null | ROM16 |  |  |
| lastcl | 1241 | Rel | Nutl | ROM16 |  |  |
| lcalbuf | 0838 | Rel | Word | Ram16 |  |  |
| tcdfgs | 0.013 | Rel | Byte | BASE |  |  |
| l cdgol | 0171 | Rel | Null | ROM16 |  |  |
| lcdlp1 | 0168 | Rel | Null | ROM16 |  |  |
| (cdnum | 0814 | Rel | Byte | BASE |  |  |
| tedsct | 0.1016 | Rel | Byte | BASE |  |  |
| ledsfg | 0815 | Rel | Byte | BASE |  |  |
| lodsix | 909 E | Rel | Word | BASE |  |  |
| lcinit | 0258 | Rel | Null | ROM16 |  |  |
| (cord | 9224 | Rel | Null | ROM16 |  |  |
| terst | 0224 | Rel | Null | ROM16 |  |  |
| lesic1 | B2C6 | Rel | Null | ROM16 |  |  |
| Lesic2 | 0291 | Rel | Null | ROM16 |  |  |
| Insicd | 028C | Rel | Null | ROM16 |  |  |
| usicv | 0274 | Rel | Null | ROM16 |  |  |
| lcsled | 12088 | Rel | Null | ROM16 |  |  |
| lcvelk | P9D1 | Abs | Null |  |  |  |
| levs | 0812 | Rel | Byte | BASE |  |  |
| ledclk | 0986 | Abs | Null |  |  |  |
| mainlp | blas | Rel | Null | ROM 16 |  |  |


| minit | 0191 | Rel | Null | ROM16 |
| :---: | :---: | :---: | :---: | :---: |
| noint | 0365 | Rel | Null | ROM 16 |
| numexp | 0011 | Rel | Byte | BASE |
| obuf | PPEA | Abs | Byte |  |
| pnlclk | 0297 | Abs | Null |  |
| palrs | DOP3 | Abs | Nul |  |
| portah | PRE1 | Abs | Byte |  |
| portb | OPE2 | Abs | Word |  |
| portbh | OPE 3 | Abs | Byte |  |
| portbl | QPE2 | Abs | Byte |  |
| portd | 0194 | Abs | Byte |  |
| porti | 8908 | Abs | Byte |  |
| portp | 0152 | Abs | Word |  |
| portph | 0153 | Abs | Byte |  |
| portpl | 0152 | Abs | Byte |  |
| psw | QRCO | Abs | Hord |  |
| pundh | 0151 | Abs | Byte |  |
| purndl | 0150 | Abs | Byte |  |
| pumode | 0150 | Abs | Word |  |
| $r 1$ | 0184 | Abs | Word |  |
| r2 | 186 | Abs | Word |  |
| r3 | 818A | Abs | Word |  |
| r4 | 0142 | Abs | Word |  |
| r5 | 8146 | Abs | Hord |  |
| r6 | 114A | Abs | Word |  |
| r7 | 914E | Abs | Nord |  |
| rbfl | 0991 | Abs | Null |  |
| rbit9 | 0903 | Abs | Nutl |  |
| rbuf | 0124 | Abs | Byte |  |
| rdrdy | 0901 | Abs | Null |  |
| rdwait | 0405 | Rel | Nutl | ROM16 |
| rtcent | 0018 | Rel | Byte | BASE |
| rtcenb | DP90 | Abs | Null |  |
| rtcivl | Q91A | Rel | Byte | BASE |
| rtevs | pe1c | Rel | Byte | BASE |
| runsys | B19F | Rel | Null | ROM16 |
| sio | 9006 | Abs | Byte |  |
| sk | 0986 | Abs | Null |  |
| slcd | 0145 | Rel | Null | ROM16 |
| sled | 0184 | Rel | Null | ROM16 |
| sndbtn | 0102 | Rel | Null | ROM16 |
| sndiag | 01E4 | Rel | Null | ROM16 |
| sndl ak | B1CA | Rel | Null | ROM16 |
| sndrtc | 91C2 | Rel | Null | ROM16 |
| so | 0005 | Abs | Null |  |
| sram | 00064 | Rel | Null | ROM16 |
| sraml 1 | 09C7 | Rel | Null | ROM16 |
| sraml 2 | 09CF | Rel | Null | ROM16 |
| srfsh | 9880 | Rel | Null | ROM16 |
| sskint | 0002 | Rel | Null | ROM16 |




### 4.3 Two Demo Programs (NS32CG16 Source Code)

The following two programs run on the NS32CG16 CPU, and exercise the functions implemented in the HPC firmware.
One thing to note in this software is that the interrupt service routines are not written as such; they are simple subroutines called by the actual service routines, which are contained within a modified version of the MON16 monitor program. The reasons for modifying MON16 were two-fold:

1. There is no RAM in the application system within the first 64 k of the addressing space. The presence of RAM there is necessary for MON16 to support custom interrupt handlers without internal modification.
2. The HPC requires use of the "RETT 0 " instruction, rather than "RETI", to return from maskable as well as nonmaskable interrupts.
Given these two constraints, it was considered most useful to modify MON16 to contain a set of interrupt service routines, which would then use a set of addresses in RAM (a table at address "vex") to call custom interrupt servers as standard subroutines. An interrupt service routine calls its custom subroutine after saving the dedicated registers and the general registers, R0, R1 and R2 on the stack.
The symbol "vex" is defined externally, and must be declared to match the address used by the modified MON16. Details of the modified MON16 are available from National Semiconductor Corporation, Microprocessor Applications

Group or the Microcontroller Applications Group, phone (408) 721-5000. These modifications are also a standard part of the MONCG monitor program for the NS32CG016 microprocessor.

### 4.3.1 Panel Exerciser Program

This program for the NS32CG16 CPU exercises several functions of a panel consisting of the following:

- A two-line ( 8 chars. per line) LCD panel, arranged horizontally into a single 16-line display.
- A speaker, activated by the BEEP command.
- Six pushbuttons, which are presented by the !BUTTONDATA interrupt to the CPU as follows:

Keyboard Status Byte

| 0 | PB6 | PB5 | PB4 | 0 | PB2 | PB1 | PB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- Five LED's, activated in the SEND-LED command by the following bits:


## LED Control Byte

| - | - | LD5 | LD4 | LD3 | LD2 | LD1 | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The intended layout for the front panel is as shown below. (Please pardon the apparently haphazard assignment of the pushbuttons and LED's; this was dictated by the nature of the module we used for developing this application.)


The locations shown with asterisks on the LCD panel above will display an asterisk character while the corresponding pushbutton below it is depressed. (The number above each LCD location indicates its cursor address in hexadecimal.)

Each time a pushbutton (except PB2) is pressed, the corresponding LED indicator above it is toggled. Rather than toggling an LED, PB2 causes a BEEP command to be issued. The program starts up the panel with the LCD display blank, and LED's LD1 and LD2 on.


GNX Series 32000 COFF ASSEMBLER Version 2.5 6/6/88
Page: 2





TL./DD/9976-57


### 4.3.2 Real-Time Clock Display Program

This program (rtc.s) enables the Real-Time Clock interrupts from the HPC, and counts them to generate a display of elapsed time on the LCD panel.

GNX Series 32000 COFF ASSEMBLER Version 2.5 6/6/88 Page: 1


```
GNX Series32A@g COFF ASSEMBLER Version 2.5 6/6/88 Page: 2
```




## The HPC as a Front-End Processor

## ABSTRACT

This application note covers the use of the National Semiconductor HPC46083 High-Performance microController as a front-end processor to collect and block data from RS-232 (serial) and Centronics (parallel) ports for a Host CPU (a typical application being an intelligent graphics-oriented printer). This application note builds on Application Note AN-550 (UPI Port); the result being a program that implements a versatile front-end processor for a National NS32CG16 CPU.

### 1.0 INTRODUCTION

In Application Note AN-550, "A Software Driver for the HPC Universal Peripheral Interface Port", we saw how a National Semiconductor HPC46083 microcontroller can be connected and programmed to perform intelligent peripheral functions for a host CPU; our example being an application connecting an NS32CG16 CPU through the HPC to a typical front panel.
In this application note, we will expand on the hardware and the driver software presented there in order to implement a very useful function for a high-performance microcontroller: that of a front-end processor for data collection. To demonstrate a real-world application for this kind of function, we implement here an intelligent interface to a Centronics-style parallel input port and an RS-232 serial port, typical of a graphics-oriented printer.

### 2.0 THE FRONT-END PROCESSOR FUNCTION

As systems start to support higher data rates, one of the ever-present challenges is to minimize the interrupt processing load on the CPU, which can become intolerable if the CPU must process each character received in a separate interrupt. Since the character transfer task is typically so simple (reading a character from an input port and placing it into a memory buffer), it is often the case that the unavoidable context switch time associated with the interrupt outweighs the time spent processing the input character. In addition, the communication task may not be the CPU's highest priority: for example, in band-style laser printers the CPU must keep up with the paper movement; it can neither rerun an image nor stop the paper. The communication rate therefore suffers; even printers running from a Cen-tronics-style parallel port are typically unable to accept data faster than 4 k characters per second.
The traditional technique for overcoming this obstacle is to implement Direct Memory Access (DMA) for the communication ports. This is, however, quite a large investment in hardware, requiring an external DMA controller chip and more sophisticated bus structures to support it. In other words, it may be acceptable for a computer system, but it is overly expensive for an embedded controller application. Also, the response time required of the CPU can still be stringent, especially in implementing flow control to pace the character rate from the external system presenting the data.
The HPC46083 microcontroller, however, allows a much more cost-effective approach to the problem. As a peripheral, it interfaces to the CPU much as any peripheral controller
would. In the application documented here, it buffers up to 128 characters before interrupting the CPU, thus dropping the CPU input interrupt processing frequency by over two orders of magnitude, while allowing a character input rate of over $20 \mathrm{~kb} / \mathrm{sec}$.

### 2.1 Data Transfer Technique

The benefit provided by a front-end processor is derived from the efficiency it adds to the process of getting data into the CPU's data buffer; that is, how much of the CPU's processing time gets dedicated to this task.
The efficiency is provided by two means:

1. Reduction of interrupt overhead. By interrupting the CPU only once every 100 characters, the overhead per character becomes virtually negligible.
2. Elimination of error testing overhead. If the CPU were communicating with a UART directly, it would have to poll for error conditions on each character. In our implementation, there are two interrupt vectors for data transfer: one for good data (which transfers a block of data), and one for bad data (which transfers one character and its error flags). The good data interrupt routine, then, which is invoked almost exclusively, contains a very simple inner loop. After reading the character count from the HPC, all that the CPU needs to do is:

- Move a character from the HPC's OBUF register to the current destination address. No time is wasted polling the HPC status; the hardware synchronization technique described in Application Note AN-550 handles this.
- Increment the destination address. (Checking against buffer limits could be done here, but is more efficiently handled outside the inner loop).
- Decrement the character count and test it; loop if nonzero.
The HPC firmware also supports this technique by guaranteeing that the reporting of character errors (and BREAK conditions) is synchronized with good data, so that the CPU can tell exactly where in the data stream the error occurred.


### 2.2 Logic Replacement

Front-end processing tasks by no means use up the HPC's capabilities in a system. In our application, the HPC also serves as the CPU's only interrupt controller, allowing a large number of vectors with no additional hardware. It performs additional control tasks such as dynamic RAM refresh request timing, front panel control and real-time clock functions given in Application Note AN-550 with inexpensive interfacing. In a single 4 kbyte program developed in our group, we were also able to add an interface to an inexpensive serial EEPROM device (connected directly to the MICROWIRE/PLUSTM port of the HPC) and to a laser-printer engine for non-imaging control functions, and we also implemented a higher-resolution event timing feature. (These are topics for future application notes, however, and are not dealt with here.)
To summarize, then, the HPC not only can provide front-end processing functions, but can pay for itself by replacing other logic in the system.

### 3.0 HARDWARE

The following sections refer to the schematic pages included. We will discuss here only the portions involving the Centronics Parallel and RS-232 Serial ports. See Application Note AN-550 for details of the other connections shown (the UPI port and front-panel functions).

### 3.1 The Centronics Parallel Port

The Centronics port was implemented on the connector designated J5. Most of the interface is diagrammed on Sheet 4 of the schematic.

### 3.1.1 Control Inputs

Pin 1 of the J5 connector receives the Data Strobe (STROBE) input, which signals the presence of valid data from the external system. On Sheet 4, in area C5, this signal appears from the connector. It is filtered using a Schmitt trigger (a spare 1488 RS-232 receiver chip), and is then presented to the HPC (Sheet 3) as interrupt signal 14.
Pin 31 is the Input Prime signal ( $\overline{\text { PRIME }}$ ), which is asserted low by the external system in order to reset the interface. It appears on Sheet 4 in area D5, and is filtered in a similar manner. It is then gated with the signal ENPRIME from the Centronics Control Latch, and the resulting signal is presented to the HPC on pin *EXUI, which is the External UART Interrupt input. The gating is used to prevent confusion between UART and PRIME interrupts: while the Centronics port is selected, only PRIME causes interrupts, and while the RS-232 port is selected, this gating keeps $\overline{\text { PRIME }}$ interrupts from being asserted.

### 3.1.2 Data Inputs

Eight data bits, from J 5 pins 2 through 9, appear in areas B8 and C8 of Sheet 4. They are latched into a 74LS374 latch on the leading edge of the STROBE signal (note the inversion through the Schmitt receiver on STROBE). The latch is enabled to present data to the HPC's Port D pins by the signal ENCDATA, which comes from HPC pin B12. Note that Port D is also used for inputting pushbutton switch data from a front panel.

### 3.1.3 Control Outputs

The Centronics control and handshake signals are presented by loading the Centronics Control Latch (Sheet 4, area B4) from the HPC's pins A8 through A15 (Port A Upper) using as a strobe the signal CCTLCLK from HPC pin P2.
Pin 10 of connector J5 is the Centronics Acknowledge ( $\overline{\mathrm{CACK}})$ pulse, which is used to signal the external system that the HPC is ready for the next byte of data. This is one of the two handshake signals used to pace data flow. It is initialized high by the HPC, and is pulsed low when required.
Pin 11 is the Centronics Busy (CBUSY) signal, which is generated by the flip-flop on Sheet 4, area C3. It is set directly by a STROBE pulse, and is also loaded from the Centronics Control Latch whenever the HPC finishes reading a byte of data (rising edge of ENCDATA). This will clear CBUSY under normal conditions, allowing the external system to send another byte of data.

Five additional signals, whose functions vary significantly from printer to printer, are presented on connector J 5 from the Centronics Control Latch. These are:
Pin 13, which generally indicates that the printer is selected.
Pin 12, which indicates that the printer needs attention (for example, that it is out of paper).
Pin 32, which indicates a more permanent or unusual problem (lamp check or paper jam).
Pins 33 and 35 , which vary more widely in use.
These five pins are manipulated by commands from the CPU; the HPC simply presents them as commanded.

### 3.1.4 Other Signals

Pin 18 of the Centronics port connector receives a permanent +5 V signal (area B2 of Sheet 4), and a set of other pins (middle of Sheet 2 ) are connected permanently to ground.

### 3.2 The RS-232 Serial Port

The serial port (on connector J6) makes use of the HPC's on-chip UART and baud rate generator; very little off-chip hardware is required. The entire RS-232 circuit appears on Sheet 3 of the schematic.
This port is implemented in a way typical of printers, and so there are no sophisticated handshaking connections. The interface looks like an RS-232 DTE device: Connector J6 pin 2 is transmitted data (out) and pin 3 is received data (in). The RS-232 data input appears in area B8 of Sheet 3, as signal RXD. After the RS-232 receiver, it is presented on the HPC's UART input pin (I6). Note that this pin can be monitored directly as a port bit; this enables the HPC to check periodically for the end of a BREAK condition without being subjected to a constant stream of interrupts for null characters.
The Data Set Ready signal (DSR) is received from pin 6 of J6, and presented on HPC pin 17, where it can be monitored by the HPC firmware.
The Request to Send signal (RTS) is a constant high level placed on J6 pin 4.
Transmitted data (TXD) is presented from the HPC's UART output pin (BO), through a buffering gate, to an RS-232 driver, and then out on J6 pin 3. The buffering gate would be unnecessary if the CMOS 14C88 driver were being used, but the gate was a spare and allowed cost savings using the less expensive TTL 1488 chip.
Data Terminal Ready (DTR) is simply presented from a programmable port pin of the HPC (pin B1). It is buffered through a spare inverter, and then presented to RS-232 connector J6 pin 20 through an RS-232 driver. As with the UART output, the buffering would be unnecessary with the 14C88 type of RS-232 driver; however, note that the HPC firmware would have to be modified slightly due to the resulting polarity difference on the pin.
J6 pins 1 (Frame Ground) and 7 (Signal Ground) are, of course, grounded, as shown in this sheet also.


## Notes: (Unless otherwise specified)

1. All capacitance values in microfards, 50 V .
2. All resistor values in Ohms, $1 / 4 \mathrm{~W}, 5 \%$.




### 4.0 PROTOCOL

The command and interrupt protocol is a superset of that implemented for Application Note AN-550. The two commands SELECT-CENT and SELECT-UART are added to select and initialize each of the communication ports (Centronics or RS-232). The CPU can exercise control over data buffering by the commands FLUSH-BUF, CPU-BUSY, CPU-NOT-BUSY and SET-IFC-BUSY. It can set Centronics port error flags and status using SET-CENT-STS, and it can test for RS-232 status using the TEST-UART command. The HPC also allows the CPU to send characters out on the RS232 port using the SEND-UART command.
New interrupts presented by the HPC are !DATA, which transfers up to 128 bytes of buffered data to the CPU, !PRIME and !UART-STATUS, which inform the CPU of port status changes, and !DATA-ERR, which reports in detail any error ocurring in characters received. The interrupt !ACKUART is presented to the CPU to acknowledge that the SEND-UART command has been completed.
Note that the command codes for the front panel functions have been changed. Their formats, however, have not changed, nor have their functions, except that the INITIALIZE command now performs a disconnection function on the RS-232 and Centronics ports.

### 4.1 Commands

The first byte (command code) is sent to address FFFCO0, and any argument bytes are then written to address FFFE00. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Except where noted, the CPU may send commands continuously without waiting for acknowledgement interrupts from previous commands.
00 INITIALIZE This command has two functions. The first INITIALIZE command after a hardware reset (or RESET-HPC command) enables the !RTC and !BUTTON-DATA interrupts. Both data communcation ports are set to their "Busy" states until a "SELECT" command is sent. The INITIALIZE command may be re-issued by the CPU to de-select both communication ports, and to either start or stop the !RTC interrupts. There is one argument:
RTC-Interval: One-byte value. If zero, IRTC interrupts are disabled. Otherwise, the !RTC interrupts occur at the interval specified (in units of 10 ms per count).
01 SELECT-CENT Select the Centronics port and set it ready, using the timing sequence specified by the supplied ACK-Mode argument. Data from the port is enabled, and the !PRIME interrupt is also enabled. Arguments:

ACK-Mode: one byte in the format:

where the Timing field is encoded as: $00=$ BUSY falling edge occurs after $\overline{\mathrm{ACK}}$ pulse.
$01=$ BUSY falling edge occurs during ACK pulse.
$10=$ BUSY falling edge occurs before $\overline{\text { ACK }}$ pulse.
and the $L$ bit, when set, requests Line Mode. It suppresses the removal of BUSY and the occurrence of the $\overline{\mathrm{ACK}}$ pulse when the buffer is passed to the CPU. To fully implement Line Mode, this mode should be used with Pass-Count $=1$ and Stop-Count $=1$, and the CPU must use the SET-CENT-STS command to acknowledge each character itself.
Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One byte.
Stop-Count: Number of characters in buffer before HPC tells the external system to stop. One byte.
Note that the buffer is a maximum of 128 bytes in length, in this implementation.
Requires INITIALIZE command first.
02 SELECT-UART Select Serial port and set it ready, according to supplied arguments. Requires INITIALIZE command first. Arguments are:
Baud: Baud rate selection. One Byte containing.
$0=300$ baud
$1=600$ baud
$2=1200$ baud
$3=2400$ baud
$4=4800$ baud
$5=9600$ baud
$6=19200$ baud
$7=38400$ baud
$8=76800$ baud
Frame: One byte, selecting character length, parity and number of stop bits.

| Value | Data Bits | Parity | Stop Bits |
| :---: | :---: | :---: | :---: |
| 0 | 8 | Odd | 1 |
| 1 | 8 | Even | 1 |
| 2 | 8 | None | 1 |
| 3 | 8 | None | 2 |
| 4 | 7 | Odd | 1 |
| 5 | 7 | Even | 1 |
| 6 | 7 | Odd | 2 |
| 7 | 7 | Even | 2 |

Flow: One byte, bit-encoded for handshaking and flow control modes:


DSR: $1=$ the HPC disables the UART receiver while the DSR input is inactive.
DTR: Polarity of DTR output, and whether it is used as a flow-control handshake.
$00=$ Permanently low (negative voltage).
$01=$ Permanently high (positive voltage).
$10=$ Handshaking: low means ready.
$11=$ Handshaking: high means ready.
XON: $1=$ the HPC performs XON/XOFF flow control.
Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One byte.
Stop-Count: Number of characters in buffer before HPC tells the external system to stop. One byte.
Note that the buffer is a maximum of 128 bytes in length, in this implementation.
Requires INITIALIZE command first.
03 (reserved)
04 FLUSH-BUF
No arguments. Flush HPC data communication buffer to CPU. Any data in the buffer is immediately sent to the CPU (using the IDATA interrupt). This command triggers the IDATA interrupt only if the buffer contains at least one byte. Requires INITIALIZE command and SELECT command first.
05 CPU-BUSY No arguments. Indicates that the CPU cannot accept any more data (the CPU's data buffer is full). This suppresses the !DATA and !DATAERR interrupts. Requires INITIALIZE command and SELECT command first.
06 CPU-NOT-BUSY No arguments. This undoes a previous CPU-BUSY command, and indicates that the CPU can now accept more data from the HPC. Requires INITIALIZE command and SELECT command first.
07 SET-IFC-BUSY "Set Interface Busy". No arguments. Commands the HPC to immediately signal the external system to stop
sending characters. This status is removed only by performing a SELECT command. Requires INITIALIZE command and SELECT command first.
08 SET-CENT-STS "Set Centronics Port Status". Loads Centronics latch from the supplied argument byte. Argument is eight bits, which must be encoded as follows:

| ENPRIME | CX2 | $\overline{\text { FAULT }}$ | CALL | SELECT | BUSY | CX1 | $\overline{\text { ACK }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The $\overline{A C K}$ bit should always be a " 1 ". The CPU must use the BUSY bit to generate an $\overline{A C K}$ pulse: if the BUSY bit is zero, the $\overline{A C K}$ signal will be automatically pulsed low, then high, (regardless of the previous states of BUSY and $\overline{\mathrm{ACK}}$ ).
Requires INITIALIZE command and SELECT-CENT command first.
09 SET-CONTRAST The single argument is a 3-bit number specifying a contrast level for the LCD panel ( 0 is least contrast, 7 is highest contrast). There is no response interrupt. Does not require INITIALIZE command first.
This writes a string of up to 8 bytes to the LCD panel. Arguments are:
flags: A single byte, containing the RS bit associated with each byte of data. The first byte's RS value is in the least-significant bit of the FLAGS byte.
\#bytes: The number of bytes to be written to the LCD display.
byte[1]-byte[\#bytes]: The data bytes themselves.
The HPC determines the proper delay timing required for command bytes ( $\mathrm{RS}=0$ ) from their encodings. This is either 4.9 ms or $120 \mu \mathrm{~s}$.
The response from the HPC is the !ACK-SEND-LCD interrupt, and this command must not be repeated until the interrupt is received. This command does not require an INITIALIZE command first.
OB SEND-LED The singe argument is a byte containing a " 1 " in each position for which an LED should be lit.
There is no response interrupt, and this command does not require the INITIALIZE command first.
$O C$ BEEP No arguments. This beeps the panel for approximately one second. No response interrupt. If a new BEEP command is issued during the beep, no error occurs (the buzzer tone is extended to one second beyond the most recent command). Does not require INITIALIZE command first.

OD SEND-UART The single one-byte argument is sent on the UART port. An acknowledgement interrupt !ACK-UART occurs on completion. This command must not be repeated until the interrupt is received. Requires INITIALIZE and SELECT-UART commands first.
OE TEST-UART Triggers a !UART-STATUS interrupt. This command must not be repeated until the interrupt is received. No arguments. Requires INITIALIZE and SELECT-UART commands first.
A5 RESET-HPC
Resets the HPC if it is written to address FFFCOO. It may be written at any time that the UPI port is ready for input; it will automatically cancel any partially-entered command. The CPU's Maskable Interrupt must be disabled before issuing this command.
After issuing this command, the CPU should first poll the UPIC register at address FD0000 to see that the HPC has input the command (the leastsignificant bit [Write Ready] is zero). It must then wait for at least $25 \mu \mathrm{~s}$, then read a byte from address FFFE00. The HPC now begins its internal re-initialization. The CPU must wait for at least $80 \mu \mathrm{~s}$ to allow the HPC to re-initialize the UPI port. Since part of the RESET procedure causes Ports A and B to float briefly (this includes the CPU's Maskable Interrupt input pin), the CPU should keep its maskable interrupt disabled during this time. It also must not enter a command byte during this time because the byte may be lost.

### 4.2 Interrupts

The HPC interrupts the CPU, and provides the following values as the interrupt vectors for the CPU hardware. The CPU then reads data from the HPC at address FFFE00. All data provided by the HPC must be read by the CPU before returning from the interrupt service routine, otherwise the HPC would either hang or generate a false interrupt. The CPU may poll the UPIC register at address FD0000 to determine when each data byte is ready, or it may simply attempt to read from address FFFE 00 , and it will be held in Wait states until the data is provided by the HPC.
Note: All CPU interrupt service routines, including the NMI interrupt routines, must return using the "RETT 0" instruction. Do NOT use "RETI".

## Vector

00-0F (none)
10 !DATA

11 !RTC

12 (reserved)
13 !PRIME

## 14 (reserved)

15 (reserved)
16 (reserved)
17 !ACK-SEND-LCD

18 !BUTTON-DATA
(Reserved for CPU internal traps and the NMI interrupt.)
Buffer data is being transferred to CPU. This will happen either automatically, at a point defined by the most recent SELECT command, or as the result of a FLUSH-BUF command. It is followed by a one-byte Length (number of characters: current HPC firmware has a range of 1-128), then that number of characters. Enabled by SELECT command after at least one INITIALIZE command.
Real-Time Clock Interrupt. No data returned. Enabled by INITIALIZE command if interval value supplied is non-zero.
Note: This version of HPC firmware issues a non-fatal !DIAG interrupt if the CPU fails to service each !RTC interrupt before the next one becomes pending.

Centronics INPUT PRIME signal has become active. No data returned. Enabled by SELECTCENT command after at least one INITIALIZE command.

This is the response to the SENDLCD command, to acknowledge that data has all been written to Panel LCD display. No other data is provided with this interrupt. Always enabled, but occurs only in response to a SEND-LCD command.
Pushbutton status has changed: one or more buttons have been either pressed or released. The new status of the switches is reported in a data byte, encoded as follows:
Any pushbutton that is depressed is presented as a " 1 ". All other bit positions, including unused positions, are zeroes. The pushbuttons are debounced before being reported to the CPU. This interrupt is enabled by the first INITIALIZE command after a reset.

19 IUART-STATUS

1A !DATA-ERR

UART status has changed. This interrupt occurs only while the UART is selected. A data byte shows the UART's new state:

## Bit Condition

0 (LSB) New state of DSR signal. This causes an interrupt only if DSR monitoring was requested in the last SELECT-UART command. The UART receiver is automatically enabled and disabled by the HPC, so no CPU action is required on receiving this interrupt. If a SELECT-UART command is entered, requesting DSR monitoring, and DSR is inactive, a IUART-STATUS interrupt occurs immediately.

1 This bit is set if a UART BREAK has just ended.
2-7 (unused)
Note 1: If the CPU has issued a CPU-NOTREADY command, this BREAK interrupt may be seen before the IDATA-ERR interrupt that announces the start of the BREAK (and its position in the data stream).
Note 2: The DSR and UART input (BREAK) signals are sampled every 10 ms .

An error has been encountered in data coming from the currently-selected communication port. It is enabled by the first SELECT command after the first INITIALIZE command. Two data bytes are returned:
errchr: One byte containing the character on which the error was seen (this character is NOT placed in the data buffer)
errfgs: Error flags, detailing the error seen:
Bit Error Seen

0 (LSB) (unassigned)
1 (unassigned)
2 UART BREAK condition detected. This may be preceded by one or two framing errors.
3 Error Overflow: More errors occurred than HPC could report (the HPC has no FIFO for error reporting).
4 Buffer Overflow: Flow control failed to stop the external system, and the buffer overflowed.

7 (MSB) Data Overrun: Serial Port only.
If bit 2,3 or 4 is set, the communication port has been automatically shut down by the HPC. The CPU must issue a new SELECT command to re-enable the port
When a character is received with an error, all characters appearing before it in the buffer are automatically flushed before this interrupt occurs. This is done to preserve the error character's position in the data stream. If the CPU decides to ignore the presence of an error, the character may be simply appended by the CPU to the data already in its data buffer. Please note: If the CPU has issued a CPU-NOT-READY command, the flush cannot occur, and this interrupt will not be issued until the flush has occurred.
1B !ACK-UART A CPU character has been sent on the UART, and the UART is ready for another. No data is returned with this interrupt. It is always enabled, but occurs only in response to the SEND-UART command.

1C (reserved)
Dlagnostic Interrupt. This interrupt is used to report failure conditions and CPU command errors. There are five data bytes passed by this interrupt:
Severity
Error Code
Data in Error (passed, but contents not defined)
Current Command (passed, but contents not defined)
Command Status (passed, but contents not defined)
The Severity byte contains one bit for each severity level, as follows:

| $x$ | $x$ | $x$ | $F$ | $x$ | $x$ | $c$ | $N$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

N (Note): least severe. The CPU missed an event; currently only the IRTC interrupt will cause this.
C (Command): medium severity. Not currently implemented. Any command error is now treated as a FATAL error (below).

F (Fatal): highest severity. The HPC has recognized a non-recoverable error. It must be reset before the CPU may re-enable its Maskable Interrupt. In this case, the remaining data bytes may be read by the CPU, but they will all contain the value 1D (hexadecimal). The CPU must issue a RESET command, or wait for a hardware reset. See below for the procedure for FATAL error recovery.
The Error Code byte contains, for non-FATAL errors, a more specific indication of the error condition:


RTC $=$ Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred.
The other bits are reserved for details of Command errors, and are not implemented at this time.
The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.
Note: Except in the FATAL case, all 5 bytes provided by the HPC must be read by the CPU, regardless of the specific cause of the error.
Fatal Error Recovery:
When the HPC signals a !DIAG error with FATAL severity, the CPU may use the following procedure to recover:

1. Write the RESET command (A5 hex) to the HPC at address FFFC00.
2. By inspecting the UPIC register at address FD0000, wait for the HPC to read the command (the $\overline{\text { WRRDY }}$ bit will go low).
3. Wait an additional $25 \mu \mathrm{~s}$.
4. Read from address FFFEOO. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).
5. Wait at least $80 \mu \mathrm{~s}$. This gives the HPC enough time to re-initialize the UPI port.
6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start issuing commands. Since the HPC is still performing initialization, however, the first command may sit in the UPI IBUF register or a few milliseconds before the HPC starts to process it.

### 5.0 SOURCE LISTINGS AND COMMENTARY

### 5.1 HPC Firmware Guide

This section is intended to provide help in following the flow of the HPC firmware. Discussion of features already documented in Application Note AN-550 are abbreviated here; see that application note for details.
The firmware for the HPC is almost completely interruptdriven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever a HPC interrupt routine requests one in its mailbox.
On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This is done for ease of breakpointing, to keep this routine at a constant address as changes are made elsewhere in the firmware.

### 5.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup") that is called when a fatal error is detected by the HPC. This routine is identical to that documented in Application Note AN-550.

### 5.1.2 Initialization

At label "start", entered on a Reset signal or by the RESETHPC command from the CPU, the HPC begins its internal initialization. It loads the PSW register (to select 1 Wait state), and then (at label "srfsh"), it starts the Refresh clock pulses running for the dynamic RAM by initializing Timer T4 and starting it.
At "supi", the UPI port is initialized for transfers between the HPC and the CPU.

At label "sram", all RAM within the HPC is initialized to zero. At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows.
At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers TO-T3 are cleared. This step arbitrarily initializes the UART baud rate to 9600 , but this selection has no effect.
At "scent", the Centronics port is initialized and set up to appear busy to the external system.
At "suart", the HPC UART is initialized for serial data from the external system. The RS-232 DTR signal is arbitrarily set low, which generally means that the printer is not ready. The state of DTR is not actually valid until the first SELECTUART command is received, which selects the handshaking mode.
At "sled", the LED control signals are initialized, and all LED indicators are turned off.
At "stmrs", all timers are loaded with their initial values, and timers T5-T7 are stopped and any interrupts pending from them are cleared.
At "sled", the LCD display is initialized to a default contrast level of 5 , then commands are sent to initialize it to 8 -bit, 2line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl" for each character; the subroutine simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms .
The program then continues to label "minit", which initializes the variables in the HPC's on-chip RAM to their proper contents.
At label "runsys", the necessary interrupts are enabled (from the timers, and from pin I3, which is the UPI port interrupt from the CPU), and the program exits to the Main Program at label "mainlp". Interrupts from the Centronics and UART ports are not enabled until the appropriate SELECT command is received.

### 5.1.3 Main Program (UPI Port Output to CPU)

The Main Program is the portion of the HPC firmware that runs with interrupts enabled. It consists of a scanning loop at label "mainlp" and a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it; the HPC is allowed to write data to the CPU only after interrupting it. Unlike the simpler UPI/Front Panel interface described in Application Note AN-550, this main loop scans two separate variables in on-chip RAM that are set up by interrupt service routines: a word called "alert", and a byte called "bstat" (for "Buffer Status"). Both variables are used to determine whether any conditions exist that should cause an interrupt to the CPU.
The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. The subroutine checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the vector number to the OBUF register. This has the effect of interrupting the CPU (because the pin URDRDY goes low), and the CPU hardware reads the vector from the OBUF register.

If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred: if the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with an incorrect vector.
(Note, however, that the CPU may be interrupted with a Non-Maskable interrupt from a separate source. This simply inserts a pause into the process of reading data from the HPC. Since the HPC is running its main program at this point, with interrupts still enabled, it will not lose data from its communication port under these circumstances.)
The "bstat" byte represents a special case involving the interrupt !DATA to the CPU. This byte shows the main program whether the data communication buffer (which holds data from the external system) is full enough to send its contents to the CPU. If so, the main program calls the subroutine "snddta", which interrupts the CPU, then sends one data byte containing the number of characters to be transferred (currently as many as 128 are possible), and then the characters themselves.
The CPU may, at any time, demand that the HPC transfer all characters that are within its communication buffer. (This is called a "flush" command, which sets one of the bits of the "alert" word, described above.) The HPC, in response, will empty the buffer to the CPU with a !DATA interrupt, even if only one character is left. If the buffer is completely empty, however, the flush command is ignored.
Subroutines called from the Main Program loop are:
sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.
sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.
sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.
sndfsh: performs a Flush operation. If there is data, it jumps to the "snddta" routine to send the contents of the buffer to the CPU. If there is no data, however, this subroutine simply returns without generating an interrupt.
snddta: sends data from the communication buffer to the CPU. It may be entered for one of three reasons:

1. the communication buffer is full enough that it must be sent automatically to the CPU.
2. a Flush command has been received from the CPU. (The bit "aflush" in the ALERT word is set.)
3. an error has been detected on a character received from the external system. This causes an internal Flush request, so that all good characters are sent to the CPU before the bad character is reported. This case is also different because it does not flush the entire buffer, but only up to the point of the error. The limit is held in the variable "fshlim".

The subroutine sends a "length" byte (from variable "numout", sampled from "numchr", which is maintained by the communication interrupt routines). This indicates how many characters will be transferred. The subroutine next sends the characters themselves. It then updates the buffer status variables in on-chip RAM, to indicate how many characters were removed.
Depending on other status of the selected communication port, this subroutine may re-enable communication on the port if it was stopped (for example, if the buffer was too full to accept more data until the "snddta" routine emptied it). This is done at label "sdstp".
sndprm: interrupts the CPU because the INPUT PRIME signal on the Centronics parallel port was activated by the external system. No data is transferred by this interrupt.
sndust: interrupts the CPU to report a change in UART status. This interrupt may also be triggered by the CPU using the TEST-UART command.
snderr: interrupts the CPU to inform it that a character with an error was received. The character and a byte containing error flags are transferred to the CPU.
snduak: interrupts the CPU in response to a SEND-UART command, to acknowledge that the requested character has been sent on the UART transmitter, and that it is ready to transmit another character.
sndiag: interrupts the CPU to inform it of a !DIAG interrupt condition, when it is of NOTE severity. (Other IDIAG conditions are handled at label "hangup".)

### 5.1.4 UPI Port Input from CPU (Interrupt I3)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Apart from the existence of additional commands, the structure of this routine is identical to that of Application Note AN-550. We document here the labels and functions involved in this larger application.

## Command Processing Routines



### 5.1.5 Centronics Commmunication

This task is triggered by each edge of the Centronics port STROBE signal. This signal is detected by the HPC on the 14 interrupt line. On the leading edge of STROBE, the character is input to the data communication buffer. This edge also sets the BUSY signal, by hardware action. On the trailing edge, the BUSY flag is affected by the HPC firmware. If the HPC is ready to receive more characters, the BUSY signal is cleared and the $\overline{A C K}$ signal is pulsed. If the HPC is not ready to receive more data, it leaves the BUSY signal high, which prevents the external system from sending more characters.
The Centronics port $\overline{\text { STROBE }}$ handler is at label "cenint". It first determines whether a falling or rising edge was detected on the STROBE signal. If the leading (falling) edge was detected, then it jumps to label "cstrbl"; otherwise it jumps to label "cstrbt" to process a trailing edge.
At label "cstrbl", the character is placed in the next available position of the communication buffer, if the buffer is not already full. (If it is already full, then it is processed as an error, as discussed below.) Then some tests are performed:

If the buffer is not full enough to pass data to the CPU, then the routine exits by jumping to label "cenlex", where it prepares to detect the trailing edge of STROBE. Otherwise, it sets the "pass" bit in the variable "bstat", which requests the main program to send data to the CPU, and then it continues.
If the buffer is not full enough to tell the external system to stop sending characters, then the routine exits by jumping to "cenlex". Otherwise, it sets the "stop" bit in variable "bstat", indicating that the external system has been stopped, and it also sets the "cbusy" flag in variable "cps", which will prevent the Centronics BUSY and $\overline{A C K}$ signals from being changed when the STROBE pulse ends. The routine continues.

If the buffer has become completely full, then the "full" bit in "bstat" is set, indicating that any more characters received will trigger an error. Character processing then continues at label "cenlex".
At "cenlex", the Centronics Control Latch is set (temporarily) to force the BUSY signal high, because it should not become low until the STROBE pulse ends. The 14 pin, which detects the STROBE signal, is then re-programmed to detect the trailing edge (rising edge at the Centronics connector, but falling edge at pin 14 due to an inverting buffer). If the trailing edge already has occurred, then this reprogramming will set another interrupt pending immediately. There is, however, a possibility that the strobe edge could occur simultaneously with the reprogramming, with unknown results. For this reason, the STROBE signal is sampled by the firmware, and if the pulse has already completed, then instead of returning from the interrupt it jumps immediately to interrupt routine "cstrbt", which processes the trailing edge.
The code at label "cstrbt" is entered whenever either a trailing edge interrupt is detected on pin 14 (STROBE), or the leading edge interrupt routine jumps to it. It reprograms the 14 pin to detect a leading edge again, clears the 14 interrupt
(which is automatically cleared only on interrupt service), then jumps to the "setcen" subroutine, which manipulates the BUSY and $\overline{A C K}$ signals appropriately, according to the contents of the "cps" variable and the selected $\overline{\text { ACK }}$ timing mode in variable "ackmd".

### 5.1.5.1 Centronics Error Handling

A buffer overrun error is processed at label "cenerr". This is the only kind of character error that can happen on a Centronics interface, and it would be due to an incorrect connection or a software error.
For internal firmware debugging purposes, the "cps" variable bit "cbusy" is again set to ensure that the Centronics interface will keep the BUSY signal set.
If an error is already waiting to be reported (bit "aerr" of variable "alert" is already set), then this is a "multiple error" condition, and cannot be fully reported. Instead, at label "cenmer", the bit "errovf" in variable "erfgs" is set. This variable is sent to the CPU when the error is reported. Also, the 14 interrupt is disabled, to prevent any further STROBE interrupts until a new SELECT-CENT command is received from the CPU.
If no error is waiting to be reported, then bit "aerr" of variable "alert" is set, requesting the main program to generate an !ERROR interrupt to the CPU. Further data is provided to be passed to the CPU:
variable "errfgs" is initialized to indicate only a buffer overrun error.
variable "errchr" is loaded with the character that was received and could not fit in the buffer.
Because the received character is reported with the error interrupt, and because no data is lost yet, the Centronics port is not disabled by this condition.

### 5.1.6 UART Communication

UART communication is performed by the UART interrupt routine at label "uarint". After pushing the required registers onto the stack, the routine determines which interface is selected. If it is the Centronics port, the only cause of the interrupt is the INPUT PRIME signal, and the HPC jumps to label "uarprm" (see Background Processing/Monitoring Tasks, below). If the UART port is selected, then it is due to either a receiver or a transmitter interrupt (and the INPUT PRIME is gated so that it cannot be presented).

### 5.1.6.1 UART Output

At label "uarout", a transmitter interrupt has been received. If the bit "icpu" in variable "ups" is set, this means that the character just transmitted was a character sent by a CPU SEND-UART command, and the CPU is notified by requesting the !ACK-UART interrupt from the Main Program.
The subroutine "setuar" is now called, to determine whether any more characters need to be sent, either for XON/XOFF handshaking or because the CPU has requested the HPC to send another character. If so, another character is sent by "setuar", and the UART transmitter interrupt remains enabled. If not, the "setuar" routine disables the transmitter interrupt.

### 5.1.6.2 UART Input

At label "uartin", an interrupt has been generated by the UART receiver. This means that a character is available to be placed into the Communication Buffer.
The first action taken by the HPC is to read the receiver status register ENUR (which contains the 9th data bit and the Data Overrun and Framing Error error flags), then it reads the character itself from the RBUF register. The ENUR register is saved temporarily in variable "enrimg" for future processing, but is also held in the Accumulator, which is used here to "accumulate" error flags. The HPC then prepares to check for a parity error.
Parity checking is not a hardware feature of the HPC's UART, so a bit-table lookup is performed using the "X,[B].b" addressing mooe of the IFBIT instruction. This addressing mode is similar to NS32000 bit addressing, in that it aliows one to address up to 64 kbits (addressed from the contents of the $X$ register) from a base address given in the $B$ register. By placing the character to be checked into the $X$ register, and pointing the $B$ register at a properly constructed table (labels "evntbl" and "oddtbl'), a parity error can be detected in a single IFBIT instruction (see for example label "u8dopr").
After loading the $X$ and $B$ registers, a multi-way branch is performed (jid), which branches to one of 8 labels depending on the character framing mode variable "uframe" (which is loaded by the SELECT-UART command). Each mode handles parity differently: labels "uiod8" and "uiev8" check for odd or even parity, respectively, including 9 character bits ( 8 data plus 1 parity) to make the test. Labels "uiod7" and "uiev7" include only 8 bits ( 7 data plus 1 parity). Label "nopar" handles the cases where no parity is included in the character frame. Also within these routines, a decision is made whether a Framing Error seen in the character is also a Break condition: if two consecutive characters are seen with framing errors with all zeroes in their parity and data fields, then the second character is reported as a Break character as well as having a framing error. If, at label "uinpok", no errors have been flagged in the Accumulator, the routine branches to label "uingd" to place the character into the Data Communication Buffer for the CPU. If errors have been discovered, then the character is instead reported to the CPU using the !DATA-ERR at label "uinerc".
The "uingd" portion of this routine is very similar to the portion of the Centronics input routine that places characters into the buffer for the CPU. A different mechanism is used for flow control, of course, to stop the external system if the buffer becomes full.
At label "uinerc", a check is made to determine whether the CPU has received the last character error reported. If not, this is a "multiple error" condition, handled at label "uinmce". If so, then this is reported as a new error at label "uin1ce". The error character and its error flags are provided to the Main Program in the mailboxes "errchr" and "errfgs", and the bit "aerr" in variable "alert" is set to request that a !DATA-ERR interrupt be sent to the CPU.
On a multiple-error condition, the new error flags are ORed with the old ones, handshaking is used to stop the external
host system from sending more characters, and the UART receiver is automatically disabled. The CPU must issue a new SELECT-UART command to re-enable it.
Another pair of routines report an error if the buffer overflows. This error is reported at label "uin1ef" if no other error report is pending, or at label "uinmef" if this is a multiple error condition. On a multiple error, an attempt is made to stop the external host system from sending characters, and the UART receiver is disabled until the CPU issues a SELECT-UART command. (A single error does not disable the receiver, because no data has been lost yet: the IDATA-ERR interrupt reports the character with the error report.)

### 5.1.7 Buffer Status Reporting

For internal debugging purposes, four unassigned signals from the LCD Contrast Latch are updated to show the status of the buffer. While the buffer is full enough to pass to the CPU, one bit of the latch (IC 25G, pin 12) is high. While the buffer is full enough that the external system should stop, pin 15 is high. While the CPU is not ready to receive data from the CPU, pin 16 is high. If a buffer overrun condition occurs, and data is lost, or if any fatal error occurs (with a hexadecimal code appearing on the LCD display), then pin 19 goes high. The code that handles these bits is flagged with the word "DEBUG" in the comment field.

### 5.1.8 Background Processing/Monitoring Tasks

These are tasks that are not triggered directly by CPU commands.
Real-Time Clock (T1) Timer T1 is loaded with a constant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer T1 interrupt occurs (labels "tmrint", "t1poll", "t1int"), and the realtime interrupt is enabled, the variable "rtcont" is decremented to determine whether a !RTC interrupt should be issued to the CPU. If so, the bit "artc" in the "alert" word is set, requesting the main program to send a !RTC interrupt to the CPU. The main program, at label "sndrtc", interrupts the CPU. No other data is passed to the CPU.
At label "kbdchk" the panel pushbutton switches are also sampled. This process is described fully in Application Note AN-550.
At label "dsrchk", the state of the UART DSR flag is checked if the UART is selected and DSR monitoring mode has been requested by the CPU. If it has changed, this routine requests the Main Program to issue a !UART-STATUS
interrupt to the CPU. The UART receiver is also enabled and disabled by the state of this signal if DSR monitoring has been requested. (The CPU does not have to react to the interrupt for normal operation, but might wish to record its occurrence.)
At label "brkchk", if the UART is selected, and a BREAK has been detected, the UART data input pin is polled to determine whether the BREAK condition has ended. If a BREAK has ended, then this routine requests the Main Program to issue a !UARTSTATUS interrupt to the CPU.

Centronics INPUT PRIME When the EXUI pin on the HPC is activated, and the Centronics port is selected rather than the UART, the UART service routine (at label "uarprm") sets bit "aprime" in the "alert" variable, requesting the main program to send a !PRIME interrupt to the CPU. The Centronics port is internally flagged (in the "cps" variable) as being "busy", and the Centronics Control Latch is updated to set the BUSY signal high. The UART interrupt is then disabled until a SELECT-CENT command is received from the CPU. In the main program, the !PRIME interrupt is sent to the CPU at label 'sndprm". No other data is sent.

### 5.2 HPC Firmware Listing

\# Centronics Port input / checksum calculation / LCD output.
\# Accepts up to 1024 characters on Centronics port,
\# accumulates 8-bit checksum, and on receiving Ctrl-D,
\# displays checksum on LCD display.
.glob] start,main
.globl dataint,rtcint,primeint
.globl lcdint
. globl swint,ustisint,errint,uvrint
.globl diagint.badint
.set hpcctrl,0XFFFCOO \# HPC Control/Status I/O location.
.set hpcdata,0xFFFEOO \# HPC Data I/O location.
.set hpcpoll,0xFD0000 \# HPC Poll address (UPIC).
.set cr,0xD
.set 1f.0xA
.set ctrlD.'D'-0x40
start:
\# Fill interrupt vector locations.


```
run
    bispsry $0x800 # Enable interrupts from HPC.
main: # Main program starts here.
```



```
typout:
    bicpsry $0x800
    Mecksu out on LCDS
    # Disable interrupts.
    cbitb $0,poutflg # Clear LCD output acknowledge flag.
    movb $0xA,hpcctrl # Send-LCD command.
    movb $0x6,hpcdata
    movb $3,hpcdata
    movb $0xl,hpcdata # Clear panel LCD's.
    movzbd ckdata,ro # Send first hex character.
    lshd $-4,r0
    movb asctab[r0:b],ro
    movb ro,hpcdata
    movzbd ckdata,r0 # Send second hex character.
    andb $0xF,r0
    movb asctab[ro:b],ro
    movb ro,hpcdata
    bispsry $0x800 # Re-enable interrupts.
pnlout: tbitb $0,poutflg
    bfc pnlout
    movgb 0,ckdata
    movd sdatabuf,dat1ptr
    movd datoptr,rl
    br mvait # Close loop: infinite.
    ret 0 # End of main program.
maindat: # Data for Main Program.
datiptr: .double databuf # Pointer to Data Buffer area.
datoptr: .double databut # Pointer to Data Buffer area.
poutflg: .byte 1 # UART Output Ready.
ckdata: byte 0 # Accum. checksum.
asctab: .byte '0','1','2','3','4','5','6','7'
```

```
        .Dyte '8','g','a','b`,'c','d','e','f'
databur: .blkb 1024 # vata buffer area.
    # Start of Interrupt Service Routines.
    # Invoked by ROM interrupt service. Registers RO..K2 are already
    # saved, but no ENTER instruction has been performed yet.
dataint: # Interrupt 0xi0. Comm Buffer ready.
    movzbd hpcdata,ro # Get character count from HPC.
    movd datiptr,rl
datalp: movb hpcdata,O(rl) # Loop: get character from HPC,
    addgd l,rl # increment buffer address,
    acbd -1,r0,datalp # decrement count and loop.
    movd rl,datiptr
    ret 0
rtcint: # Interrupt 0xll. Real-Time Clock.
    movb $4,hpcctrl # Send Flush-Buf command to HPC.
    ret 0
primeint: # Interrupt 0xi3. Centronics PRIME.
    movb $1,npectrl
    movb $l,hpcdata
    movb $l00,hpcdata
    movb $120,hpcdata
    ret 0
ICdint: # Interrupt 0x17. LCD data written.
    sbitb $0,poutflg
    ret 0
swint: # Interrupt 0x18. Pushbutton event.
    Dr badint
    ret 0
usttsint: # Interrupt 0x19. UART Status chanqe.
    br badint
    ret 0
errint: # Interrupt 0x1A. Error detected.
    br badint
    ret 0
uvrint:
                            # Interrupt 0xlB. UART Write ack.
    Dr Dadint
    ret 0
diagint: # Interrupt OxlD. Diagnostic.
```

```
        movb hpcdata,r0
        movb npcdata,r0
        movD hpcdata,r0
        movb npcdata,ro
        movb hpcdata,r0
        ret 0
```

badint: \# Trap for unimplemented interrupts.
ret 0
\# UART Port input / checksum calculation / UART output.
\# Accepts up to 1024 characters on UART port,
\# accumulates 8-bit checksum, and on receiving Ctrl-D,
\# displays checksun by sending out on RS-232 port.
.globl start,main
.globl dataint,rtcint, primeint
.globl ledint
.globl swint,usttsint,errint,uwrint
.globl diagint,badint
.set hpcctrl,0xFFFC00 \# HPC Control/Status I/O location.
.set hpcdata,0xFFFE00 \# HPC Data I/0 location.
set hpcpoll,0xFD0000 \# HPC Poll address (UPIC)
.set $\mathrm{Cr}, 0 \times \mathrm{D}$
.set lf,0xA
.set ctrlD,'D'-0x40
start:
\# Fill interrupt vector locations.



```
        ret 0
maindat: # Data for Main Program.
datiptr: .double databuf # Pointer to Data Buffer area.
datoptr: .double databuf # Pointer to Data Buffer area.
uoutflg: .byte 1 # UART Output Ready.
ckdata: .byte 0 # Accum. checksum.
asctab: .byte '0','1','2','3','4','5','6','7'
    .byte '8','g','a','b','c','d','e','f'
databuf: .blkb 1024 # Data buffer area.
    # Start of Interrupt Service Routines.
    # Invoked by ROM interrupt service. Registers RO..R2 are already
    # saved, but no ENTER instruction has been performed yet.
dataint: # Interrupt 0x10. Com Buffer ready.
    movzbd hpcdata,rO # Get character count from HPC.
    movd datiptr,rl
datalp: movb npcdata,O(rl) # Loop: get character from HPC,
    addqd l,rl # increment buffer address,
    acbd -1,ro,datalp # decrement count and loop.
    movd rl,datiptr
    ret 0
rtcint: # Interrupt 0xll. Real-Time Clock.
    movb $4,hpcctrl # Send Flush-Buf command to HPC.
    ret 0
primeint: # Interrupt 0xl3. Centronics PRIME.
    br badint
    ret 0
lcdint: # Interrupt 0x17. LCD data written.
    br badint
    ret 0
svint: # Interrupt 0xl8. Pushbutton event.
    br badint
    ret 0
usttsint: # Interrupt 0xl9. UART Status change.
    br badint
    ret 0
errint: # Interrupt 0x1A. Error detected.
    br badint
```


.title CEHTUART,'HPC FIRMWARE: CENTRONICS/UART PORTS'
program centuart.asm version 1.0 05/22/88
; Copyright (C) 1988 by National Semiconductor Corp.



National Semiconductor Corporation
; (* and copied only in accordance with the terms of such license *)
; (* and with the inclusion of the above copyright notice. This
*)
;(* softvare or any other copies thereof may not be provided or *)
i(* othervise made available to any other person. No title to and *)
; (* ovnership of the softvare is hereby transferred. *)
; (* The information in this software is subject to change vithout *)
i(* notice and should not be construed as a comitment by National *)
; (* Semiconductor Corporation. *)
;(* *)
;(* National Semiconductor Corporation assumes no responsibility *)
; (* for the use or reliability of its software on equipment *)
; (* configurations which are not supported by National *)
; (* Semiconductor Corporation. *)
;(* *)

; Derived fron hpcupi.asm file. Hovever, commands have
; berived fron hpcupi, asm file. hovever, comands have
; upvard conpatible.
; Adds commands and interrupts to support input, buffering,
; handshaking and mode selection for an RS-232 port and
; a Centronics-style parallel port.

|  | . form | ' Decla | ons: Register Addresses' |
| :---: | :---: | :---: | :---: |
| psw | = | x'CO: w | ; PSW register |
| al | = | $x^{\prime} \mathrm{CB}$ : b | ; Lov byte of Accumulator. |
| ah | $=$ | x'C9:b | ; High byte of Accumulator. |
| bl | = | $x$ x'CC:b | ; Low byte of Register B. |
| bh | $=$ | $x^{\prime} \mathrm{CD}: \mathrm{b}$ | ; High byte of Register B. |
| $\times 1$ | $=$ | $x$ 'CE: ${ }^{\text {d }}$ | ; Low byte of Register X . |
| xh | $=$ | $x^{\prime} C F: b$ | ; High byte of Register X. |

enir $=\quad x$ Do:b
irpd $=\quad x^{\prime} D 2: b$
ircd $=\quad x$ 'D4:D
s10 $=\quad x^{\prime} D 6: b$
porti $=$ x'D8:D


| 13 | $=$ | 3 | ; | enir, irpd, | ircd |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | = | 4 | ; | enir, irpd, | ircd |
| tars | = | 5 | ; | enir, irpd |  |
| uart | = | 6 | ; | enir, irpd |  |
| el | $=$ | 7 | ; | enir, irpd |  |
| dsr | = | 7 | ; | porti only: | poll UART |
| uvmode | $=$ | 1 | ; | ircd |  |
| uvdone | $=$ | 0 | ; | irpd |  |
| tbint | $=$ | 0 | ; | enu |  |
| rbfl | = | 1 | ; | enu |  |
| b8or9 | $=$ | 4 | ; | enu |  |
| xbit9 | = | 5 | ; | enu |  |
| wakeup | $=$ | 2 | ; | enur |  |
| rbit9 | $=$ | 3 | ; | enur |  |
| frmerr | $=$ | 6 |  | enur |  |
| doeerr | $=$ | 7 | ; | enur |  |
| et1 | = | 0 | ; | enul |  |
| eri | = | 1 | ; | enui |  |
| xtcle | = | 2 | ; | enul |  |
| xrclk | = | 3 | ; | enul |  |
| b2stp | = | 7 | ; | enui |  |
| vrrdy | = | 0 |  | upic |  |
| rdrdy | = | 1 | ; | upic |  |
| 1 la | = | 2 | , | upic |  |
| upien | $=$ | 3 | ; | upic |  |
| b8orl6 | $=$ | 4 | ; | upic |  |
| totie | $=$ | 0 | ; | tmedl |  |
| topnd | = | 1 | ; | tomal |  |
| toack | = | 3 | ; | tmadl |  |
| tltie | = | 4 | ; | tmadl |  |
| tlpnd | = | 5 | ; | tmand |  |
| tlstp | = | 6 | ; | tmadl |  |
| tlack | = | 7 |  | tmindl |  |
| t2tie | = | 0 |  | tmadh |  |
| t2pnd | $=$ | 1 | ; | trandh |  |
| t2stp | $=$ | 2 | ; | tmadh |  |
| t2ack | $=$ | 3 | ; | tmadh |  |
| t3tie | = | 4 |  | tmadh |  |
| t3pnd | = | 5 | ; | tmindh |  |
| t3stp | = | 6 | ; | tmadh |  |
| t3ack | $=$ | 7 |  | tmman |  |
| t4tie | $=$ | 0 | ; | puadl |  |
| t4pnd | = | 1 | ; | pwadl |  |
| t4stp | = | 2 | ; | pundl |  |
| t4ack | = | 3 | ; | pvadl |  |
| t5tie | = | 4 |  | pumdl |  |
| t5pnd | = | 5 |  | pradl |  |
| t5stp | $=$ | 6 | ; | puadl |  |
| t5ack | = | 7 |  | puadl |  |
| t6tie | = | 0 |  | pvendh |  |
| t6pnd | = | 1 | ; | pwadh |  |
| t6stp | = | 2 | ; | preadh |  |
| t6ack | = | 3 |  | puadh |  |
| t7tie | = | 4 |  | pumdh |  |



```
numchr: .dsb l ; Number of characters currently in data buffer.
cadin: .dsb 1 ; Current input byte address in data buffer
    ; (first empty loc.).
cadout: .dsb 1 ; Current output byte address in data buffer.
pascnt: .dsb l ; Number of characters before data buffer full enough to
    ; transmit to CPU.
stpcnt: .dsb 1 ; Number of characters before host system is told to stop
numout: .dsb l ; Number of data characters (total) being sent to CPU in
    ; current transfer.
cntout: .dsb 1 ; Number of data characters remaining to be sent to CPU in
    ; current transfer.
Dstat: .dsb 1 ; Buffer Status byte.
cps: .dsb 1 ; Centronics Port Status byte
    ; (image of control signals).
ackmd: .dsb 1 ; Acknowledge Timing Mode: Position of ACR/ pulse edges
    ; on Centronics port relative to BUSY falling edge.
curcmd: .dsb l ; Current command byte from CPU being processed.
numexp: .dsb 1 ; Number of parameter bytes expected before conmand processing
    ; begins.
lcvs: .dsb l ; Image of LCD Voltage (Contrast) latch setting; needed with
    ; LCD RS (PAUXO) signal coning from this latch.
fshlim: .dsb l ; Flush limit count: used to limit number of characters passed
    ; to CPU when an error report is pending.
errchr: .dsb l ; Holds character on which an error vas detected.
errfgs: .dsb l ; Holds error flags associated vith error character.
lcdfgs: .dsb 1 ; Holds flag bits for characters sent to Panel LCD display.
lcdnum: .dsb l ; Number of characters to be sent to LCD display.
lcdsfg: .dsb l ; Flag bits associated with characters in LCD String Buffer.
lcdsct: .dsb l ; Counter for characters being sent to LCD display from String
    ; Buffer.
svlast: .dsb 1 ; Last-sampled switch values.
svlsnt: .dsb 1 ; Last switch values sent to CPU.
beepct: .dsb l ; Beep duration count. Counts occurrences of T0 interrupt.
uframe: .dsb 1 ; Frame mode for UART.
uflov: .dsb l ; Flov control mode for UART.
ups: .dsb 1 ; UART Status byte.
uschr: .dsb l ; UART Send Character: from CPU.
uinchr: .dsb 1 ; UART Input Character: character last received from UART.
enrimg: .dsD l ; UART ENUR register image in memory.
rtcivl: .dsb l ; Real-Time Clock Interval (units of 10 milliseconds).
rtccnt: .dsb l ; Real-Time Clock Current Count (units of 10 milliseconds).
rtevs: .dsb 1 ; Events to check for on Timer Tl interrupts.
ustat: .dsb l ; UART status for CPU.
dsevc: . dsb 1 ; Diagnostic Interrupt: Severity Code.
derrc: .dsD 1 ; Diagnostic Interrupt: Error Code.
dbyte: .dsb 1 ; Diagnostic Interrupt: Error Byte.
dccmd: .dsb 1 ; Diagnostic Interrupt: Current Command.
dqual: .dsb 1 ; Diagnostic Interrupt: Qualifier (Command Status).
; * Addresses 0040-00BF are reserved for the Data Communication Buffer
; (128 bytes).
; BIT POSITIONS
; Bits in BSTAT byte (Data Communication Buffer Status):
pass= 0 ; Data is ready to be passed to the CPU.
passng= 1 ; Indicates that some of the data in the buffer is being
    passed to the CPU.
stop=2 ; Indicates that host has been requested to stop transmitting.
```

cpubsy $=3$; Indicates that CPU is not able to receive any more data.
ifcbsy= 4 ; Indicates that the interface is considered busy by CPU.
full= 5 ; Indicates that the interface 13 completely full. Any nore
characters vill overflow it.
Bits in CPS (Centronics Port Status byte)
cack $=0 \quad$; ACR/ Strobe.
cauxl= 1 ; AUXOUT1 Signal.
cbusy= 2 ; BUSY Signal.
cselct $=\quad 3$; SELECT Signal.
ccall=4 ; CALL Signal.
cfault $=\quad 5$; FAULT/ Signal.
caux2= 6 ; AUXOUT2 Signal.
enpra $=7$; 1 enables IMPUT PRIME/ interrupt from Centronics port.
; Bits in ACKMD (Centronics Acknovledge Mode byte)
; (Bits 0 and 1 give tiaing relationship between BUSY and ACK/.)
clinnd= $\quad 2 \quad 1=$ Centronics Line Mode. Buffer limits must also both be 1.
; (Other bits unassigned.)

|  | : ALERT status vord (lov-order byte) bits: |  |
| :--- | :--- | :--- |
| aflush | $=$ | 0 |$\quad ;$ Flush Data Buffer.

    ; ERRFGS error flags byte sent to CPU vith !BAD-DATA interrupt:
    doe $=7$; Data Overrun Error on UART.
frm= 6 ; Framing Error on UART.
par $=5$; Parity error on UART.
bufovf= 4 ; Buffer Overflow condition (flow control did not vork).
errovf= 3 ; Error Overflov condition. Two or more errors occurred
so close together that the first error could not be
reported before the second error occurred. Detalls
of the second error are lost.
brk $=2$; Break condition detected in addition to Framing error.
; (Other bits not defined.)
; CURCMD byte: Current CPU command. The lover 5 bits contain a code
; in the range $0-10$ (hex). The upper two bits contain
further information about comand collection:
Cademp $=7$; Bit 7 (MSB) of curcmd $=1$ means that no comand is being
getcnt $=\quad ; \quad$ processed and $\quad$; Bit 6 of curcmd $=1$ means that the count is being received
; for a variable-length comand.
; LCVS byte: LCD Voltage (Contrast) Latch memory iaage.
Contains voltage value in its least-significant 3 bits,
RS signal to LCD controller in bit 3 , and debugging
information in its top 4 bits.
pnirs $=3$; Bit 3 is (inverted) RS signal to panel.
; UPS byte: Status of UART output and flow control.

```
usel= 7 ; Uhen set, means that UART port is selected.
mcend= 6 ; Receiver disabled due to multiple character error.
brkmd= 5 ; BREAK signal has been detected and is still active; receiver
    disabled.
onebrk= 4 ; One character which is possibly a BREAR has been seen.
icpu= 3 ; When set, means that CPU should be informed of next UART
    ; transmitter interrupt.
schr= 2 ; Request to send a character from uschr location (from CPU).
cus= l ; Current UART status: 1 = stopped.
luss= 0 ; Last UART Status Sent: Indicates vhat the external system
    ; thinks the UART's status is.
```


dsrb $=0 \quad ; 1=$ characters received while DSR low vill not be accepted.
dsrflg= ; USTAT byte: Status of UART reported to CPU.
brkflg= 1 l = End of BREAR condition detected.

.sect STACK,RAM16,REL : On-chip RAM in addresses 0lC0-01FF.
stackb: $\quad$ dsv 16 Space for 8 words beyond
; interrupt context.
$\begin{array}{lll}\text { avail: .dsv } & 12 & \text {; Spare portion of this space. } \\ \text { lcdbuf: } & \text {.dsv } \quad 4 \quad \text { LCD String Buffer. }\end{array}$
.form 'Code Section'
.sect CSECT,ROM16,REL ; Code space. (On-chip ROM)
; Declarations of subroutines called by one-byte JSRP instruction.
.spt rdwait ; Waits for CPU to read a value from UPI port.
.spt $\quad$ rpal $\quad$ Writes to LCD panel (for initialization only).
; Progran starts at label "start" on reset. This routine is the fatal
; error handler, located here for convenience in setting breakpoint.
hangup: rbit gie,enir ; Fatal error: signal it and halt.
sbit 7,lcvs ; Signal error on most-significant bit of
sbit pnlrs,lcvs ; Select comand mode for LCD controller.
ld
sbit
rbit lcvelk,portbh ; then low to load it.
Clock LCD Contrast Latch high.
sbit t6stp,pwadh :
rbit t6tie,pvadh ; Set up Timer T6 for non-interrupt use.
nop
rbit t6pnd,pwadh ; Clear Pending bit.

```
    pop 0.w ; Get error address from stack.
    ld sp.w.#stackb ; In case of stack underflow, re-initialize SP.
    1d A,#x'0l
    jsrl urpnl ; Clear LCD panel.
    rbit pnlrs,lcvs ; Set up panel for data.
    1d portah,lcvs ; Place error on Port A for latch.
    sbit lcvclk,portbh ; Clock LCD Contrast Latch high.
    rbit lcvclk,portDh ; then lov to load it.
    ld A,l.b ; Process first character of return address.
    svap A
    and A,#x'0F
    1d A,hextab[A].b
    jsrl wrpnl ; Display it on LCD panel.
    ld A,l.D ; Process second character of return address.
    and A,#x'0F
    ld A,hextab[A].D
    jsrl vrpnl ; Display it on LCD panel.
    ld A,O.D ; Process third character of return address.
    3vap A
    and A,#X'0F
    ld A,hextab[A].b
    jsrl vrpnl ; Display it on LCD panel.
    ld A,O.b ; Process last character of return address.
    and A,#x'OF
    ld A,hextab[A].b
    jsrl urpnl ; Display it on LCD panel.
hgupi: ifbit rdrdy,upic ; Check to see if OBUF register is full.
    ld obuf,#vdiag ; If not, fill it with !DIAG vector
    ifbit i3,1rpd ; Check for UPI data ready.
    jp hgupil
    jp hgupi
ngup11: ifeq ibuf,#x'A5 ; Check for RESET command.
    jp hgrst
    jp hgupi2
hgrst: ifbit lao,upic
    jp hgupi2
    jmpl xreset ; If so, then go reset the HPC.
                            ; This is part of the outer loop, vaiting for
                            the RESET command.
hgupi2: ld Irpd,#x'F7 ; Clear the UWR detector,
    jp hgupi ; and keep looking. This is an
                            ; infinite loop until RESET is seen.
hextab: .byte '0','1','2','3','4','5','6','7'
    .byte '8','9','A','B','C','D','E','F'
    .form 'Hardvare Initialization'
start: ld psw.b,#x'08 ; Set one WAIT state.
srfsh: ; Start dynamic RAM refreshing,
    ; as quickly as possible.
    sbit t4out,portpl ; Trigger first refresh
    sbit t4stp,pwndl ; Stop timer T4 to
    ; allov loading,
```

```
    ld t4,#B ; then load it.
    rbit t4stp,puadl ; Start timer T4.
    sb1t t4tfn,portpl ; Enable pulses out.
    ld r4,#8 ; Load R4.
sup1: ; Set up UPI port.
    ld upic,#x'18 ; 8-Bit UPI Mode
    ; enabled.
    sbit uvrrdy,bfunh ; Enable UWRRDY/ out.
    sbit uvrrdy,dirDh
    Id A,ibuf ; Empty IBUF register,
    ; in case of false trigger.
    sbit urdrdy,bfunh ; Enable URDRDY/ out.
    sbit urdrdy,dirbh
    i2,ircd ; Detects rising edges.
    1d irpd,#x'FB ; Clear any false interrupt
    ; due to mode change.
    sbit 13,ircd ; Detects rising edges.
    1d irpd,#x'F7 ; Clear any false interrupt
    ; due to mode change.
sram: ; Clear all RAN locations.
    ; Clear Basepage bank:
    BR,#x'0000,#x'00BE ; Establish loop base and limit.
sramll:
    xs A,[B+].V
    jp sramll
                            ; Clear Non-Basepage bank:
    1d BR,#X'01CO,#X'01FE ; Establish loop base and limit.
sraml2:
    xs A,[B+].V
    jp sraml2
sskint: ; Set up Stack and remove
    ; individual interrupt enables.
    1d sp.v,#stackb+2 ; Move stack to h1gh
    bank of on-chip RAM
    ld stackb.v.thangup ; Safeguard against
        ; stack underflow.
        enir,#x'00 ; Disable interrupts
                        individually.
tminit:
    ld t0con,#x'08
    ld tmmode,#x'4440 ; Stop timers T1, T2, T3.
    1d divby,#x'0055 ; UART set to 9600 Baud.
    1d tmmode,#x'CCCB ; Clear and disable timer
        tmmode,#x'CCCB ; Clear and disable
scent:
                        Set up Centronics parallel
        port.
    1d
    sbit
    sbit
    ; Enable multiplexed outputs
    astts,portbh ; Enable and remove ENASTTS/ signal.
    astts,dirbh
```

```
    sbit cdata,portbh ; Enable and remove ENCDATA/ signal.
    sbit cdata,dirbh
    cps,#x'25 ; Set up Port A data for
    ; Centronics Control.
    ; Send to Centronics latch and to Busy flag,
    ; Set up I4 interrupt on
    sbit 14,ircd ; CINTR/ (rising edge).
    ld Irpd,#x'EF ; Clear any false interrupt
    ; caused by mode change.
suart:
    txd,bfunl ; Enable TXD output.
    txd,dirbl
    dtr.portbl ; Set up DTR signal. (State is arbitrary:
        low typically means not ready.)
    sbit dtr,dirbl ; Enable it as an output pin.
    ld enu,#x'0 ; 8-bit Mode.
    1d enur,#x'0 ; Clear Wake-Up Mode.
    ld enui,#x'80 ; Internal baud; 2 stop
    ; bits; no interrupts.
sled: ld portah,#x'FF ; Set up to turn off LED's.
    rbit ledclk,portbh ; Start vith LEDCLX lov,
    sbit ledclk,dirbh ; (enable output),
    sbit ledcik,portbh ; then high,
    rbit ledclk,portbh ; then lov again.
stmrs: ; Set up remaining timers.
    (T1-T3 already stopped
        and pending bits cleared
        at tminit above.)
    tl,#12287 ; Tl runs at 10-millisecond real-time interval.
    r1,#12287
    : Timer remains stopped, and interrupt
    ; disabled, until IHITIALIZE command.
    pvmode,#x'4440 ; Stop timers T5-T7.
    Wait for valid PND
        bits.
    Clear and disable
        interrupts from all
    PWM timers.
    r6,#X'FFFF ; No modulus for LCD Display Ready timer.
        t7,#204 ; Set T7 to underflov at 6 KHz rate
        r7,#204 ; (= 3 KHz at pin).
        t7tfn,portph ; Disable beep tone to panel speaker.
        t7stp,pvedh ; Start T7 running.
slcd:
        ; Set up LCD display.
        ; Requires use of timer T6, so
        ; appears after timer initialization.
            ; First, set up LCD contrast.
        1d
    lcvs,#x'OA ; Initialize memory image of LCD Voltage
    ; latch, containing RS (PAUXO) bit also.
```

```
            ld portah,lcvs ; Arbitrary initial contrast level of 5,
        and RS/ (PAUXO/) is high (="command").
            rbit lcvcik,portbh ; Start with LCVCLK lov,
                sbit lcvclk,dirbh ; (enable output)
                sbit lcvclk,portbh ; then high,
                rbit lcvclk,portbh ; then lov to get it into LCV latch.
                            ; Initialize PNLCLR (Panel "E" signal).
    sbit pnlclk,portbl ; Start with PNLCLK high
sbit pnlclk,dirbl ; (enable output).
                    ; Wait for vorst-case command
                execution time (4.9 ms, twice), in case
                a panel command vas triggered while
                    ; PNLCLR vas floating.
    sbit t6ack,pwmdh ; Clear T6 PND bit.
    ld t6,#13000 ; Set T6 to twice 4.9 milliseconds.
    rbit t6stp,pvadh : Start timer T6.
lcdlpl: ifbit t6pnd,pwndh ; Wait for T6 PND bit
            jp lcdgol
            jp lcdlpl
lcdgol: sbit t6stp,pvmdh ; Stop timer T6.
        sbit t6ack,pwndh ; Clear T6 PND bit.
                    ; Reset Panel controller (per Hitachi HD44780
                        User's Manual).
                    ; (Panel RS signal was set
                    ; in LCD Contrast initialization above,
                    ; so no change needed here to
                    ; flag these as a commands.)
1d A,\#X'38 ; Send "8-Bit Mode, 2 Lines" command: one;
        jsrl vrpnl
        ld A,#x'38 ; tvo;
        jsrl vrpnl
        ld A,#x'38 ; three;
        jsrl vrpnl
        ld A,#x'38 ; four times.
        jsrl vrpnl
        ld A,#x'08 ; Disable display.
        jsrl wrpnl
        1d A,#x'01 ; Clear display RAM.
        jsrl wrpnl
            ; Initial default mode settings.
        1d A,#x'06 ; Set mode to move cursor to the right, no
        jsrl wrpnl ; automatic shifting of display.
        ld A,#X'0E ; Enable display: non-blinking cursor mode.
        jsrl vrpnl
; CONTINUES TO MAIN PROGRAN INITIALIZATION
    .form 'Main Program Initialization'
min1t:
        ; Once-only initializations.
```


chkdta:

; No data transfer; just trigger interrupt and continue.
sndlak:
rbit alcdak,alert.b : Clear aLERT bit.
jsrl rdvait ; Check that UPI interface 13 ready. ; If not, loop until it is.

1d obuf,\#vlcdak ; Load LCD-Acknowledge vector into OBUF for CPU.
ret ; Return to main loop.
.form 'Main: Send Pushbutton Status to CPU'
sndbtn:
jsrl rdvait ; Check that UPI interface is ready. ; If not, loop until it is.

1d obuf,\#vbutton : Load BUTTON-DATA vector into OBUF for CPU.
jsrl rdwait : Check that UPI interface is ready. ; If not, loop until it is.
rbit gie,enir ; *** Begin Indivisible Sequence ***
1d Obuf,svisnt ; Load Pushbutton Data Byte into OBUF for CPU.
rbit abutton,alerth.b ; Clear ALERT bit.
sbit gie,enir ; *** End Indivisible Sequence $k * *$
ret ; Return to main loop.
.form 'Main: Send Data from Data Buffer to CPU'
; Trashes A, B, R (linit), and C flag. May trash X in future.
; Buffer Flush request serviced here.
sndfsh:
rbit aflush, alert.b ; Reset Flush request.
ifeq numchr,\#0 ; If no characters to send, just return,
ret ; else go to Send Data routine.
japl snddta
; Automatic Pass condition serviced here.
snddta:
ifbit aerr, alerth.b ; Check for a communication or buffer error.
jp chxflin ; If so, there is a limit on the number of characters to send. Investigate further.
jp sndd : Else, go ahead and perform automatic pass.
chkfln: ifeq fshlin, 0 : Here, a flush linit is in effect due to an
ret ; error condition. Check that the liait is
; non-zero before initiating the pass. If
; zero, then simply return without passing.
snddl jsrl rdvait ; Check that UPI interface 13 ready.
; If not, loop until it is.
1d obuf,\#vdata ; Load DATA vector into OBUF for CPU.
jsrl rdvait ; Check that UPI interface is ready
(CPU has acknowledged DATA interrupt).
; If not, loop until it is.


.fore 'Main: Report a UART DSR change or END OF BREAR'
sndust:
jsrl rdvait ; Check that UPI interface is ready.
; If not, loop until it is.
1d obuf,\#vustat ; Load UART-STATUS vector into OBUF for CPU.
jsrl rdwait ; Check that UPI interface $1 s$ ready.
; If not, loop until it is.
rbit gie,enir ; * INDIVISIBLE SEQUENCE *
rbit austat,alerth.b ; Clear ALERT bit.
1d obuf, ustat ; Load UART Status Byte into OBUF for CPU.
rbit brkflg,ustat ; Clear END OF BREAR indication.
sbit gie,enir ; * END INDIVISIBLE SEQUENCE *
ret ; Return to main loop.
.form 'Main: Report a Data Error Condition to CPU'
snderr: : Send DATA-ERR interrupt to CPU.
rbit aerr,alerth.b ; Clear ALERT b1t.
jsrl rdvait ; Check that UPI interface is ready.
If not, vait until it is.
ld obuf,\#verr ; Load DATA-ERR vector into OBUF for CPU.
jsrl rdvait ; Check that UPI interface is ready.
; If not, vait until it is.
ld obuf,errchr ; Give CPU the offending character.
jsrl rdvait $\quad$ Check that UPI interface is ready.
; If not, vait until it is.
1d obuf,errfgs ; Give CPU the error flags.
ret ; Return to main prograw loop.
. form 'Main: Send UART Acknovledge interrupt to CPU'
snduak:
; Send ACR-UART interrupt to CPU.
rbit auack,alerth.b ; Clear ALERT bit.
jsrl rdvait ; Check that UPI interface is ready.
; If not, loop until it is.
Id obuf,\#vuack : Load ACR-UART vector into OBUF for CPU.
ret ; Return to main program loop.
.forn 'Main: Send Diagnostic Interrupt to CPU'
sndiag:
jsrl rdvait ; Wait for UPI interface ready.
ld obuf,\#vdiag ; Load vector into OBUF for CPU.
jsrl rdvait ; Wait for UPI interface ready.
rbit gie,enir ; *** Begin Indivisible Sequence $\boldsymbol{*}^{*}$ *
ld obuf,dsevc ; Transfer Severity Code.
ld dsevc,\#0 ; Clear it.
1d A, derrc $\quad$ Get Error Code.
1d derrc, \#o ; Clear it.
rbit adiag,alerth.b
Clear ALERT bit.
sbit gie,enir ; *** End Indivisible Sequence ***


## ; Process INITIALIZE Command.

leinit: ld rteva, \#x'01 : Enable only Real-Time Clock interrupta, but

1d rtcent, cpubuf.b; Put argument into Real-Time
ifeg rbit $1 d$ sbit rbit jsrl 1d ld 1d 1d 1d 1d cpubuf.b,\#0; disable them again if rtcenb, rtevs ; the command argument is zero. rtcivi, cpubuf.b ; Put argument into Real-Time Clock interval. rtccnt, cpubuf.b; Put argument into Real-Time tltie,tmadl ; Enable Timer Tl interrupt, if not already enabled. tlstp,tmadl ; Start timer, if not already running.
lcibuf ; Initialize buffer parameters. alert.v,\#0 ; Set no events pending. acknd,\#1 ; BUSY vill fall during ACK/ pulse. errchr, $\# 55$; Arbitrary fill for error character. errfgs,\#0 ; Clear error detail flags. sviast, \#0 $\quad$ : Set up initial switch values. svlsnt, \#0 ; (Both current and last sent)
; Reset Centronics port: Busy

| incent: | 1d cps,\#X'25 | Initialize Centronics port status |
| :---: | :---: | :---: |
|  |  | in memory. (Busy, and PRIME interrupt disabled; othervise normal.) |
| jsrl | setcen | Send to Centronics Control Latch. |
|  | ; | Reset UART port: Busy |
| Inuart: | and enui, $\quad \mathrm{Xx}$ 'FC | ; Disable UART by clearing enables on UART-generated interrupts (except EXUI/, which is connected to INPUT PRIME/.) |
| $1 d$ | ups,\#x'03 ; | Flag UART as busy and not selected. |
| 1 d | A,rbuf | Clear out spurious characters. |
| 1 d | A, enur | Clear out spurious error flags. |
| japl | upvret | Return. |
| leibuf: | ; Called | Internal subroutine to initialize buffer status. also from SELECT commands. |
| $1 d$ | nuschr,\#0 ; | Clear count of characters received. |
| 1 d | cadin,\#botad ; | Next character in from coms port goes to first byte of buffer. |
| 10 | cadout, \#botad : | Next port data character out (to CPU) comes from first byte of buffer. |
| 1d | numout,\#0 ; | No characters being sent to CPU. |
| $1 d$ | cntout,\#0 ; | No characters being sent to CPU. |
| 1 d | bstat,\#0 ; | Set buffer ready to receive. |
| and | lcvs,\#x'0F ; | (DEBUG: Initialize LCV latch high bits.) |
| 1d | portah,lcvs |  |
| sbit | lcvelk, portbh |  |
| rbit | lcvelk, portbh |  |
| ret |  | Return. |

## ; Process SELECT-CENT command.

lcselc: and enui,\#x'FC ; Disable UART by clearing enables on



## : Process SET-CENT-STS Command.

1cscst:
1d cps, cpubuf.b ; Load Centronics Port Status from byte provided by CPU.
jsrl setcen ; Perform ACK/if nev status calls for it.
jmpl upuret

| ; Process SET-CONTRAST Command. |  |  |
| :---: | :---: | :---: |
| lcslcv: | 1d A, cpubuf.b | ; Load LCD Voltage latch (Contrast) from byte supplied by CPU. |
| comp | A | (3-bit value is in complemented form.) |
| and | A, \#X'07 | Use only lover three bits. |
| and | lcvs,\#x'F8 | Clear field in memory image. |
| or | lcvs,A.b | Merge nev field into image. |
| 1 d | portah, lcvs | Place on Port A (input to latch). |
| sbit | lcuclk,portbh : | Clock latch. |
| rbit | lcvelk, portbh |  |
| jmpl | upuret |  |

; Process SEND-LCD Comand.
lcslcd: ifbit getcnt, curcmd ; Check for first or second collection jepl lcslcl ; phase.

| 1csic2: | ; C | ; Second phase: begins execution of the LCI and. |
| :---: | :---: | :---: |
| 1d | ledbuf.v, cpubuf.v | Copy CPU buffer to LCD string buffer. |
| 1 d | 1cdbuf $+2 . v$, cpubuf $+2 . v$ |  |
| $1 d$ | lcabuft4.v,cpubuf+4.w |  |
| $1 d$ | lcdbuf $+6 . v$, cpubuf $+6 . v$ |  |
| 1 d | lcdsct,lcdnum | ; Move number of characters to string ; count byte |
| inc | lcdsct | ; (incremented by one because of extra interrupt occurring after last character has been sent). |
| 1 d | lcdsix,\#lcdbuf | ; Set string pointer to first byte. |
| 1 d | lcdsfg,lcdfgs | Move flag bits to string location. |
| 1 d | r6,\#x'FFFF | Set up R6 and T6 to trigger string |
| 1 d | t6,\#0 | transfer. |
| sbit | t6tie, pwadh | ; Enable timer T6 interrupt. |
| rbit | t6stp, pvadh | ; Start timer to trigger (innediate) <br> ; interrupt from timer T6. |
| Jmpl | upwret |  |
| 1cs1cl: | ; | ; First phase: Prepare to collect up to 8 bytes of command. |
| 1 d | lcdfgs, cpubuf.b | ; Get flag bits supplied by CPU. |
| 1 d | lcdnus, cpubuftl.b | ; Get character count from CPU. |
| 1 d | numexp,1cdnun | ; Request another collection of data from the CPU (the string of data for the panel). |
| 1 d | cpuad, \#cpubuf | ```; Reset CPU collection pointer to start ; of comnand buffer.``` |
| rbit | getcnt, curcra | ```; Declare that it will be the final ; collection.``` |
| japl | upwret |  |

; Process SEND-LED Command.
lcsled: $\quad$ d $\quad$ A, cpubuf.b $\quad$ Load LED latch from byte supplied by CPU.
comp A ; (Data goes to LED's in complemented form.)
st A,portah ; Place nev value on Port A (input to latch).
sbit ledclk,portbh ; Clock latch.
rbit ledclk,portbh
jopl upuret
; Process SEND-UART Command.
lcsndu:
1d uschr, cpubuf.b ; Queue this character,

| sbit | schr, ups | ; and request transmission at next <br> ; transmitter interrupt. |
| :---: | :---: | :---: |
| ifbit | eti, enul | ; Check to see if another character is |
| jopl | upuret | ```; already being sent (transmitter interrupt ; enabled).``` |
| jsrl | setuar | ```; If not, then call flow control routine to ; send it.``` |
| Jmpl | upuret | ; Return. |

```
        .for: 'Processing of First Byte of Command (Code)'
        ; One-byte commands are processed in this section.
        ; Longer commands are scheduled for collection of
        remaining bytes, and are processed in routines
        above.
firstc: ld A,ibuf ; Get command from UPI port.
        ifbit laO,upicsv.b ; Check for out-of-sequence condition
        ; (argument instead of command).
        jsrl hangup ; If so, process as a FATAL error (previous
                        ; command vas too short).
                ; Processing of RESET command.
    ifeq A,#x'A5 ; Check for RESET command.
    jp xreset
    jp fcord
    ; This code is entered vhenever a RESET
    ; command is received.
xreset:
    1d obuf,#vdiag ; Present dummy value for CPU,
    jsrl rdvait ; and vait for it to be read by CPU.
    ld A,#0 ; Initialize registers.
    st A,upic.b
    st A.ibuf.w ; (Actually all of DIRA.)
    st A,dirb.w
    st A,Dfun.v
    st A,ircd.b
    st A,portp.v
    st A,sp.w ; Then, through RESET vector,
    st A,psv.v
    ret
                    ; Here, process an ordinary command (not RESET).
fcord:
    and A,#X'IF ; Use only least-significant 5 bits.
    ifgt A,#x'll ; Check for command out of range.
    jmpl illc
    st A,curcmd ; Save as current command.
    shl A : Scale by tvo, and then
    .odd
    jidv ; jump based on command value.
    .pty fcin1t,fcselc,fcselu,illc
    .ptw fcflsh,fccbsy,fccnby,fcifby
    .ptv fcscst,fcslcv,fcslcd,fcsled
    .ptv fcbeep,fcsndu,fcusts,illc
    .ptv 111c,111c
fcinit: ld numexp,#1 ; First byte of INITIALIZE command.
    ; Expects l more byte (RTC interval).
    jupl upwret ; Return.
fcselc: ld numexp,#3 ; First byte of SELECT-CENTRONICS command.
```




```
t0poll: ifbit topnd,tmmdl ; Poll for Timer TO interrupt (Beep Duration).
    jp topdg ; If set, check the Enable bit; T0 1s not
    jp tonotp ; alvays enabled to interrupt when it runs.
topdg: ifbit totie,tmadl ; If enable is also get, then go service T0.
    jmpl toint
t0notp: ; (This label is deliberately here.)
noint: jsrl hangup ; Error: no legal timer interrupt pending.
    .form 'Timer Tl Interrupt Service Routine'
tlint: sbit tlack,tmamll ; Acknowledge Tl interrupt.
    ifbit rtcenb,rtevs ; Check if RTC interrupts are enabled.
    jp tlintl
    jmpl kbdchk ; If not, then go check other events.
    decse rtccnt ; Decrement interval value.
    jmpl kbdchk ; If interval has not elapsed, then go check
    ld rtccnt,rtcivl ; Reload counter value for next interval.
    ifbit artc,alert.b ; Check if CPU has received previous interrupt
    jp tlrerr ; request; report error if not.
    sbit artc,alert.b ; Set Real-Time Interrupt request to main
    jp kbdchk ; program.
tlrerr: sbit 0,dsevc ; Signal NOTE severity.
    sbit 7,derrc ; Signal multiple-RTC error.
    sbit adiag,alerth.b : Request !DIAG interrupt from main program.
kbdchk:
    1d astts,portbh ; Enable pushbutton data to Port D.
    sbit astts,portbh ; Disable pushbutton data to Port D.
    xor A,#x'FF ; Complement lov-order 8 bits of A.
    x A,swlast ; Exchange vith last sample.
    ifeq A,svlast ; Check if the data is stable (same as last
    jmpl dsrchk ; If not, go check other events.
kbintl: ifeq A,swlsnt ; Check if the data differs from the last
    japl ; pattern sent to the CPU.
    st A,svlsnt ; Place new pattern in "last sent" location.
    sbit abutton,alerth.b ; Request "BUTTON-DATA" interrupt to CPU.
dsrchk: ; Check for status of DSR signal if mode selected.
    1fbit usel,ups ; Check if UART is selected.
    jp dsro
    jmpl tmochk ; If not, skip both DSR and BREAK checking.
dsro: ifbit dsrb,uflov ; Check if DSR input should be checked.
    jp dsrl
    japl brzchk
dsrl: ld A,#x'01 ; Initialize Accumulator to check DSR.
    1fbit dsr,porti ; Check current state of DSR pin.
    rbit O,A ; Clear LSB of A if DSR pin set.
    st A,B ; Register B holds DSR state (1 = DSR Ready).
    ifbit dsrflg,ustat ; Check last DSR state given to CPU.
    xor A,#x'01 ; Toggle LSB of A if set.
    ifb1t 0,A ; If LSB of A 1s still set, then must send
    jp dsr2 ; UART-STATUS interrupt to CPU.
```



```
    st A,portah : place it on Port A for LCD display.
    rbit pnlclk,portbl ; Clock it into panel.
    sbit pnlclk,portbl
    comp A ; Restore A to uncomplemented form for
    ; test performed below.
    1d t6,#148 ; Set up normal delay time in timer T6
    ; (120 microseconds).
    Ifgt A,#x'03 ; Check vhether the longer delay
    jp t6nxt2 ; (4.9 milliseconds) is necessary.
        This happens if RS=0 and the byte sent to
    ifnc ; the panel is a value of hex 03 or less.
    ld t6,#6022 ; If so, change timer to 4.9 milliseconds.
t6nxt2: rbit t6stp,pvadh ; Start Tiner T6 to time out the character.
    jmpl tmrret ; Return from the interrupt.
    .form 'Timer T0 Interrupt Service Routine'
t0int: ; Count duration of beep tone. Restore beep signal
            ; to zero and re-enable svitch sampling interrupt
            ; vhen done.
    sbit t0ack,tmand ; Acknovledge interrupt from Timer T0.
    decsr beepct ; Check vhether beep time has finished.
    japl tarret ; No: return from interrupt.
    rbit totie,tmal ; Yes: disable Timer TO interrupts and
                                    continue.
    and portph,#x'OF ; Disable speaker output.
    jmpl tmrret ; Return from interrupt.
tarret: ; Common return for timer interrupt service routines.
    pop A
    ret1
    .form 'Centronics Port Interrupt Handler'
;
; Centronics Port Interrupt Handler
        (Pin I4 rising edge)
    Note that cadin is an 8-bit quantity; buffer must be
            contiguous within the basepage area.
    .1pt 4,cenint
cenint: push psw : Save context.
    push A
    push B
    push K
        ; Decide whether to process leading or trailing edge interrupt.
    ifbit i4,ircd ; Check polarity of detector.
    japl cstrbl ; Leading edge (rising on I4 pin).
    jmpl cstrbt ; Trailing edge (falling on I4 pin).
cstrbl: ; STROBE/ leading edge service routine.
```


cenner: sbit bufovf,errfgs ; OR in the buffer overflow condition. sbit errovf,errfgs ; Update error conditions byte to also report
rbit 14, enir $\quad$; an error overflow.
jmpl cenlex $\quad$; Return from the interrupt.
cenler: sbit aerr,alerth.b ; Signal an error.
1d errfgs, \#x'10; Report buffer overflow as reason.
1d errchr,portd ; Place character in ERRCHR slot for report to CPU.
Id fshlim,nume ; Establish liait on future flushes.
japl cenlex ; Return from the interrupt.
cenlex:

| 1 d | A, cps |
| :---: | :---: |
| sbit | cbusy, A.b |
| st | $A$, portah |
| sbit | cenclk, portph |
| rbit | cenclk, portph |
| sbit | cdata, portbh |
| rbit | 14,1rcd |
| ifbit jnpl | 14, port1 cenend |

; Exit from Centronics STROBE/ leading edge.
; Prepare to keep BUSY active when ENCDATA/ is renoved.
; Send CPS byte (with BUSY set) to Centronics status latch.
; (Pulse latch strobe.)
; Remove Centronics data enable; loads BUSY signal with a "l".
; Set 14 strobe pin to trigger on STROBE/ trailing edge. Check if strobe has already gone away. If not, just return (no ACK/ pulse). The "cstrbt" routine will be activated then whenever STROBE/ goes avay, by means of the I4 interrupt.
japl cstrbt If so, there is a very small possibility that the interrupt request may have been lost due to it changing while the polarity bit in IRCD vas being changed above. Junp to tralling edge service routine directly from here.
cstrbt:
; Centronics STROBE/ tralling edge.
sbit $14, i r c d \quad$; Set up for leading edge detection again. 1d irpd,\#x'EF
; Clear interrupt I4, in case the leading edge
; routine came directly here. (No hardware ; clear of the request occurs in that case.) j@pl cenupd ; Go update Centronics port, with ACK/ pulse ; if necessary.
: Return from interrupt.
; With Centronics Port update.
cenupd: Jsrl setcen ; fron CPS byte.
; Without Centronics Port update.
cenend: pop $X \quad$ Restore context from stack and return from
; Centronics interrupt.
$\begin{array}{ll}\text { pop } \\ \text { pop } & \text { B }\end{array}$
; Subroutine SETCEN.
; Sets up Centronics Port control signals according to CPS byte.
; Generates ACK signal (if called for) according to current
; Centronics timing mode (in ACRMD byte).
; Trashes Accumulator.
setcen: rbit cdata,portbh ; Start vith ENCDATA/ low, regardless ; of previous state.
ifbit cbusy, cps ; Check if BUSY flag should stay set.
japl noack : If so, no ACK/ pulse.
1d $A$, ackmd ; Get ACK/ mode,
and $A, \# x{ }^{\prime} 03$; and extract the tining field.
jid aab,aba,baa
aab: ld portah, cps ; BUSY low after ACK/ pulse.
rbit cack,portah ; ACK/ falling edge.
sbit cenclk,portph ; Pulse CCTLCLK to load latch.
rbit cenclk,portph
sbit cack,portah
sbit cenclk,portph
ACK/ rising edge.
rbit cenclk,portph
sbit cdata,portbh ; Load BUSY flag.
ret
aba: ld portah, cps ; BUSY low during ACK/ pulse.
rbit cack,portah ; ACK/ falling edge.
sbit cenclk,portph
; Pulse CCTLCLK to load latch.
rbit cenclk,portph
sbit cdata,portbh ; Load BUSY flag.
sbit cack,portah ; ACX/ rising edge.
sbit cenclk, portph ; Pulse CCTLCLR to load latch.
rbit cenclk,portph
ret
baa: ld portah,cps : BUSY low before ACK/ pulse.
sbit cdata,portbh ; Load BUSY flag.
rbit cack,portah ; ACK/ falling edge.
sbit cenclk, portph ; Pulse CCTLCLK to load latch.
rbit cenclk,portph
sbit cack,portah ; ACR/ rising edge.
sbit cenclk,portph : Pulse CCTLCLK to load latch.
rbit cenclk,portph
ret
noack: ld portah, cps : BUSY high: Set Centronics latch.
sbit cenclk,portph ; Pulse CCTLCLK to load latch.
rbit cenclk,portph
sbit cdata, portbh ; Load Centronics BUSY signal (high).
ret
.form 'UART and Input Prine Interrupt Handler'
.ipt 6,uarint ; UART Interrupt Vector

```
This interrupt can indicate any of three conditions:
            1) A character has been sent, and the transmitter
                is again ready (label "uarout").
    2) A character has been received (label "uartin").
    3) A Centronics INPUT PRIME event has been detected
                (label "uarprm").
```



```
    .form 'UART Output Routine'
uarout:
            ; Here, the interrupt is because a character has just
            ; been sent and the transmitter buffer is now empty.
    ifbit icpu,ups ; Check if the CPU needs to be informed.
    japl uicpu
    jmpl unicpu
uicpu: sb1t auack,alerth.b ; Request main program to interrupt CPU for
                            ; UART acknovledge.
    rb1t icpu,ups ; Reset "Interrupt CPU" status on UART.
    japl unicpu ; Continue processing of interrupt.
unicpu: ifbit xonb,uflow ; If XON mode selected,
    jsrl setuar ; check UART handshake status and take any
    , appropriate action
    jmpl uarret ; Return.
    .form 'UART Input Routine'
uartin:
; UART data input routine.
\begin{tabular}{|c|c|c|}
\hline 1d & A, enur & Get image of error flags and RBIT9. \\
\hline 1d & uinchr, rbuf & ; Get character. \\
\hline st & \(A\), enring & ; Save image of ENUR for further processing. \\
\hline & & ; Check for hardware-detected errors. \\
\hline and & A, \#x'C0 & ; Mask for error bits (Overrun/Framing). \\
\hline 1 d & X,uinchr & ; Prepare for parity check. \\
\hline
\end{tabular}
```




| rbit | lcvelk, portbh |  |
| :---: | :---: | :---: |
| 1 feq | numehr, \#bufsiz | ; Check if buffer completely full. |
| sbit | full, bstat | ; Yes: set condition. |
| jopl | uinex |  |
| uinerc: ; Character error handl |  |  |
| 1fbit | aerr,alerth.b | ; If an error has already been posted, |
| jp | uinace | ; handle as a multiple error. |
| japl | uinlce | ; Else, report single error. |
| uinace: | sbit errovf,errfgs ; Update error conditions byte to also report |  |
|  |  | ; a lost error. |
| or | errfgs,A.b | ; OR in the errors from this character. |
| sbit | cus,ups | ; Yes: set UART input port status busy. |
| 1fbit | eti, enui | ; check if UART transmitter busy. |
| Jp | uinac2 |  |
| 1 fbit | xonb, uflow | ; If not, then if XOH mode selected, |
| jsrl | setuar | ; then invoke flow control routine. |
|  |  | ; (othervise it will happen on next |
|  |  | ; UART transmitter interrupt |
|  |  | ; autonatically). |
| uinme2: | jsrl dtroff | ; Remove DTR handshake if flow mode requires it. |
| rbit | eri, enui | ; Disable UART input interrupt until |
|  |  | ; re-initialized by CPU. |
| sbit | mcend, ups | ; Also flag receiver disabled in UPS byte. |
| japl | uinex | ; Return from the interrupt. |
| uinlce: |  |  |
| sbit | aerr, alerth.b | ; Request CPU interrupt from main program. |
| st | A, errfgs | ; Report error flags from Accumulator. |
| 1 d | errchr,uinchr | ; Report error character. |
| 1d ${ }^{\text {jmpl }}$ | fshlim, nunchr | Establish limit on future flushes. |
|  | uinex | ; Return from the interrupt. |
| uinerf: | ; overflows. |  |
| sbit | 7,1cvs | ; (DEBUG: report error in LCD Contrast latch.) |
| 1 d | portah,levs |  |
| sbit | lcvelk, portbh |  |
| rbit | levalk, portbh |  |
| ifbit | aerr, alerth.b | ; If an error has already been posted, |
| jp | uinmef | ; handle as a multiple error. |
| jppl | uinlef | ; Else, report single error. |
| uinnef: ${ }_{\text {sbit }}$ | sbit bufovf,errfgs ; Signal buffer overflow as another error. |  |
| sbit | errovf,errfgs | Update error conditions byte to also report a lost error. |
| sbit | cus, ups | ; Set UART input port status busy. |
| rbit | luss,ups | ; (This is done to force flow control action.) |
| ifbit | eti, enui | ; Check if UART transmitter busy. |
| jp | uinae2 |  |
| ifbit | xonb, uflow | If not, then if $X$ ON mode selected, |
| jsrl | setuar | ; then invoke flow control routine. |
|  |  | ; (otherwise it will happen on next |
|  |  | ; UART transmitter interrupt automatically). |
| uinme2: | jsrl dtroff | ; Remove DTR handshake if flow mode needs it. |

```
    rbit eri,enui ; Disable UART input interrupt until
    ; re-initialized by CPU.
    sbit memd,ups ; Also flag receiver disabled in UPS byte.
    jmpl uinex : Return from the interrupt.
uinlef: sbit aerr,alerth.b ; Signal an error.
    1d errfgs,#x'l0 ; Report buffer overfiow as reason.
    ld errchr,uinchr : Place character in ERRCHR slot for report to
        CPU
    ld fshlim,numchr ; Establish limit on future flushes.
    sDit cus,ups : Set UART input port status busy.
    rbit luss,ups ; (This is done to force flow control action.)
    ifbit eti,enul ; Check if UART transmitter busy.
    jp uinlf
    ifbit xonb,uflov ; If not, then if X0% mode selected,
    jsrl setuar ; then invoke flov control routine.
        (otherwise it vill happen on next
        UART transmitter interrupt automatically).
uinlf2: Jsrl dtroff ; Remove DTR handshake if flow mode needs it.
    japl uinex ; Return from the interrupt.
uinex: ; Exit from UART input character processing.
    japl uarret : Return.
    ; Parity Bit Lookup Table
evntbl: .byte X'96,X'69,X'69, X'96, X'69, X'96, X'96,X'69
    .byte X'69, X'96, X'96, X'69, X'96, X'69, X'69, X'96
oddtbl: .byte X'69, X'96, X'96, X'69, X'96, X'69, X'69, X'96
    .byte X'96, X'69, X'69, X'96, X'69, X'96, X'96, X'69
    .byte X'96,X'69,X'69, X'96,X'69,X'96,X'96, X'69
    ,byte X'69, X'96,X'96, X'69, X'96,X'69, X'69, X'96
;
; A one in the table means incorrect parity for the mode,
; the mode being expressed as the base address (evntbl or oddtbl).
    .form 'Centronics INPUT PRIME'
```

```
    ; Centronics INPUT PRIME service.
```

    ; Centronics INPUT PRIME service.
    uarprm: sbit aprime,alert.b ; Set PRIME bit in Alert mailbox to Main prog.
uarprm: sbit aprime,alert.b ; Set PRIME bit in Alert mailbox to Main prog.
sbit cbusy,cps ; Set BUSY bit in Centronics status byte.
sbit cbusy,cps ; Set BUSY bit in Centronics status byte.
jsrl setcen ; Go set up Centronics port itself.
jsrl setcen ; Go set up Centronics port itself.
rbit uart,enir : Disable interrupt until it goes avay.
rbit uart,enir : Disable interrupt until it goes avay.
japl uarret ; Return.
japl uarret ; Return.
uarret: pop X ; Common return from UART interrupt.
uarret: pop X ; Common return from UART interrupt.
pop K
pop K
pop B
pop B
pop A
pop A
pop psv
pop psv
reti
reti
.form 'Subroutine to Wait for OBUF Empty'
.form 'Subroutine to Wait for OBUF Empty'
; RDWAIT subroutine: vaits until the CPU has read a byte from the
; RDWAIT subroutine: vaits until the CPU has read a byte from the
UPI interface.
UPI interface.
rdwait: Ifbit rdrdy,upic ; Check to see if OBUF register 1s full.

```
rdwait: Ifbit rdrdy,upic ; Check to see if OBUF register 1s full.
```

```
    ret rdvait
    .form 'Write to Panel Subroutine'
        ; Write Panel subroutine.
        ; Used only at initialization or to report a
        ; fatal protocol error, since it performs
        ; the timing delay using timer T6 vithout interrupts.
        (Panel RS signal must be set up previously in the
        LCV latch by the calling routine.)
vrpnl: comp A ; Complement value for bus.
    st A,portah ; Put value on panel bus.
    rbit pnlclk,portbl ; Set Panel Clock low,
    sbit pnlclk,portbl ; then high again;
        pulse vidth approx.
                        1.2 microsec.
            ; Wait for another
            4.9 milliseconds (tvice)
    ld t6,#13000 ; Tvice 4.9 milliseconds.
    rbit t6stp,pumdh ; Start timer T6.
vrplp: ifbit t6pnd,pwmdh ; Wait for PND to be set.
    jp vrpgo
    jp vrplp
urpgo: sbit t6stp,pundh ; Stop timer T6.
    sbit t6ack,pwmdh ; Clear T6 PND bit.
    ret ; Return from subroutine.
    .form 'Set up UART flow control/output'
setuar: ; Subroutine SETUAR: checks status of UART output
    ; section, and initiates a transfer if needed.
    1d A,ups ; Check if UART handshake status needs update.
    and A,#X'03
    shl A
    .odd
    jidv
    .ptv usmat,usnmat,usnmat,usmat
                    ; Here, UART status last sent does not match
                    ; current status. Needs flov control action.
usnmat:
    1fbit cus,ups
    jmpl ustop
ugo:
    ld X,#xon ; Get XON (Control-Q) code.
    jsrl uecsnd ; Format it and send.
    rbit luss,ups
    jmpl sturet ; Return.
ustop: ld
    X,#xoff ; Get XOFF (Control-S) code.
    jsrl uecsnd ; Format it and send.
    sbit luss,ups
    japl sturet ; Return.
usmat: ; No flow control needed. Check if CPU character is
    , vaiting to be sent
    ifbit schr,ups
    jmpl uscpc
```

```
unopnd:
    ; Here, no characters pending to be sent. Turn off
    transmitter interrupt and return.
    rbit eti,enui ; Turn off transmitter interrupts.
    jmpl sturet ; Return.
uscpc: ; Here, a character is vaiting to be sent from CPU.
    1d X,uschr ; Get character.
    jsrl uecsnd ; Format character for current frame and send.
    rbit schr,ups ; Remove character send request.
    sbit 1cpu,ups ; Set CPU interrupt request on completion.
    jmpl sturet ; Return.
sturet: ret ; Return from subroutine.
    .form 'Format and transmit UART character'
uecsnd:
                    ; Subroutine to encode a character according to the
                        currently-selected frame format and send it.
                Character is passed in Register X.
    ld B,#evntbl
    rbit xbit9,enu
    1d A,uframe ; Jump based on frame format.
    jid su8odd,su8evn,su8,su8
    .pt su7odd,su7evn,su7odd,su7evn
su8odd: 1d B,#oddtbl
su8evn: ifbit X,[B].b
    sbit xbit9,enu
    1d tbuf,X.b
    sbit eti,enui
    ret
su7odd: ld B,#oddtbl
su7evn: 1fbit X,[B].b
    xor X.b,#x'80 ; Toggle parity to ignore bad top bit.
    1d tbuf,X.b
    sbit eti,enui
    ret
su8: ld tbuf,X.b
    sbit eti,enui
    ret
    .form 'DTR Handshake Routines'
dtroff: lfbit i Subroutine DTROFF - Sets printer not ready using DT
    jp doff ; If DTR is in a permanent state, return.
    ret
doff: ifbit dtrbo,uflov
    jp d2off
    sbit dtr,portbl ; For lov-active DTR mode.
    ret
d2off: rbit dtr,portbl ; For high-active DTR mode.
    ; Subroutine DTRON - Sets printer ready using DTR.
dtron: ifbit dtrbl,uflov ; Action taken depends on UFLOW mode.
        jp dton ; If DTR is in a permanent state, return.
```

```
ret
dton: ifbit dtrbo,uflov
    jp dzon
    rbit dtr.portbl ; For lov-active DTR mode.
    ret rblul
d2on: sbit dtr,portbl ; For high-active DTR mode.
    ret
    .end start
```


## Interfacing A Serial EEPROM to the National HPC16083


#### Abstract

This application note describes how to interface the HPC16083 High-Performance microController to a M1CROWIRETM serial EEPROM (Electrically Erasable Programmable Read-Only Memory) device. The technique uses interrupt-driven scheduling from one of the eight on-chip timers, and so can run in the "background", sharing the HPC gracefully with other control applications running at the same time. Source code is included.


### 1.0 INTRODUCTION

It is often the case in control-oriented applications that a piece of equipment, on being installed, must be set up with certain semi-permanent configuration mode settings. In the past, jumpers and switches have been the methods used, but in recent years these have been largely supplanted by EEPROM devices, which hold more information and are not prone to mechanical problems. In addition, the presence of an EEPROM allows certain information about the status of the equipment (for example, in printers, a page or character count for monitoring the "age" of the cartridge or print head) to be stored to assist in maintenance.
The most cost-effective type of EEPROM device is one with a serial interface, such as the 256-bit NMC9306 (COP494) or the 1024-bit NMC9345 (COP495). These reside in an

National Semiconductor
Application Note 552
Brian Marley


8-pin DIP package, and require only four connections (besides $V_{C C}$ and Ground). These connections are provided by the HPC family of High-Performance Microcontrollers, on a serial port called the MICROWIRE/PLUSTM Interface.
Because one of the HPC's strong suits is Concurrent Control applications (applications in which several control tasks are executing simultaneously, scheduled by interrupts), the code given in this exercise is written to be completely inter-rupt-driven as well. Instead of timing events with software loops, interrupts from HPC Timer T5 are used both to signal the end of each MICROWIRE transfer and to time the ERASE and WRITE pulse durations for the EEPROM.

### 2.0 CONNECTIONS AND COMMANDS

The connection between the HPC and the EEPROM device is a completely traditional MICROWIRE connection, as shown in Figure 1. The SI (Serial Input), SO (Serial Output) and SK (Serial Clock) signals of the HPC connect directly to the DO, DI and SK pins of the EEPROM, respectively. The EEPROM's required Chip Select signal (CS: active high) could come from any port bit of the HPC, but the P1 pin of Port $P$ was chosen because Port $P$ pins present zeroes on reset (instead of floating), and this will automatically deselect the EEPROM.


FIGURE 1. MICROWIRE/PLUS Connections

To communicate with the EEPROM, the signal CS (pin P1) is set high, and then each 8-bit serial transfer is triggered by writing a value to the HPC's eight-bit SIO register, which is effectively just a shift register. The data placed into the SIO register is shifted out, most-significant bit first, and eight clock pulses are presented on the SK pin corresponding to each shift. Serial data is simultaneously accepted from the SI pin, and at the end of the eight clock pulses the SIO register has been changed to reflect the value presented by the EEPROM (if any). The timing involved in a single MICROWIRE transfer is shown in Figure 2.
While reading from the EEPROM, the value written to SIO doesn't matter, since it is ignored by the EEPROM. The CS signal must be active throughout a command (which may involve more than one eight-bit transfer), and it must be set inactive between commands for at least one microsecond. Also, the time between an ERASE or WRITE command and the following command (as measured by the amount of time the CS signal remains low between them) determines the length of the corresponding ERASE or WRITE pulse within the EEPROM chip. These pulse widths have strict limits which, if exceeded, can damage some EEPROMs.
EEPROM commands are 8 -bit values. However, they must start with an additional " 1 " bit (the Start bit), and READ commands require a trailing "pad" bit, to provide timing
control for the access. Since HPC MICROWIRE transfers must consist of integral numbers of 8 -bit transfers, at least two such transfers must be used per command.
Note that the formats shown below (with 6 address bits) support an EEPROM with up to 1 K bits ( 6416 -bit words). To use a 256-bit EEPROM, one would not specify an address greater than binary 001111, because the two most-significant address bits are ignored by the EEPROM.

### 2.1 Read Commands

Reading a 16 -bit word from the EEPROM is accomplished with a single READ command. For the READ command, the format is:

where the bits marked " $A$ " constitute the address of the EEPROM word to be accessed. These two command transfers are followed by two additional 8 -bit transfers, in which the 16 bits of data from the addressed EEPROM word are read by the HPC (most significant bit first).

*This bit becomes valid immediately when the transmitting device loads its SIO register. The HPC guarantees it to be valid for at least 1 full SK period before the rising edge of the first SK pulse presented.
$\dagger$ Arrows indicate points at which SI is sampled.
FIGURE 2. MICROWIRE/PLUS Transfer
Master presents eight pulses on SK pin; each pulse transfers one bit in and out.

### 2.2 Write Commands

To write data into the EEPROM, a sequence of commands is entered:

```
an EWEN command (Erase/Write Enable):
    00000001 0011 0000
an ERASE command:
    00000001 1 1AAAAAAA
    ("A" = Address bits,
        most-significant bit first)
a pause of 16 to 25 milliseconds, with CS
low,
a WRITE command:
            00000001 01AAAAAAA
            D D D D D D D D D D D D D D D D
("A" = Address bits,
                "D" = Data bits,
                most-significant bit first)
a pause of 16 to 25 milliseconds, with CS
low,
and, finally, an EWDS command (Erase/Write
Disable):
\[
00000001 \quad 00000000
\]
```


### 3.0 LISTING AND COMMENTARY

The listing provided shows three necessary segments of a program to access the EEPROM device:

1) initialization of the MICROWIRE/PLUS port on the HPC,
2) two program fragments of a Main Program which would initiate a Read or a Write operation,
3) an interrupt service routine (attached to Timer T5) which actually performs the transfers.

### 3.1 Initialization

On receiving a Reset signal, the HPC begins execution at the label "start". It loads the PSW register (to select 1 Wait state), and then removes all interrupt enables.
At label "sram", all RAM within the HPC is initialized to zero.

At "suwire", the MICROWIRE/PLUS interface pins are initialized. The MICROWIRE/PLUS interface is then set to the CKI/128 bit rate ( 125 KHz clocking at 16 MHz crystal frequency). The internal interface is not completely cleared by the Reset signal, so the firmware must set it up and wait (at label "suwlp") for the interface to become ready. Once this has been done, a byte of all zeroes is sent to the EEPROM to terminate any Write operation that might have been in progress when the Reset was received.
At "tminit", the timers T1-T7 are stopped and any interrupts pending from timers T0-T7 are cleared. The individual timer interrupt enables are then cleared.
The program then continues to label "minit", which initializes the variables in the HPC's on-chip RAM to their proper contents.
At label "runsys", the necessary interrupt is enabled (from the timers), and execution continues to the body of the Main Program.
There follow now two fragments of illustrative main program code which can be used to trigger the process of reading and writing the EEPROM.

### 3.2 Reading

The main program and interrupt routines given here enable reading from one to eight bytes from the EEPROM, starting at the beginning of any word.
At label "rnvr", an EEPROM READ command is constructed from the EEPROM starting address and placed in the variable "nvremd". The number of bytes to be transferred is placed in the variable "nvrnum". Control is then transferred to the label "nvrx", where Timer T5 is set up to generate scheduling interrupts for reading data from the EEPROM.
The variable "nvrs" indicates the state of an EEPROM access from one interrupt to another: its top bit ("nvravl") shows whether the EEPROM is already being used, bit 6 ("nvrwr") shows whether it is being written or read, and the low-order 4 bits hold a state number, which is used to transfer control to the appropriate code within the Timer T5 interrupt service routine.

On each Timer T5 interrupt (see labels "tmrint", "t5poll", "t5int"), the timer is stopped, a check is made to determine whether the EEPROM is being read or written ( $T 5$ interrupts are used for both), and then a multiway branch (jidw) is performed based on the state number in the variable "nvrs". The state number is incremented on each interrupt. On a Read transfer, five states are entered, at the following labels:
t5rd0 activates the chip select to the EEPROM and initiates the MICROWIRE transfer to send the first byte of a READ command. Timer T5 is started to time out the MICROWIRE transfer.
t5rd1 sends the second byte of the READ command. Timer T5 is started to time out the MICROWIRE transfer.
t5rd2 initiates the MICROWIRE transfer to read the first byte of data from the current EEPROM word. Timer T5 is started to time out the MICROWIRE transfer.
t5rd3 accepts the first byte of the data into the high-order byte of the variable "nvword", and initiates the transfer to read the second byte of the current EEPROM word. Timer T5 is started to time out the MICROWIRE transfer.
t5rd4 accepts the second byte from the EEPROM into the low-order byte of the variable "nvword", and then moves the word into the EEPROM string buffer, called "nvrbuf", using a pointer called "nvrptr". It then checks whether the requested number of bytes has been read (by decrementing the "nvrnum" variable). If so, it leaves Timer T5 stopped, disables its interrupt and returns. This would also be the proper place to set a semaphore flag to acknowledge to the main program that the reading is complete. (Code for this is not included here; it would vary from system to system.) If the requested number of bytes has not yet been read, it increments the address field of the READ command in "nvrcmd", resets the state field in "nvrs" to zero, leaves Timer T5 interrupts enabled, and jumps directly to the "t5rd0" routine to continue.

### 3.3 Writing

At label "wnvr", an EEPROM ERASE command is constructed from the word address supplied by the CPU. The 16 -bit value to be written is placed in the variable "nvword". As in the READ-NVR command above, the "nvrs" variable is initialized to select the first state of an EEPROM write operation, and Timer T5 is used to provide the interrupts
that schedule the steps. There are 13 states involved in writing a word to the EEPROM, at the following labels:
t5wrO activates the chip select signal to the EEPROM, and sends the first byte of an EWEN command to enable ERASE and WRITE commands. Timer T5 is started to time out the MICROWIRE transfer.
t5wr1 sends the second byte of the EWEN command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr2 removes the chip select signal briefly (to signal the beginning of a new command), then sends the first byte of an ERASE command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr3 sends the second byte of the ERASE command, from the variable "nvromd". Timer T5 is started to time out the MICROWIRE transfer.
t5wr4 removes the chip select signal, then sets up the Timer T5 interval to 20 milliseconds, to time the duration of the EEPROM's internal Erase pulse.
t5wr5 (entered 20 milliseconds after "t5wr4") re-asserts the chip select signal to the EEPROM, and transfers the first byte of a WRITE command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr6 alters the command in "nvrcmd" to a WRITE command, then transfers it as the second command byte to the EEPROM. Timer T5 is started to time out the MICROWIRE transfer.
t5wr7 transfers the first byte of data to be written. Timer T5 is started to time out the MICROWIRE transfer.
t5wr8 transfers the second byte of data to be written. Timer T5 is started to time out the MICROWIRE transfer.
t5wr9 removes the chip select signal, then sets up the Timer T5 interval to 20 milliseconds, to time the duration of the EEPROM's internal Write pulse.
t5wr10 (entered 20 milliseconds after "t5wr9") re-asserts the chip select signal to the EEPROM, and transfers the first byte of an EWDS command (Erase/ Write Disable). Timer T5 is started to time out the MICROWIRE transfer.
t5wr11 transfers the second byte of the EWDS command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr12 removes the chip select signal to the EEPROM, keeps Timer T5 stopped, disables its interrupt, and returns. This would also be the proper place to set a semaphore flag to acknowledge to the main program that the writing is complete. (Code for this is not included here; it would vary from system to system.)

### 3.4 Source Listing

NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
HPC-Based Driver for NMC9306/9345
EEPROM
03-May-88 10:53
PAGE 1


TL/DD/9978-3

NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9306/9345

EEPROM Declarations: Register Addresses

|  |  | . form | 'Declarations: | tions: Register Addresses' |
| :---: | :---: | :---: | :---: | :---: |
| $16$ |  |  |  |  |
| 17 ADCB | psw | = |  | ; PSW register |
| 18 OLCB | al | $=$ | $x$ - CB : b | ; Low byte of Accumulator. |
| 19 O日C9 | ah | = | $\times$ 'C9:b | ; High byte of Accumulator. |
| 20 ррсс | bl | = | $x^{\prime} \mathrm{CC}: \mathrm{b}$ | ; Low byte of Register B. |
| 21 09CD | bh | = | $x^{\prime} \mathrm{CD}: \mathrm{b}$ | ; High byte of Register 8 . |
| 22 O9CE | $\times 1$ | = | $x^{\prime} C E: b$ | ; Low byte of Register X. |
| 23 PDCF | xh | = | $x^{\prime} C F=b$ | ; High Byte of Register X . |
| 24 |  |  |  |  |
| 250909 | enir | = | $\times$-00:b |  |
| 26 9002 | irpd | = | $\times$ - ${ }^{\text {a }}$ : b |  |
| 2719004 | ircd | = | $\times$ ' ${ }^{\text {¢ }}$ : b |  |
| 2819006 | sio | = | $x^{\prime}$ D6: ${ }^{\text {b }}$ |  |
| 29 9108 | porti | = | x'D8: b |  |
| 30 OPE | obut | = | x'ER:b | ; (LOw byte of PORTA.) |
| 31 ODE1 | portah | = | X'E1: 6 | ; High byte of PORTA. |
| 32 Q0E2 | portb | = | X'E2:w |  |
| 33 RDE2 | portbl | = | X'E2:b | ; Low byte of PORTB. |
| 34 gQe3 | porth | $=$ | X'E3:b | ; High byte of PORTB. |
| 35 Q0e6 | upic | $=$ | x'E6:b |  |
| 36 OPFA | ibuf | $=$ | x'F9:b | : (Low byte of DIRA.) |
| 37 90F1 | dirah | = | x'F1:b | ; High byte of DIRA. |
| 3808 FL | dirb | = | X'F2: |  |
| 39 日, F2 | dirbl | = | x'F2:b | ; Low byte of DIRB. |
| 40 0, ${ }^{\text {a }}$ 3 | dirbh | = | x'F3:b | ; High byte of DIRB. |
| 41 D0F4 | bfun | = | X'F4: |  |
| 42 90F4 | bfunl | = | x'F4: b | ; Low byte of BFUN. |
| 430085 | bfunh | = | x'F5:b | ; High byte of BFUN. |
| 44 |  |  |  |  |
| 4518184 | portd | $=$ | $x$ '19194:b |  |
| 46 12128 | enu | = | x'8129:b |  |
| 478122 | enui | = | x'8122:b |  |
| 4818124 | rbuf | = | x'8124: b |  |
| 4918126 | tbuf | = | x'0126:b |  |
| 598128 | enur | = | x'8128: 6 |  |
| 51.0148 | $t 4$ | = | x'0149:w |  |
| 539142 | 14 | = | X'9142: |  |
| 54144 | t5 | = | X'0144: $\boldsymbol{w}$ |  |

1
2
3
4
5
6
7
8
9
18
11
12
13
14
.title EEPROM, 'HPC-Based Driver for NMC9306/9345'
; This code is written to drive either the 256-bit NMC9306 (COP494) ; NOTE: Timing values assume that the HPC is rumning at 16 MHz crystal frequency. For correct programming pulse widths, one should not deviate far from this without edjusting the timing constant below.

2000 counts at 1 usec $=28 \mathrm{msec}$ puise widths.




NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9306/9345
Code Section

| 238 | 1939960210 |
| :---: | :---: |
| 239 | pa3c 41 |
| 248 | 003064 |
| 241 | BR3E B691521C |
| 242 |  |
| 243 | 10428308919288 |
| 244 | 0047 $87444801904 B$ |
| 245 | D040 8355018EAB |
| 246 |  |
| 247 | D852 87CCC88199ab |
| 248 |  |
| 249 |  |
| 258 | $018588744448159 A B$ |
|  | D05E 48 |
|  | 105F 40 |
| 253 | -86 87CCCCP15@AB |
| 254 |  |
| 255 |  |
| 256 |  |
| 257 | 9866 87FFFFQ146AB |
| 258 |  |

suwlp1: $\underset{j p}{\text { if bit }}$
snvr2: rbit
tminit: ld
tocon, \#x'98
Id tmmode, \#x'444P ; Stop timers T1, T2, 33.
ld divby, \#x'9055
Id tmode.\#x'ccc8
; MICROWIRE frequency set ; to CKI/128.
; clear and disable timer
; TQ-T3 interrupts.
pwnode, \#x'4444 ; Stop timers 14-T7.
; Wait for Pending bits to
; trickle through before clearing them.
pwnode,\#x'CCCC ; Clear and disable
interrupts from all
; PLN timers.
r5,\#X'FFFF ; No modulus for EEPROM timer.

TL/DD/9978-11

NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9386/9345
Main Program Initialization


NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9306/9345 Main Program Fragments

| 273 |  |
| :---: | :---: |
| 274 |  |
| 275 |  |
| 276 |  |
| 277 |  |
| 278 |  |
| 279 | 00pa |
| 280 | $A B C D$ |
| 281 | 0904 |
| 282 |  |
| 283 |  |
| 284 |  |
| 285 | 0079 9000 |
| 286 | 1078 993F |
| 287 | 0070 E7 |
| 288 | 007E 8B2C |
| 289 | 108898984 |
| 290 | 0082882 D |
| 291 | 1084 97002E |
| 292 |  |
| 293 | 008787092028 |
| 294 | 1888 4E |
| 295 |  |
| 296 |  |
| 297 |  |
| 298 |  |
| 299 | 208C B7ABCD2A |
| 300 | 109989090 |
| 301 | 01992 993F |
| 302 | 1894 8B2C |
| 303 |  |
| 304 | 1996 97402E |
| 305 |  |
| 306 | 1009940 |
| 307 |  |
| 308 |  |
| 309 |  |
| 311 |  |
| 311 | 199A |
| 312 |  |

.form 'Main Program Fragments'
274
275
276
These values are declared as constants; more typically they would be contained within variables. Note that the pound-sign character must then be deleted in the instructions referencing them.

280 ABCD

| nvradr $=$ | 0 | $x^{\prime}$ ABCD |
| :--- | :--- | :--- |
| nvrdta $=$ | EEPROM address: change to suit your application. |  |
| nvrbyt $=$ | 4 | Written data: change to suit. |

282
283
284
28500799000
287 0870 E7
28900899804
901082 8B2D
$\begin{array}{lll}\text { R } & \text { st } & \text { A, nvrcmd } \\ \text { R } & \text { ld } & \text { A, \#nvrbyt } \\ \text { st } & \text { A, nvrnum }\end{array}$
EEPROM address: change to suit your application.
nvrdta $=$
nvrbyt $=$$\quad 4 \quad$;ABCD
Written data: change to suit.
Number of bytes to read (1-8):
change to suit.
; Read Fragment: reads up to 4 words ( 8 bytes) from EEPROM.

$291008497002 E$
$\begin{array}{lll:l}\mathrm{R} & \text { St } & \text { A, nvrnum } & \text { nvrs,\# } \\ \mathrm{R} & \text { Id } & \text { Set up NVR access status flags: }\end{array}$
A, nvrnum : Save byte count in memory.
: Set up NVR access status flags:
Read transfer in progress, first phase.
: Reset buffer pointer to beginning.
R $\begin{array}{lll:l}\text { Id } & \text { nvrptr,\#nvrbuf } & \text { Reset buffer pointer to } \\ \text { jmpl } & \text { nvrx } & \text { Go start up transfer. }\end{array}$
295
296
297
; Write Fragment: writes one word to EEPROM.
299 日08C B7ABCD2A
R wnvr: Id nvword,\#nvrdta ; Get data word.

; Common routine, performed by both READ and URITE.
nvrx:
Start interrupts from Timer $T 5$ to schedule
; accesses to EEPROM.

TL/DD/9978-13

NSC ASMHPC, Version E2 (Nov 92 15:51 1987)
HPC-Based Driver for NMC9306/9345
Main Program Fragments


NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
HPC-Based Driver for NMC9386/9345
timer Interrupt Handler
329 .form 'Timer Interrupt Handler'

| 330 |  |
| :--- | :--- |
| 331 | ; The Timer is interrupt service routine does all the work, Each |
| 332 | interrupt sequences the next step of the READ or WRITE | interrupt sequences the next step of the READ or WRITE operation in progress.

333
334
ipt 5,tmrint ; Declare entry point for Timer Interrupt.
335 FFF4 AEPD
336
37 geam afc8
R
tmrint: push A
A
; Save context.
39 ARBD AFCD
t5poll: ifbit
t5pnd, pwndl ; Poll for Timer T5 interrupt (EEPROM Timing jmpl t5int
jp . ; Otherwise, error. Stop HPC.
342
343 9087 68
344
345 DBB8 B6B150日E

t5stp, pumdl
; Stop Timer TS.
sbit t5ack, pumd
Clear interrupt request. (Doing thi

349
350 010 39483
ifbit
nvrwr,nurs
immediately is acceptable here.)
jmpl t5wr
is in progress.

352 QRC5
353 QRC5 882E
354 QRC7 892E
ld

354 QRC7 892E
355 @ $10 C 9$ 990F
BRCB 48
7 9คCD
.odd
358 คคCD EC
jidw
59 pace gapa
ррор 18рр
9RD2 2890
010043509
99064509

369
361 9008 B691529C
t5rdg: sbit
363
t5out, portpl sio,\#x'103
; Set chip select signal to EEPROM. ; Send first part of NVR Read command.
Format is: 1/10/A5-AD/B ,
TL/DD/9978-15

NSC ASMHPC, Version E2 (Nov 12 15:51 1987)
HPC-Based Oriver for NMC9306/9345
Timer Interrupt Handler

EEPROM
EEPROM $\quad \begin{array}{r}03-M a y-88 ~ 18: 53 \\ \text { PAGE } \\ 14\end{array}$
; where first bit is start bit (always '1'), next two bits are operation ( $18=$ read), next 6 bits are EEPROM address, last bit is "padding" for access time.
This phase sends top two bits of command.
Set up for interrupt after MICROWIRE transfer. Start Timer 15.
Return from interrupt.
Send second part of NVR Read command (bottom eight bits).
Set up for interrupt after MICROWIRE transfer.
Start Timer 15.
Return from interrupt.
Start reading MSB of EEPROM data.
Set up for interrupt after MICROWIRE transfer.
Start Timer $T 5$.
; Return from interrupt.
; Accept MSB of EEPROM data to word buffer.
Start reading LSB of EEPROH data.
Set up for interrupt after MICROWIRE transfer.
Start Timer 15.
Return from interrupt.
; Accept LSB of EEPROM data to word buffer.
Remove EEPROM chip select signal.
; Get EEPRON data word.
Store in EEPROM buffer for CPU.

- Increment EEPROM buffer pointer once.
- Check whether both bytes of the word were requested.
Yes: continue.
No: done with reading.
Increment EEPROM buffer pointer a second time (to signal that a whole word was input to buffer).
Check whether done.
No: Initiate another Read command.


NSC ASMHPC, Version E2 (Nov 82 15:51 1987)
HPC-Based Driver for NMC9306/9345
Timer Inter rupt Handler


EEPROM

| $\begin{aligned} & \text { t5out, portpl } \\ & \text { sio, \#x' } 81 \\ & \text { t5, स9日 } \end{aligned}$ | ```; Set chip select signal to EEPROM. ; Send start bit of EWEN command. ; Set up for interrupt at end of MICROWIRE ; transfer.``` |
| :---: | :---: |
| t5stp, pwndl | Start timer ${ }^{\text {S }} 5$. |
| tmrret | Return from interrupt. |
| sio, \#x 30 | Send body of EWEN command. |
| t5,490 | Set up for interrupt at end of MICROWIRE transfer. |
| t5stp, pundl | Start timer T5. |
| tmrret | Return from interrupt. |
| t5out, portpl | Remove EEPROM select momentarily to signal end of EWEN command, then: |
| t5out, portpl sio, \#x'91 | Send Start Bit for ERASE command. |
| t5, \#9] | ; Set up for interrupt at end of MICROWIRE ; transfer. |
| t5stp, pumdl | Start timer 15. |
| tmrret | Return from interrupt. |
| nvremd, \#x'CD | Change NVR Command byte to ERASE command. |
| sio, nvremd | Send to EEPROH. |
| t5,\#90 | Set up for interrupt at end of MICROWIRE transfer. |
| t5stp, pundl | Start timer T5. |
| tmrret | Return from interrupt. |
| t5out, portpl | Remove EEPROM chip select signal, starting ERASE pulse inside EEPROM. |
| t5,\#IIMCON | Set up for delay of 20 |
| t5stp, pundt | Start timer 75. |
| tmrret | Return from interrupt. |
| t5out, portpl | ; Set EEPROH chip select signal again, ending <br> ; the ERASE pulse inside EEPROM. |
| sio, \#x'91 | Send Start bit for Write command. |
| t5, \#98 | Set up for interrupt at end of MICROWIRE |

NSC ASMHPC, Version E2 (Nov 12 15:51 1987) HPC-Based Driver for NMC9306/9345

EEPROM
03-May-88 18:53
Timer Interrupt Handler

| 475 |  |
| :---: | :---: |
| 476 | R1CF B601501E |
| 477 | 11039467 |
| 478 |  |
| 479 | 0105 962C1F |
| 480 | 0108 8C2CD6 |
| 481 | 110B 835AD144AB |
| 482 |  |
| 483 | 11EP B6P1501E |
| 484 | 11E4 9456 |
| 485 |  |
| 486 | $01 \mathrm{E6}$ 8C2BD6 |
| 487 | D1E9 835AD144AB |
| 488 |  |
| 489 | O1EE B681501E |
| 499 | 11F2 9448 |
| 491 |  |
| 492 | 01F4 8C2AD6 |
| 493 | Q1F7 835Ap144AB |
| 494 |  |
| 495 | P1FC B6p1501E |
| 496 | 1200 943A |
| 497 |  |
| 498 | 9202 B601521C |
| 499 |  |
| 500 | 1286 874E1FD144AB |
| 501 |  |
| 502 | 129C B681581E |
| 503 | 1218 942A |
| 504 |  |
| 505 | 1212 B601520C |
| 596 |  |
| 597 | 1216978106 |
| 598 |  |
| 599 | 2219 835AB144AB |
| 51. |  |
| 511 | 021E B691591E |
| 512 | 022259 |
| 513 |  |
|  | 223 97990] 6 |



TL/DD/9978-19
NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
HPC-Based Driver for NMC9306/9345
Timer Interrupt Handler


TL/DD/9978-20

NSC ASMHPC, Version E2 (Nov 152 15:51 1987)
HPC-Based Driver for NMC9306/9345
Timer Interrupt Handler

| ah | DaC9 Abs Byte |
| :---: | :---: |
| al | 0068 Abs Byte |
| b2stp | 0007 Abs Mull |
| b8or 16 | 0904 Abs Null |
| b8or9 | P0094 Abs Null |
| bfun | D日F4 Abs Hord |
| bfunh | P0F5 Abs Byte |
| bfunl | 00F4 Abs Byte |
| bh | QPCD Abs Byte |
| bl | paCC Abs Byte |
| dirah | paFi Abs Byte |
| dirb | P日F2 Abs Word |
| dirbh | QDF3 Abs Byte |
| dirbl | BDF2 Abs Byte |
| divby | B18E Abs Hord |
| divby | B18F Abs Byte |
| divbyl | 018E Abs Byte |
| doeerr | 0087 Abs Null |
| ei | 0007 Abs Null |
| eiack | 0002 Abs Null |
| eicon | D15C Abs Word |
| eimode | 0001 Abs Null |
| eipol | PRED Abs Null |
| enir | Q10 Abs Byte |
| enu | 8120 Abs Byte |
| enui | ¢122 Abs Byte |
| enur | 8128 Abs Byte |
| eri | gens Abs Null |
| et ${ }^{\text {f }}$ | 0000 Abs Null |
| frmerr | P086 Abs Null |
| gie | geop abs Null |
| is | 8080 Abs Null |
| i2 | 08 g 2 Abs Null |
| 13 | 0003 Abs Null |
| 14 | 0894 Abs Null |
| ibuf | 90FP Abs Byte |
| ired | 0804 Abs Byte |
| irpd | 01002 Abs Byte |
| las | 00p2 Abs Null |
| minit | 086C Rel Null |

TL/DD/9978-21

NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9396/9345
Timer Interrupt Handter

| nvradr | 9089 | Abs Nutl |  |
| :---: | :---: | :---: | :---: |
| nvravl | 90, $0^{\prime}$ A | Abs Null |  |
| nvrbuf | 8020 R | Rel Word | BASE |
| nvrbyt | 2884 | Abs Null |  |
| nvremd | 902C R | Rel Byte | BASE |
| nvrdta | ABCD A | Abs Null |  |
| nvrium | 982D R | Rel Byte | BASE |
| nviptr | 9828 R | Rel Word | BASE |
| nvrs | g02E R | Rel Byte | BASE |
| nviwr | 1086 A | Abs Null |  |
| nvrx | 009A R | Rel Null | ROM16 |
| nvword | 292A R | Rel Word | BASE |
| obut | gRED A | Abs Byte |  |
| portah | BRE1 A | Abs Byte |  |
| portb | 1902 A | Abs Word |  |
| portbh | goe3 A | Abs Byte |  |
| portbl | ORE2 A | Abs Byte |  |
| portd | 0184 | Abs Byte |  |
| porti | P18D8 A | Abs Byte |  |
| portp | 0152 A | Abs Word |  |
| portph | 0153 A | Abs Byte |  |
| portpl | 0152 A | Abs Byte |  |
| PSW | P1PC A | Abs Word |  |
| pwindh | 2151 A | Abs Byte |  |
| pwind | 8158 A | Abs Byte |  |
| pumode | 0150 A | Abs Word |  |
| $r 1$ | 0184 A | abs Word |  |
| r2 | 0186 A | Abs Word |  |
| r3 | 0184 A | Abs Word |  |
| r4 | 8142 A | Abs Word |  |
| r 5 | 0146 A | Abs Word |  |
| r6 | 914 A A | Abs Word |  |
| r7 | 814 E A | Abs Word |  |
| rbfl | 8081 A | Abs Nutl |  |
| rbitg | 0893 A | Abs Null |  |
| rbuf | 0124 A | Abs Byte |  |
| rdrdy | 9081 A | Abs Null |  |
| rnvr | 0979 R | Rel Null | ROM16 |
| runsys | 0973 R | Rel Null | ROM16 |
| sio | 9006 A | Abs By |  |

13-May-88 10:53
$\begin{array}{rr}\text { P3-May-88 } & 10: 53 \\ \text { PAGE } & 19\end{array}$

NSC ASMHPC, Version E2 (Nov $0215: 51$ 1987)
EEPROM
HPC-Based Driver for NMC9306/9345

03-May-88 10:53
-

| sk | 0986 Abs Nult |  |
| :---: | :---: | :---: |
| snvr 1 | 0932 Rel Null | ROM16 |
| snvr2 | Q03E Rel Null | ROM16 |
| so | 0805 Abs Null |  |
| sram | 0007 Rel Null | ROM16 |
| sraml1 | 000a Rel Nutl | ROM16 |
| sraml2 | 0012 Rel Nutl | ROM16 |
| stackb | QRDD Rel Word | BASE |
| start | Q00p Rel Nuil | ROM16 |
| suwire | 0015 Rel Null | ROM16 |
| suwtp | 802D Rel Null | ROM 16 |
| sumipi | 0039 Rel Null | ROM 16 |
| TIMCON | 4E1F Abs Null |  |
| tback | 9083 abs Null |  |
| tbicon | 8192 Abs Byte |  |
| topnd | 0001 Abs Null |  |
| totie | 0000 Abs Null |  |
| $t 1$ | 8182 Abs Word |  |
| tlack | 9897 Abs Null |  |
| t1prd | 00055 Abs Null |  |
| tistp | 90063 Abs Null |  |
| titie | 0004 Abs Null |  |
| t2 | 0188 Abs Word |  |
| t2ack | 9003 Abs Null |  |
| $t 2$ in | 0003 Abs Null |  |
| t2pnd | 0001 Abs Null |  |
| t2stp | 0802 Abs Null |  |
| t2tie | 0080 Abs Null |  |
| t3 | D18C Abs Word |  |
| t3ack | 0907 Abs Null |  |
| t3prd | QPQ5 Abs Nutl |  |
| t3stp | 0066 Abs Null |  |
| t3tie | 0084 Abs Null |  |
| t4 | 8149 Abs Word |  |
| t4ack | 0803 Abs Null |  |
| t4out | 000] Abs Null |  |
| t4pnd | 9891 Abs Null |  |
| t4stp | 9892 Abs Null |  |
| t4tfn | 0983 Abs Null |  |
| thtie | 0090 abs Null |  |

NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
HPC-Based Driver for NMC9306/9345
Timer Interrupt Handler


PAGE 22

EEPROM


## AN-561

## INTRODUCTION

There are many applications in which microcontrollers are used as a central processor. These systems are designed with the following aspects:

- reduce and minimize system costs
— provide system flexibility
- simple connections to other peripheral devices
(no high speed requirements)
A serial bus structure fulfills the above subjects.
The National Semiconductor microcontroller family provides the MICROWIRE/PLUSTM interface as a synchronous serial line to communicate with peripherals.
Another important serial bus is the $1^{2} \mathrm{C}$-Bus (Inter IC-Bus) which was developed by Valvo/Philips. It is mainly used in the customer area. This article describes a simple ${ }^{2} \mathrm{C}$-Bus interface with National's microcontroller family HPC 16xxx and two different software routines to work the interface:
a. Softwarepolling
b. Using the MICROWIRETM shift register


## THE I2C-Bus

The $I^{2} \mathrm{C}$-Bus is a bidirectional two line serial communication bus. The two wires, SDA (serial data) and SCL (serial clock) carry information between the different devices connected to the bus.
The devices can operate either as a receiver or a transmitter, depending on their functions.
The $\mathrm{I}^{2} \mathrm{C}$-Bus also supports multimaster mode. Each device has its own 7-bit address.

This address consists commonly of a fixed hardwired part (4 Bits chip intern) and a variable address part (3 Pins of the device).


The $I^{2} \mathrm{C}-$ Bus is based on the following definitions:
-TRANSMITTER: the device which sends the data to the serial data line
-RECEIVER: the device which receives the data from the serial data line
-MASTER: the device which starts a transfer, supplies the clock signals and terminates a current transfer cycle
—SLAVE: the device which is addressed by the master
-MULTIMASTER: more than one device can get the master to control the serial data bus and the serial clock bus
-ARBITRATION: if more than one device simultaneously tries to control the bus, a simple arbitration procedure takes place, so that only one device can get the master
-SYNCHRONIZATION: procedure to synchronize the clock signals of two or more devices (slow slaves)
The maximum transmission rate is $100 \mathrm{kbit} / \mathrm{s}$.
The maximum number of devices connected to the bus is limited by the maximum bus capacitance of 400 pF (typical device capacitance 10 pF ).

## Start-and Stop Conditions

The bus is not busy if both data- and clock lines remain HIGH because there are only two lines available, the startand stop conditions have special timing definitions between these two lines:
-start conditions: HIGH-to-LOW transition of the data line, while the clock line is in a HIGH state.
-stop conditions: LOW-to-HIGH transition of the data line, while the clock line is in a HIGH state.


TL/DD/10080-1
FIGURE 1. ${ }^{2}$ ²-Bus Configurations


TL/DD/10080-2

Startcondition
— Clock-, Dataline high (Bus free)

- change Dataline from high to low leval
- after $t_{\text {HS Min }}=4 \mu \mathrm{~s}$ the master supplies the clock


## Acknowledge

— transmitting Device releases the Dataline

- the receiving Device pulls the Dataline low during ACK-clock if there is no error
- if there is no ACK the master will generate a Stopcondition to abort the transfer

Stopcondition

- clockline goes high
- after $\mathrm{t}_{\mathrm{HP} \text { Min }}=4.7 \mu \mathrm{~s}$ datalines goes high
- the master remains the Data-, Clockline high
— next Startcondition after $\mathrm{t}_{\text {FB Min }}$ $=4.7 \mu \mathrm{~s}$ possible

FIGURE 2. ${ }^{2}$ ²-Bus Timing

The master always generates the start and stop conditions. After the start condition the bus is in the busy state. The bus becomes free after the stop condition.

## DATA BIT TRANSFER

After a start condition ' S ' one databit is transferred during each clock pulse. The data must be stable during the HIGHperiod of the clock. The data line can only change when the clock line is at a LOW level.
Normally each data transfer is done with 8 data bits and 1 acknowledge bit (byte format with acknowledge).

## ACKNOWLEDGE

Each data transfer needs to be acknowledged. The master generates the acknowledge clock pulse. The transmitter releases the data line (SDA = HIGH) during the acknowledge clock pulse. If there was no error detected, the receiver will pull down the SDA-line during the HIGH period of the acknowledge clock pulse.
If a slave receiver is not able to acknowledge, the slave will keep the SDA line HIGH and the master can then generate a STOP condition to abort the transfer.

If a master receiver keeps the SDA line HIGH, during the acknowledge clock pulse the master signals the end of data transmission and the slave transmitter release the data line to allow the master to generate a STOP- condition.

## ARBITRATION

Only in multi master systems.
If more than one device could be master and more than one wants to access the bus, an arbitration procedure takes place: if a master transmits a HIGH level and another master transmits a LOW level the master with the LOW level will get the bus and the other master will release the bus and the clockline immediately and switches to the slave receiver mode. This arbitration could carry on through many bits (address bits and data bits are used for arbitration).

## FORMATS

There are three data transfer formats supported:
— master transmitter writes to slave receiver; no direction change
— master reads immediate after sending the address byte

- combined format with multiple read or write transfers (see ... )


## ADDRESSING

The 7-bit address of an ${ }^{2} \mathrm{C}$ device and the direction of the following data is coded in the first byte after the start condition:


TL/DD/10080-3
-Master Transmits to Slave, No Direction Change


TL/DD/10080-4
-Master Reads Slave Immediately after First Byte


TL/DD/10080-5
The master becomes a master receiver after first ACK
-Combined Formats


Read or Write Read or Write
TL/DD/10080-6
nbytes Data + ACK nbytes Data + ACK
$S=$ Startcondition $\quad A=$ Acknowledge $\quad P=$ Stopcondition
FIGURE 3. ${ }^{2}$ C-Bus Transfer Formats

TIMING
The master can generate a maximum clock frequency of 100 kHz . The minimum LOW period is defined with $4.17 \mu \mathrm{~s}$, the minimum HIGH period width is $4 \mu \mathrm{~s}$, the maximum rise
time on SDA and SCL is $1 \mu \mathrm{~s}$ and the maximum fall time on SDA and SCL is 300 ns .
Figure 4 shows the detailed timing requirements.

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL Clock Frequency | 0 | 100 | kHz |
| $t_{\text {buF }}$ | Time the Bus Must Be Free before a New Transmission Can Start | 4.7 |  | $\mu \mathrm{S}$ |
| $t_{\text {HD }}$ STA | Hold Time Start Condition. After This Period the First Clock Pulse Is Generated | 4.0 |  | $\mu \mathrm{S}$ |
| tow | The LOW Period of the Clock | 4.7 |  | $\mu \mathrm{S}$ |
| tsu; STA | Setup Time for Start Condition (Only Relevant for a Repeated Start Condition) | 4.7 |  | $\mu s$ |
| $t_{\text {HD }}$; DAT | Hold Time DATA for CBUS Compatible Masters (See Also NOTE, Section 8.1.3.) for ${ }^{2} \mathrm{C}$ Device | $\begin{gathered} 5 \\ 0^{*} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| tsu; DAT | Setup Time Data | 250 |  | ns |
| $t_{\text {R }}$ | Rise Time of Both SDA and SCL Lines |  | 1 | $\mu \mathrm{S}$ |
| $t_{F}$ | Fall Time of Both SDA and SCL Lines |  | 300 | ns |
| tsu;STO | Setup Time for Stop Condition | 4.7 |  | $\mu \mathrm{s}$ |

All values referred to $\mathrm{V}_{\mathrm{IH}} \mathrm{Min}=3.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}} \mathrm{Min}=1.5 \mathrm{~V}$ levels at 5 V supply voltage
*Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns ) of the falling edge of SCL.
FIGURE 4. ${ }^{2} \mathbf{C}$ - Bus Timing Requirements
-Two Wire Serial Bus with
*Data line
*Clock line
-Features:
*Multimaster Bus (Master/Slave)
*Busarbitration
*Transfer rate up to $100 \mathrm{kbits} / \mathrm{s}$
*Bytetransfers
*Protocols with
-Start Condition
—Address
—Ackn.
-Data
—Ackn. (Each Byte)
-Stop Condition
*Read, Write, Multiple R/W
FIGURE 5. I2C-Bus Features
The $1^{2} \mathrm{C}$ test hardware uses the following components:
$2 \times$ PC F 8570: $256 \times 8$-Bit RAM
RAM 1: Address: 1010000X
RAM 2: Address: 1010010X
$2 \times$ PCF 8582: $256 \times 8$ Bit EEPROM
EEPROM 1: Address: 1010001X
EEPROM 2: Address: 1010011X
$2 \times$ PC F 8574: Remote 8-Bit I/O Expander
I/O 1: Address: 0100000X Used as 8-Bit LED Output Port
I/O 2: Address: 0100001X Used as 8-Bit Input Port
$1 \times$ HCT04
$1 \times$ LS05: Inverter, Open Collector
$8 \times$ LEDs: $\quad$ Connected Via Pull Up Resistors to Output Pins of PCF 8574
$2 \times$ Rp: Pull Up Resistors for Clock Line and Data Line
8 Switches: $\quad$ Connected Via Pull Up Resistors to Input Pins of PCF 8574
$1 \times$ Pin Grid Socket: Socket for MOLETM Connection $1 \times$ Power Connector: 5V Power Supply

Four I/O lines of the HPC are used to connect a HPC-MOLE or a HPC-Designer Kit to the I2C-board: SO, SI, PO, and SK. SO drives the data bus line; SDA and PO drive the clock bus line SCL.
The data on the SDA line is monitored by the input SI and the $I^{2} \mathrm{C}$-bus clock is available at input SK.
SI, SO and SK are $\mu$ Wire interface lines.
P0 is used as a continuous timer output during the transfer. All rise and fall times meet the $1^{2} \mathrm{C}$-bus specification. The highest I2 ${ }^{2}$-clock frequency you can get with a 17 MHz HPC oscillator/4 Waitstates is ca. 20 kHz .


Figure 7. Software Features


## TL/DD/10080-8

FIGURE 8. Programmed I/O Flowchart


| INIT: | ```;********************************************************* ;* INIT : THIS SUBROUTINE INITIALIZES TIMER T4, TIMER T5 ;* AND THE UWIRE-INTERFACE TO OPERATE AS I2C-BUS ;* ;* INPUT : NONE ;* OUTPUT : NONE ;* USED REGS : A, B, X ( ALL REGS ARE SAVED ) ;*****************************************************``` |  |  |
| :---: | :---: | :---: | :---: |
|  | SAVE_ABX |  | ; SAVE REGS A, B, X |
|  | LD | X, \#PWMODE | ; ADDR. PWMODE-REG $->$ X |
|  | LD | B, \#PORTP | ;ADDR. PORTP-REG $\rightarrow$ B |
|  | LD | A, \# $0 C$ | ; VALUE TO STOP TIMER <br> ; STOP T4, NO IRQ, ACK.TIP-FLAG |
|  | ST | A, [X].B |  |
|  | NOP |  |  |
|  | ST | A, [ X$]. \mathrm{B}$ | ;MAKE SHURE TIP-FLAGS ARE CLEARED <br> ; DISABLE TOGGLE AND SET OUTPUT HIGH |
|  | LD | A, \#01 |  |
|  | ST | A, [B]. ${ }^{\text {c }}$ | ; ON PINS PO AND P1 |
|  | SBIT | 3, [B]. $\mathrm{B}^{\text {c }}$ | ; TOGGLE ON AT PO |
|  | LD | T4.W, \#CLK-1 | ; LOAD T4 (33us) |
|  | LD | R4.W, \#CLK-1 | ; LOAD R4 (33us) |
|  | SBIT | 5,PORTB.B | ; DATALINE OUTPUT $=$ HIGH |
|  | SBIT | 5, DIRB. B | ; B5 = OUTPUT |
|  | RBIT | 5, BFUN.B | ; NO ALTERNATE FUNCTION SELECTED |
|  | RBIT | 6,DIRB.B | ; $\mathrm{B} 6=$ INPUT |
|  | RBIT | 6, BFUN.B | ; RESTORE REGS X, B,A |
|  | RESTO RET |  |  |
| RWI2C: | ${ }_{\text {SAVE }}{ }^{\text {PUBX }}{ }^{\text {K }}$ |  | ; SAVE REG K |
|  |  |  |  |
|  | LD | B, \#PORTB | ; ADDRESS OF PORTB -> REG B |
| RWRST: | LD | STATUS.B,\#0 | ; RESET STATUSBYTE |
|  | JSR | TSTBUS | ;BUS FREE ? |
|  | IFC |  |  |
|  | JP | RWERR | ; IF ERROR -> EXIT |
|  | LD | A, [ $\mathrm{X}+\mathrm{]}$. W | ; GET 2 BYTES OF TABLE |
|  | ST | A, WBUF1.W | ; SAVE TABLE CONTENTS |
|  | IFBIT | $0, \mathrm{~A}$ | ; TEST RECEIVE/TRANSMIT BIT |
|  | JP | RWRECV | ; $\mathrm{BIT}=1->$ RECEIVE |
|  | RBIT | 0, Status.b | ;STATUS = TRANSMIT |
|  | JP | RW01 | ; CONTINUE AT RWO1 |
| RWRECV: | SBIT | 0, STATUS.B | ;STATUS = RECEIVE |
| RWO1: | SBIT | 1, Status.b | ; STATUS = FIRST BYTE |
|  | LD | A, $[\mathrm{X}+\mathrm{]}$. W | ; GET NEXT 2 bytes Of table |
|  | ST | A, WBUF2. W | ; SAVE TABLE CONTENTS |
|  | LD | $\mathrm{A}, \mathrm{X}$ |  |
|  | ST | A, INDEX.W | ; SAVE INDEX |
|  | LD | A, [ X$]$.W | ; GET NEXT WORD OF TABLE |
|  | IFEQ | A, \#0 | ; ANY MORE TO TRANSEER |
|  | JP | RW02 | ; NO, EXIT |
|  | SBIT | 3, STATUS. ${ }^{\text {B }}$ | ; STATUS = MULTISTART |
| RW02: | SBIT | 7, STATUS. ${ }^{\text {B }}$ | ; STATUS $=$ BUSY |


|  | RC |  | ; CLR CARRY = NO ERROR |
| :---: | :---: | :---: | :---: |
|  | JSR | STRTCD | ; STARTCONDITION |
|  | IFC |  |  |
|  | JP | STPERR |  |
|  | LD | X,WBUF2.W | ; $\mathrm{X}=\mathrm{BUFFERINDEX}$ |
|  | LD | A, WBUF1.W | ; $\mathrm{A} \cdot \mathrm{B}=\mathrm{ADDRESS}$ |
|  | JSR | TRANSE | ;TRANSMITT 1.BYTE = ADDRESS |
|  | IFC |  |  |
|  | JP | STPERR |  |
|  | DECSZ | WBUF1+1. B | ; DECREMENT BYTECOUNT |
|  | NOP |  | ; DUMMY FOR DECSZ |
|  | IFBIT | 0, STATUS.B | ; STATUS = RECEIVE ? |
|  | JP | RCVE | ;YES $\rightarrow$ RCVE |
| TRMIT: | LD | A, $[\mathrm{X}+\mathrm{]}$. B | ; GET NEXT BYTE |
|  | DECSZ | WBUF1+1. B | ; DECREMENT BYTECOUNT |
|  | JP | TRM1 | ; BYTECOUNT <> 0 |
|  | SBIT | 2,STATUS.B | ; FLAG LAST BYTE |
| TRM1: | JSR | TRANSE | ; SEND BYTE |
|  | IFC |  | ; TEST ERROR |
|  | JP | STPERR | ; ERROR DETECTED |
|  | IFBIT | 2,STATUS.B | ; LAST BYTE ? |
|  | JP | TRM2 | ; YES |
|  | JP | TRMIT | ; NO -> TRANSFER AGAIN |
| TRM2 : | IFBIT | 3,STATUS.B | ; MULTISTART ? |
|  | JP | TRM3 | ; YES |
|  | JP | TRM6 | ; NO -> STOPCONDITION |
| TRM3: | SBIT | 5, [B]. B | ; DATALINE $=$ HIGH |
| TRM4: | IEBIT | 6, [B].B | ;WAIT UNTIL CLOCKLINE $=$ HIGH |
|  | JP | TRM5 | ; $\mathrm{CLOCK}=\mathrm{HIGH}$ |
|  | JP | TRM4 | ; CLOCK = LOW |
| TRM5 : | SBIT | 2,PWMODE.B | ; STOP TIMER 4 |
|  | LD | T4.W, \#2*CLK-1 | ; SET START TIME |
|  | LD | X, INDEX.W | ; GET NEXT TABLEENTRY |
|  | JP | RWRST | ;PEREORM NEXT STARTCONDITION |
| TRM6: | JP | RWEND |  |
| RCVE: | DECSZ | WBUF1+1. B | ;DECREMENT BYTECOUNT |
|  | JP | RCV1 | ; BYTECOUNT <> 0 |
|  | SBIT | 2,STATUS.B | ; FLAG LAST BYTE |
| RCV1: | JSR | RECEIV | ; GET 1 BYTE |
|  | ST | A, [X].B | ; PUT BYTE TO BUFFER |
|  | INC | X | ; $\mathrm{X}+=1$ |
|  | IFC |  | ; ERROR ? |
|  | JP | STPERR | ; YES -> STOPCONDITION |
|  | IFBIT | 2, STATUS.B | ; LAST BYTE FLAGGED ? |
|  | JP | TRM2 | ; YES, CHECK MULTISTART |
|  | JP | RCVE | ; GET NEXT BYTE |
| RWEND: | RC |  | ; NO ERROR |
| STPERR: | JSR | STOPCD | ; STOPCONDITION |
| RWERR: | $\begin{aligned} & \text { RESTORE_ABX } \\ & \text { POP } \quad \text { K } \\ & \text { RET } \end{aligned}$ |  | ; RESTORE REGISTER |
|  |  |  | ;RESTORE REG K |


| STRTCD: | IFBIT | 5, PORTI.B | ; TESt dataline |
| :---: | :---: | :---: | :---: |
|  | JP | STRT01 | ; IF HIGH -> CONTINUE |
| STRTER: | SC |  | ; ELSE ERROR |
|  | RET |  |  |
| STRT01: | IFBIT | 6, [B]. B | ; TEST CLOCKLINE |
|  | JP | STRT02 | ; IF HIGH $\rightarrow$ CONTINUE |
|  | JP | STRTER | ; ELSE ERROR |
| STRT02: | RBIT | 5, [B].B | ;DATALINE = LOW |
|  | AND | PWMODE.B, \# OFB | ; START TIMER 4 |
| STRT03: | RC |  | ;SIGNAL NO ERROR |
|  | RET |  |  |
| TRANSF: | IFBIT | 7, A | ; TEST FOR THE NEXT DATA |
|  | JP | TRNE1 | ; PUT DATALINE HIGH |
|  | RBIT | 5, [B]. $\mathrm{B}^{\text {d }}$ | ; put dataline low |
|  | JP | TRNF2 |  |
| TRNF1: | SBIT | 5, [B]. B | ; PUT Dataline high |
| TRNF2: | SWAP | A |  |
|  | SWAP | A | ; EXCHANGE LOWER/HIGHER BYTE |
|  | LD | K,\#8 | ; SET LOOP COUNT |
|  | SHL | A | ; DUMMY SHIFT |
|  | JP | TRF2 | ; JUMP INTO THE LOOP |
| TRF1: | $\begin{aligned} & \text { SHL } \\ & \text { IFC } \end{aligned}$ | A | ; SHIFT MSB -> CARRY |
|  | SBIT | 5, [B].B | ; DATALINE $=$ HIGH |
|  | IFNC |  |  |
|  | RBIT | 5, [B].B | ;DATALINE = LOW |
| TRE2: | IFBIT | 6, [B]. ${ }^{\text {B }}$ | ; WAIT UNTIL CLOCK HIGH |
|  | JP | TRF3 | ; CLOCK $=$ HIGH |
|  | JP | TRF2 | ; CLOCK = LOW |
| TRF3: | IFBIT | 6, [B]. ${ }^{\text {b }}$ | ; WAIT UNTIL CLOCK = LOW |
|  | JP | TRF3 | ; CLOCK = HIGH |
|  | DECSZ | K | ; DECREMENT LOOP COUNT |
|  | JP | TRF1 | ; NEXT BIT |
|  | JSR RET | GETACK | ;LOOK FOR ACKNOWLEDGE |
| SETACK: | RBIT | 5, [B].B | ;DATALINE = LOW |
|  | RC |  |  |
|  | JP | ACKO1 |  |
| GETACK: | SBIT | 5, [B]. B | ;DATALINE $=$ HIGH |
|  | RC |  |  |
| ACK01: | ${ }_{\text {JP }}^{\text {IFBIT }}$ | 6, [B]. B | ;WAIT UNTIL CLOCK = HIGH |
|  | JP | ACK02 | ; CLOCK = HIGH |
|  | JP | ACK01 | ; CLOCK = LOW, WAIT |
| ACK02: | IFBIT | 5, PORTI.B | ; TEST DATALINE |
|  | SC |  | ; FLAG EROR IF HIGH |
| АСК03: | $\mathrm{IFBIT}^{\text {JP }}$ | 6, [B]. ${ }^{\text {B }}$ | ; WAIT UNTIL CLOCK = LOW |
|  | ${ }_{\text {SPIT }}$ | ACK03 | -DATAITNE = HIGH |
|  | SBIT | 5, [B]. ${ }^{\text {B }}$ | ;DATALINE = HIGH |


| RECEIV: | PUSH | K | ; SAVE REG K |
| :---: | :---: | :---: | :---: |
|  | LD | K, \# 8 | ; SET LOOP COUNT |
| REC1: | RC |  |  |
| REC2: | IFBIT | 6, [B] . B | ; WAIT UNTIL CLOCK HIGH |
|  | JP | REC3 | ; $\mathrm{CLOCK}=\mathrm{HIGH}$ |
|  | JP | REC2 | ; CLOCK = LOW |
| REC3: | IFBIT | 5,PORTI.B | ; TEST DATALINE |
|  | SC |  | ; IF HIGH SET CARRY |
|  | RLC | A | ;ROTATE LEFT WITH CARRY |
| REC4: | IFBIT | 6, [B].B | ;WAIT UNTIL CLOCK $=$ LOW |
|  | JP | REC4 | ; $\mathrm{CLOCK}=\mathrm{HIGH}$ |
|  | DECSZ | K | ;DECREMENT LOOP COUNT |
|  | JP | REC1 | ; NEXT BIT |
|  | IFBIT | 2, STATUS.B | ; LAST BYTE FLAGGED ? |
|  | JP | REC5 | ; YES, NO ACKNOWLEDGE |
|  | JSR | SETACK | ; SET ACKNOWLEDGE |
|  | JP | REC6 |  |
| REC5: | JSR | GETACK | ; LOOK FOR ACKNOWLEDGE |
| REC6: | POP | K | ;RESTORE REG K |
|  | RET |  |  |
| STOPCD: | RBIT | 5, [B]. B | ; DATALINE = LOW |
| STOP01: | IFBIT | 6, [B]. B | ; WAIT UNTIL CLOCK = HIGH |
|  | JP | STOP02 | ;CLOCK $=$ HIGH $\rightarrow$ STOPO2 |
|  | JP | STOP01 | ; WAIT |
| STOP02: | SBIT | 2, PWMODE.B | ; STOP TIMER 4 |
|  | LD | T4.W, \# CLK-1 | ; INITIALIZE T4 TO STARTCONDITION |
|  | RBIT | 7, STATUS.B | ; STATUS $=$ I2CBUS NOT BUSY |
|  | SBIT | 5, [B].B | ;PERFORM STOPCONDITION |
|  | RET |  |  |
| TSTBUS: | RC |  |  |
|  | IFBIT | 5,PORTI.B | ; TEST DATALINE |
|  | JP | TST1 |  |
|  | SC |  |  |
| TST1: | IFBIT | 6, [B].B | ; TEST CLOCKLINE |
|  | JP | TST2 |  |
|  | SC |  |  |
| TST2: | RET |  |  |
| RESET: | LD | ENIR.B,\#0 | ; DISABLE ALL INTERRUPTS |
|  | LD | PWMODE.W, \# OCCCC | ; STOP AND CLEAR ALI TIMERS |
|  | LD | TMMODE. W , \# OCCCC |  |
| START: | JSR | INIT |  |
|  | LD | B, \#WRBUFF |  |
|  | LD | K, \#WRBUFF+8 | ; CLEAR 9 BYTES |
| START0: | CLR | A |  |
|  | XS | A, [ $B+$ ]. W |  |
|  | JP | START0 |  |
|  | LD | RDBUFF. B, \# 0 | ; SET READADDRESS TO 0 |
|  | LD | WPORT.B, \#OFF | ; INITIALISE PORT1 AS INPUT |
|  | LD | X, \# INIPO1 |  |
|  | JSR | RWI2C |  |




FIGURE 9. Interrupt Driver Flowchart

;* 12.10 .87
;* 04.11 .87
;* 08.02.88
; MEMORY MAP FOR HPC16083
;CLOCK LOW/HIGH TIME $=$ 33us
; SAVE A-REG
; SAVE B-REG
; SAVE REGS A,B ; SAVE X-REG
;RESTORE X-REG ;RESTORE REGS B,A
;DEFINE BASEPAGE SECTION
; WORDBUFFER FOR I2C-TABLE
; WORDBUFFER FOR I2C-TABLE ; STATUSBYTE
;DUMMY BYTE
信
; RAM WRITE BUFEER
; RAM READ BUFFER

|  | . ENDSECT |  |  |
| :---: | :---: | :---: | :---: |
|  | .SECT I2C,ROM16 |  |  |
|  | ; ***************************************************** |  |  |
|  | ;* INIT : THIS SUBROUTINE INITIALI2ES TIMER T4, TIMER T5 |  |  |
|  |  |  |  |
|  | ;* INPUT : NONE |  |  |
|  |  |  |  |
|  |  |  |  |
|  | ; ***************************************************** |  |  |
| INIT: | SAVE_ABX |  | ; SAVE REGS A, B, $X$ |
|  | LD | X, \#PWMODE | ; ADDR. PWMODE-REG -> X |
|  | LD | B, \#PORTP | ; ADDR. PORTP-REG $\rightarrow$ B |
|  | LD | A, \#OCC | ;VALUE TO STOP TIMERS |
|  | ST | A, [X].B | ; STOP T4, T5, NO IRQ, ACK TIP-FLAG |
|  | NOP |  |  |
|  | ST | A, [X], B | ; MAKE SHURE TIP-FLAGS ARE CLEARED |
|  | LD | A, \#011 | ; DISABLE TOGGLE AND SET OUTPUT HIGH |
|  | ST | A, [B].B | ; ON PINS PO AND P1 |
|  | SBIT | 3,[B].B | ; TOGGLE ON AT PO |
|  | SBIT | 7, [B].B | ; TOGGLE ON AT P1 |
|  | LD | T4.W, \#CLK-1 | ; LOAD T4 (33us) |
|  | LD | R4.W, \#CLK-1 | ; LOAD R4 (33us) |
|  | LD | T5.W, \#17*CLK-1 | ;9-BIT SHIFT TIME (STARTCONDITION) |
|  | LD | R5.W, \#18*CLK-1 | ; 9-BIT SHIFT TIME (NORMAL MODE) |
|  | SBIT | 5, PORTB.B | ; DATALINE OUTPUT $=$ HIGH |
|  | SBIT | 5, DIRB.B | ; B5 = OUTPUT |
|  | RBIT | 5,BEUN.B | ; NO ALTERNATE FUNCTION SELECTED |
|  | RBIT | 6,DIRB.B | ; $\mathrm{B6}=$ INPUT |
|  | SBIT | 6, BFUN.B | ; SELECT SK-INPUT |
|  | LD | A, DIVBY. B | ;SET UWIRE-DEVIDE |
|  | AND | A, \#OFO |  |
|  | OR | A, \#02 | ; SET CLKI /16 |
|  | ST | A, DIVBY. B | ; STORE NEW VALUE |
|  | SBIT | 1, IRCD. B | ; ACTIVATE UWIRE |
| INIT1: | IFBIT | 0, IRPD. B | ; TEST IF READY |
|  | JP | INIT2 | ; YES CONTINUE |
|  | JP | INIT1 | ; NO WAIT |
| INIT2: | RBIT | 1, IRCD. B | ; SELECT SLAVE MODE |
|  | RBIT | 6, BFUN.B | , |
|  | SBIT | 4, [X]. ${ }^{\text {B }}$ | ; ENABLE T5-IRQ |
|  | OR | ENIR.B,\#021 | ; ENABLE GLOBAL TIMER IRQ |
|  | RESTORE_ABX |  | ;RESTORE REGS X,B,A |
| RWI2C: | PUSH | A | ; SAVE A-REGISTER |
|  | LD | STATUS.B,\#0 | ; RESET STATUSBYTE |
|  | LD | A, [ $\mathrm{X}+\mathrm{]}$. W | ; GET 2 BYTES OF TABLE |
|  | JSR | STRTCD | ; PERFORM STARTCONDITION |
|  | IFC |  |  |


|  | JP | RWERR | ; IF ERROR -> EXIT |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SBIT | 5, BEUN.B | ; ENABLE SO-OUTPUT |  |
|  | ST | A, WBUF1.W | ; SAVE TABLE CONTENTS |  |
|  | IFBIT | $0, \mathrm{~A}$ | ; TEST RECEIVE/TRANSMIT BIT |  |
|  | JP | RWRECV | ; $\mathrm{BIT}=1->$ RECEIVE |  |
|  | RBIT | 0, STATUS.B | ; STATUS = TRANSMIT |  |
|  | JP | RW01 | ; CONTINUE AT RWOl |  |
| RWRECV: | SBIT | 0, STATUS.B | ; STATUS = RECEIVE |  |
| RW01: | SBIT | 1, STATUS.B | ; STATUS = FIRST BYTE |  |
|  | DECSZ | WBUF1+1. B | ; DEC BYTECOUNT |  |
|  | JP | RW02 | ; MORE THAN 1 BYTE TO PROCESS |  |
|  | SBIT | 2, STATUS.B | ; STATUS = LAST BYTE |  |
| RW02: | LD | A, [ $\mathrm{X}+\mathrm{]}$. W | ; GET NEXT 2 BYTES OF TABLE |  |
|  | ST | A, WBUE2.W | ; SAVE TABLE CONTENTS |  |
|  | LD | A, X |  |  |
|  | ST | A, INDEX.W | : SAVE INDEX |  |
|  | LD | A, [X].W | ; GET NEXT WORD OF TABLE |  |
|  | IFEQ | A, \#0 | ; ANY MORE TO TRANSFER |  |
|  | JP | RW03 | ; NO, EXIT |  |
|  | SBIT | 3, STATUS.B | ; STATUS $=$ MULTISTART |  |
| RW03: | SBIT | 7, STATUS.B | ; STATUS = BUSY |  |
|  | RC |  | ; CLR CARRY = NO ERROR |  |
| RWERR: | POP | A | ;RESTORE A-REGISTER |  |
|  | RET |  |  |  |
| STRTCD: |  |  |  |  |
|  | IFBIT | 5,PORTI. ${ }^{\text {S }}$ | ; TEST DATALINE |  |
|  | JP | STRT01 | ; IF HIGH $\rightarrow$ CONTINUE |  |
| STRTER: | SC |  | ; ELSE ERROR |  |
|  | RET |  |  |  |
| STRT01: | IFBIT | 6, PORTB. B | ; TEST CLOCKLINE |  |
|  | JP | STRT02 | ; IF HIGH $\rightarrow$ C CONTINUE |  |
|  | JP | STRTER | ; ELSE ERROR |  |
| STRT02: | RBIT | 5, PORTB. ${ }^{\text {S }}$ | ; DATALINE = LOW |  |
|  | AND | PWMODE.B, \#OBB | ; START TIMER 4 AND 5 |  |
| STRT03: | IFBIT | 6, PORTB. ${ }^{\text {a }}$ | ;WAIT UNTIL CLOCK = LOW |  |
|  | JP | STRT03 |  |  |
|  | ST | A,SIO.B | ; WRITE 1 BYTE TO SIO AND ENABLE ; SIGNAL NO ERROR | SHIFT |
|  | RC |  |  |  |
|  | RET |  |  |  |
| TIMIRQ: |  |  |  |  |
|  | IFBIT | 5, PWMODE.B | ; TIMER 5 IRQ ? |  |
|  | JP | TIIRQ | ; YES, CONTINUE |  |
|  | JP | IRQRET | ; NO TIMER IRQ |  |
| TIIRQ: | SBIT | 5, PORTB. B |  |  |
|  | RBIT | 5, BFUN. B |  |  |
|  | SBIT | 7, PWMODE.B | ; ACK IRQ |  |
|  | SAVE |  | ; SAVE REGS A, B, X |  |
|  | LD | B, \#PORTB | ; PORTB-ADDR $\rightarrow$ REG B |  |
|  | LD | X,\#STATUS | ; STATUS-ADDR $\rightarrow$ REG-X |  |
|  | PUSH | PSW.W | , |  |
|  | IFBIT | 2, [X].B | ; LAST BYTE ? |  |
|  | JP | LAST | ; YES -> JUMP |  |
|  | IFBIT | 1, [X].B | ;FIRST BYTE ? |  |



TL/DD/10080-19

| REST01: | RBIT | 5, BFUN.B | ; DISABLE SO-OUTPUT |
| :---: | :---: | :---: | :---: |
|  | IFBIT | 6, [B].B | ;WAIT UNTIL CLOCK = HIGH |
|  | JP | REST02 | ; CLOCK $=$ HIGH $\rightarrow$ REST02 |
|  | JP | REST01 | ; WAIT |
| REST02: | SBIT | 2, PWMODE.B | ; STOP TIMER 4 |
|  | SBIT | 6,PWMODE.B | ; STOP TIMER 5 |
|  | LD | T4.W, 2 * CLK-1 | ; LOAD TIMER 4 |
|  | LD | T5.W, \#18*CLK-1 | ; LOAD TIMER 5 |
|  | JSR | RWI2C | ;INITIALIZE READ/WRITE TO I2C-BUS |
|  | JP | IRQEND |  |
| STOPCD: | RBIT | 5, [B].B | ;DATALINE = LOW |
|  | RBIT | 5, BEUN. B | ;DISABLE SO-OUTPUT |
| STOP01: | IFBIT | 6, [B] . B | ; WAIT UNTIL CLOCK $=$ HIGH |
|  | JP | STOP02 | ; $\mathrm{CLOCK}=\mathrm{HIGH} \rightarrow$ STOPO2 |
|  | JP | STOP01 | ; WAIT |
| STOP02: | SBIT | 2,PWMODE.B | ; STOP TIMER 4 |
|  | SBIT | 6, PWMODE.B | ;STOP TIMER 5 |
|  | LD | T4.W, \#CLK-1 | ;INITIALIZE T4 TO STARTCONDITION |
|  | LD | T5.W, \#17*CLK-1 | ;INITIALIZE T5 TO STARTCONDITION |
|  | RBIT | 7, [X].B | ;S'ATUS $=$ I2CBUS NOT BUSY |
|  | SBIT | 5, [B]. B | ; PERFORM STOPCONDITION |
|  | JP | IRQEND |  |
| SETACK: | RBIT | 5, [B]. B | ;DATALINE = LOW |
|  | RC |  |  |
|  | JP | ACK01 |  |
| GETACK: | SBIT | 5, [B].B | ; DATALINE $=$ HIGH |
|  | RC |  |  |
| ACK01: | IFBIT | 6, [B]. B | ; WAIT UNTIL CLOCK $=$ HIGH |
|  | JP | ACK02 | ; CLOCK $=$ HIGH |
|  | JP | ACK01 | ; CLOCK = LOW , WAIT |
| ACK02: | IFBIT | 5,PORTI.B | ;TEST DATALINE |
|  | SC |  | ; FLAG EROR IF HIGH |
| ACK03: | IFBIT | 6, [B]. B | ;WAIT UNTIL CLOCK = LOW |
|  | JP | ACK03 |  |
|  | SBIT | 5, [B]. B | ; DATALINE $=\mathrm{HIGH}$ |
|  | RET |  |  |
| TSTBUS: | RC |  |  |
|  | IFBIT | 5,PORTI.B | ; TEST DATALINE |
|  | JP | TST1 |  |
| TST1: | IFBIT | 6, [B].B | ; TEST CLOCKLINE |
|  | JP | TST2 |  |
|  | SC |  |  |
| TST2: | RET |  |  |
| RESET: | LD | ENIR.B, \#0 | ; DISABLE ALL INTERRUPTS |
|  | LD | PWMODE.W, \#OCCCC | ; STOP AND CLEAR ALL TIMERS |
|  | LD | TMMODE. W, \#OCCCC |  |
| START: | JSR | INIT |  |
|  | LD | B, WRBUFF |  |


|  | LD | K, \#WRBUFF+8 | ; CLEAR 9 BYTES |
| :---: | :---: | :---: | :---: |
| START0: | CLR | A |  |
|  | XS | A, [ $\mathrm{B}+\mathrm{]}$. W |  |
|  | JP | Starto |  |
|  | LD | RDBUFF.B, \# 0 | ; SET READADDRESS TO 0 |
|  | LD | WPORT. B, \#0FF | ; INITIALISE PORT1 AS INPUT |
|  | LD | X, \#INIPO1 |  |
|  | JSR | RWI2C |  |
|  | JSR | WAIT |  |
|  | LD | WPORT. B, \#0FF | ; PUT ALL LED'S OFE |
| START1: | LD | X, \#WRPOO |  |
|  | JSR | RWI2C |  |
|  | JSR | WAIT |  |
|  | LD | X, \#WRRAM0 | ; WRITE TO RAM |
|  | JSR | RWI2C | ; START TRANSMISSION |
|  | JSR | WAIT |  |
|  | LD | X, \#RDRAM0 | ; READ RAMO |
|  | JSR | RWI2C |  |
|  | JSR | WAIT |  |
|  | ADD | WRBUFF. ${ }^{\text {B, \#8 }}$ | ; WRITE/READ NEXT 8 BYTES RAM |
|  | ADD | RDBUFF. B, \#8 |  |
|  | IFEQ | WRBUFF. $\mathrm{B}, \# 0$ | ; IE WRAP |
|  | DECSZ | WPORT.B | ; DECREMENT LED VALUE |
|  | NOP |  | ; ONLY DECREMENT |
|  | LD | X, \#RDPO1 | ; READ INPUT |
|  | JSR | RWI2C |  |
|  | JSR | WAIT |  |
|  | IFBIT | 7, RPORT | ; IF BIT SET FREE-RUN-LED |
|  | JP | START1 |  |
|  | LD | WPORT.B, RPORT.B | ;ELSE COPY INPUT TO OUTPUT |
|  | JP | START1 |  |
| WAIT: | PUSH | X | ; SAVE X-REG |
|  | LD | X, \#010 | ; INITIALIZE WAITLOOP |
|  | IFC |  |  |
|  | INC | DUMMY.B |  |
| WAIT1: | IFBIT | 7,STATUS.B | ; WAIT UNTIL READY |
|  | JP | WAIT1 |  |
| WAIT2: | DECSZ | X |  |
|  | JP | WAIT2 |  |
|  | POP | X | ;RESTORE X-REG |
|  | RET |  |  |
| INIPO1: | . DW | 0242, WPORT, 0 | ; INITIALIZE PORT1 AS INPUT |
| RDPO1: | . DW | 0243, RPORT, 0 | ; READ 1 BYTE FROM PORT1 |
| WRPO0: | . DW | 0240, WPORT, 0 | ; WRITE 1 BYTE TO PORTO |
| WRRAM0: | . DW | OAA0, WRBUFF, 0 | ; WRITE 8 BYTES TO RAM |
| RDRAM0: | . DW | 02A0, WRBUFF, OAA1, | , RDBUFF $+1,0$; READ 10 BYTES |
|  | . IPT <br> .END R | $\begin{aligned} & \text { 5,TIMIRQ } \\ & \text { ET } \end{aligned}$ | ; SET TIMER IRQ ENTRY |

TL/DD/10080-21

```
;******* INCLUDE FILE HPC16083.MAP ********
\begin{tabular}{|c|c|c|}
\hline PSW & \(=0 \mathrm{CO}\) & ;PROCESSOR STATUS REGISTER \\
\hline SP & \(=0 \mathrm{C} 4\) & ; STACK POINTER \\
\hline PC & \(=0 \mathrm{C} 6\) & ; PROGRAM COUNTER \\
\hline A & \(=0 \mathrm{CB}\) & ; ACCUMULATOR \\
\hline K & \(=0 \mathrm{CA}\) & ; K REGISTER \\
\hline B & \(=0 \mathrm{CC}\) & ; B REGISTER \\
\hline X & \(=0 \mathrm{CE}\) & ; X REGISTER \\
\hline PORTA & \(=0 \mathrm{EO}\) & ; PORTA DATA / OUTPUT BUFFER \\
\hline DIRA & \(=0 \mathrm{O}\) & ;PORTA DIRECTION / INPUT BUFFER \\
\hline PORTB & \(=0 \mathrm{E} 2\) & ; PORTB DATA REGISTER \\
\hline DIRB & \(=0 \mathrm{~F} 2\) & ; PORTB DIRECTION REGISTER \\
\hline BFUN & \(=0 \mathrm{~F} 4\) & ; PORTB ALTERNATE FUNCTION REG \\
\hline PORTI & \(=0 \mathrm{D8}\) & ; PORTI DATA REGISTER \\
\hline PORTD & \(=0104\) & ; PORTD DATA REGISTER \\
\hline PORTP & \(=0152\) & ; PORTP REGISTER \\
\hline ENIR & = ODO & ; INTERRUPT ENABLE REGISTER \\
\hline IRCD & = OD4 & ; INTERRUPT AND CAPTURE CONDITION REG \\
\hline IRPD & \(=0 \mathrm{D} 2\) & ; INTERRUPT PENDING REGISTER \\
\hline HLTEN & \(=0 \mathrm{DC}\) & ; HALT ENABLE CONTROL CIRCUIT \\
\hline DIVBY & \(=018 \mathrm{E}\) & ;DIVIDE BY REGISTER \\
\hline PWMODE & \(=0150\) & ;PULSE WIDTH MODE REGISTER \\
\hline TMMODE & \(=0190\) & ; TIMER MODE REGISTER \\
\hline I2CR & \(=0184\) & ; I2 CAPTURE REGISTER / R1 \\
\hline I3CR & \(=0182\) & ;I3 CAPTURE REGISTER / T1 \\
\hline I 4 CR & \(=0180\) & ; I4 CAPTURE REGISTER \\
\hline EICR & \(=015 \mathrm{E}\) & ;EI CAPTURE REGISTER \\
\hline EICON & \(=015 \mathrm{C}\) & ;EI CONFIGURATION REGISTER \\
\hline TOCON & \(=0192\) & ; TO CAPTURE CONFIGURATION REG \\
\hline T2 & \(=0188\) & ; TIMER2 \\
\hline R2 & \(=0186\) & ; TIMER2 MODULUS REGISTER \\
\hline T3 & \(=018 \mathrm{C}\) & ; TIMER3 \\
\hline R3 & \(=018 \mathrm{~A}\) & ; TIMER3 MODULUS REGISTER \\
\hline T4 & \(=0140\) & ; TIMER4 \\
\hline R4 & \(=0142\) & ; TIMER4 MODULUS REGISTER \\
\hline T5 & \(=0144\) & ; TIMER5 \\
\hline R5 & \(=0146\) & ;TIMER5 MODULUS REGISTER \\
\hline T6 & \(=0148\) & ; TIMER6 \\
\hline R6 & \(=014 \mathrm{~A}\) & ; TIMER6 MODULUS REGISTER \\
\hline T7 & \(=014 \mathrm{C}\) & ; TIMER7 \\
\hline R7 & \(=014 \mathrm{E}\) & ;TIMER7 MODULUS REGISTER \\
\hline WD & \(=0194\) & ; WATCHDOG REGISTER \\
\hline SIO & \(=0 \mathrm{D} 6\) & ; SERIAL INPUT OUTPUT SHIFT REG \\
\hline ENU & \(=0120\) & ; UART CONTROL AND STATUS REGISTER \\
\hline ENUI & \(=0122\) & ; UART INTERRUPT AND CLOCK SOURCE REG \\
\hline RBUF & \(=0124\) & ; UART RECEIVE BUFFER \\
\hline TBUF & \(=0126\) & ; UART TRANSMIT BUFFER \\
\hline ENUR & \(=0128\) & ; UART RECEIVE CONTROL AND STATUS REG \\
\hline UPIC & & ;UPI CONTROL REGISTER \\
\hline
\end{tabular}

\section*{Extended Memory Support for HPC}

\section*{INTRODUCTION}

HPCTM family of microcontrollers have maximum addressing capability of 64 kbytes directly by the CPU. If an application requires more than 64 k of address space, then the HPC address space can be expanded in terms of banks of memory, using an I/O port to select the memory banks. For example one can use PORTB pins \(8,9,13\) and 14 to select up to 16 banks of memory (which the MOLE development system also supports currently for debugging purposes). Please refer to the application note AN-497 "Expanding the HPC Address Space" by Joe Cocovich for hardware details.
The current version of HPC software package (Compiler, Assembler and Linker) however, does not directly support more than 64 k of address space. This is mainly due to the Linker, which currently can handle only 64k of address space.
This report describes a method to handle more than 64 k of address space from a software point of view. In order to do this, the user has to do multiple linking of modules in different banks and resolve the inter-bank symbol references.
```

1. MODULE_code,rom8
2. MODULE_code,roml6
3. MODULE_ram8_bss,ram8
4. MODULE_raml6_bss,raml6
5. MODULE_ram8_data,ram8
6. MODULE_raml6_data,raml6
7. MODULE_ram8_strdata,ram 8
8. MODULE_raml6_init,rom8
9. MODULE_ram8_init,rom8
10. MODULE_ram8,strinit,rom8
11. MODULE_basel6_bss,base
12. MODULE_base8_bss,base
13. MODULE_basel6_data,base
14. MODULE_baSe8_data,base
15. MODULE_basel6_init,roml6
16. MODULE_base8_init,rom8
17. MODULE_roml6_data,roml6
18. MODULE_rom8_data,rom8
19. c_stack,raml6
20. _init_info_
```

National Semiconductor
Application Note 577
Raja Gopalan

The rest of the report describes the following:
1. Compiler generated selections (of code and data).
2. Programming conventions for bank switching.
3. Switch function to support bank switching.
4. Linking for bank switching.

\section*{SECTIONS GENERATED BY THE COMPILER}

The compiler generates sections of relocatable assembly code which can be positioned in absolute address using the Linker in two ways:
1. Using the /SECT directive.
2. Using the /RANGE directive.

The following are the sections generated by the compiler for a source file named "MODULE":
```

Code.
Data area for uninitialized
static variables.
Data area for initialized
static variables.
Data area for string literals.
Initial value for static
variables.
Initial values for string
literals.
Base page area for uninitialized
static variables.
Base page area for initialized
static variables.
Initial values for Base page
initialized variables.
Area for constant storage type.
Stack area in module
containing main( ).
for each module which has any
static variables defined.

```

\section*{PROGRAMMING CONVENTIONS TO BE USED FOR BANK SWITCHING}

As far as the bank switching hardware is concerned, the HPC addressing space is divided into banks of memory. The Fixed Address space is referred to as shared bank and the switchable address space is called as switchable bank. Any mechanism for bank selection can be used, as long as the conventions mentioned below are strictly followed:
1. All static variables must be placed in the shared memory. Basepage must go in basepage (which is shared).
2. If string literals are not in ROM, they must be placed in the shared memory.
3. Initialization values for static variables or string literals in RAM must be in the shared memory. This includes basepage initializers and __init_info__ sections.
4. If string literals for a bank are in ROM, and are never used as an argument to an inter-bank function call, the literals for that bank can be in the switchable bank.
5. If constants for a bank are never used by passing their address as an argument to an inter-bank function call, the constants for that bank can be in the switchable bank.
6. If the addresses of constants or string literals for a bank are used as arguments to an inter-bank function call, the constants or literals must be in the shared memory.
7. The stack must be in the shared memory.
8. Interrupt vectors must point to routines in the shared memory.
9. Only code and qualified ROM data can be placed in switchable banks.
10. A call to a function placed in the shared memory is always direct.
11. A function call from one switchable bank to another switchable bank must use a switching routine in the shared memory. Such a call cannot pass arguments which are addresses of functions, constants, or string literals in the calling bank. All pointers passed must be to objects in the shared memory.
12. A function which returns a structure cannot be used in an inter-bank function call if the returned structure is in memory in the calling bank. If the returned structure is an argument to another function, has a member of it accessed, or is assigned to a static or local variable, it is legal. If it is placed into switchable memory, by assigning to what is pointed at by a pointer, the operation will fail for an inter-bank function call.
13. The START macro in CRTFIRST must initialize the bankswitching port as necessary, and select the bank containing main( ) if it is not in the shared memory.

\section*{FUNCTION IN ASSEMBLER TO HANDLE SWITCHING OF BANKS}

When bank switching must occur, the stack is set up by the compiler generated code for a normal function call. Instead of calling the destination function directly, however, the in-ter-bank link for the destination is called, as a result of the special manipulations with the linker LNHPC. This routine must change banks and then transfer to the destination, and must receive the return from the destination function so as to switch back to the original caller. This must be done transparently-no registers may be modified, and the stack must appear the same.

Included is the code to support the actual switching of banks during inter-bank function calls. This code allows a routine in either the shared memory or one of the switchable banks to make an inter-bank call to a routine in another bank.
The inter-bank link for each destination is created by a macro, invoked for each required linkage. The inter-bank link is simply a subroutine call to a common switching routine, with in-line arguments giving the bank and address of the destination. The common switching routine does the necessary manipulation of the stack to execute the destination and receive the return. The excess information is saved off in a separate software stack; upon return this information is used to restore the situation as if a normal function call had occurred.
Since the inter-bank transfer is completely transparent, it is not limited to handling \(C\) function calls. Any subroutine call which does not pass pointers to objects in switchable banks, which does not have in-line arguments, which does not use the Carry bit as either input or return, and which does not use a Return And Skip instruction, can be used with an inter-bank function call. However, the macro generates names using the C convention; an additional form is available for assembly subroutine names.
Also available is a version which allows the bank switching stack to be in 8 -bit memory. It differs only in a few places from the 16 -bit stack version.
The normal arrangement calls for the common switching routine and all the inter-bank links to be in shared memory. However, order of execution in the bank switching code is such that the inter-bank links for each destination that a bank needs can be in the switchable memory, and only the common routine needs to be in shared memory.
The software stack used by the bank switching is designed to grow downward, in contrast to the hardware stack, which grows upward. This allows the software stack to be placed in the same memory area as the hardware stack, but above it, and the two stacks will share their memory.

\section*{LINKAGE PROCEDURE FOR BANK SWITCHING}

The actual linking of a multibank program is a series of individual linkages. The result will be a load module representing each bank's code, plus that bank's contribution to the shared memory area. It is essential that command files be used as inputs to LNHPC because each module must be linked several times, and changes would be ruinous:
First, each bank's set of modules must be linked independently. The Map files from each bank's linkage will give the necessary information on:
1. Undefined references, both functions and data.
2. A list of library routines invoked to support the code.
3. The size of the __init_info_ section for the bank.
4. The size of the total code.
5. The entry for the functions defined in that bank.
6. The address of the variables defined in the bank (which is applicable for shared bank only).
This information should be checked and validated. The undefined data references must be only to data which will be in the shared memory. The undefined function references should be for the function calls defined in other banks. The library routines invoked may be reduced by library routines which will be in the shared memory to support code there, or can be placed in shared memory to use the shared ver-
sion for several banks. The size of each bank's _init_info__ section will be used to make dummy sections for the initial shared memory linkage (see next step below). Finally, the total size of the code, allowing for library routines which will be in the shared memory, must fit in the bank.
Second, an initial linkage of the shared memory is done to determine the addresses of routines and data which will be in there. This requires certain routines to be assembled:
1. The inter-bank switching routine and all the links needed for inter-bank function calls (their bank and address values are left out initially).
2. External references for any additional library routines to be forced into the shared memory.
3. Dummy _init_info_ sections which are each as large as the corresponding bank's real _init_info_ section (or one dummy section as large as all the bank's sections combined)
The shared memory is then linked with all of these items included, and the Map file will give valid addresses of data, functions, and sections.
Third, the banks can be linked to produce actual modules. All entry points in the shared memory are now defined, and need to be provided to the linkages of each bank. Assembly files providing the definitions is the simplest way to go. One file can provide the addresses of all user functions, library routines, and data variables in the shared memory, from the Map of the shared memory. Individual files need to be made to provide the addresses of the inter-bank links, because the links for a bank cannot be given to that bank. Additional\(l y\), the next available addresses need to be figured for each memory area. This provides linkage and layout by creating the new names and values to resolve the undefined references in the linkage; the linker will do the work of substituting the link address for the undefined function address. Then each bank can be linked, with the addresses for memory areas given to the linker, and the additional files defining shared memory and the other banks inter-bank links being linked in. After each bank, the next available addresses must be updated. Note that the _init_info__ sections must be contiguous and in the exact space created by the dummy routines.
Finally, the shared memory can be linked to produce the actual module. The banks and addresses must be provided for each inter-bank link and that module reassembled. The external references for additional library routines remains the same, and the dummy section for __init_info__ are unchanged. The Map of this linkage must be checked against the Map of initial linkage and/or against all addresses fed to the bank switched modules.

\section*{EXAMPLE CODE DISTRIBUTION}

The example is a skeleton for a realtime program which accumulates time data into tables, then processes those tables by regression fit into a table of coefficients. The system then monitors further events and uses the coefficient to predict behavior as it occurs. The following files are to be in a system with two banks, from \(0 \times 4000\) to \(0 \times 7 \mathrm{fff}\).
TABLES.H Data structure
MAIN.C Main program, for shared bank
TABLES.C Table accumulation and processing
MONITOR.C Monitor external events and predict
ERRORS.C Error routines
TIMERS.C Timer initialization and interrupt service
UART.C UART processing and interrupt service

CRTFIRST.ASM Modified to set up Port B for Bankswitching
CRTFIRST.INC <Standard module, unchanged>
BANKSWIT.ASM <Standard module, unchanged>
BANKLINK.INC Modified for inter-bank linkages
BANKDEFS.INC Macro definitions to simplify linkages
The distribution shown in Table I is intended as an initial starting point. The monitor and prediction code is very large, and fills the bank. The table processing code has room left so the error routines (which are seldom called) are fit in there. This bank has RAM in it, which is not known to the compiler but is managed by the program. Main is in shared memory because it is the major loop of the program. Timers and UART are in shared because they contain the Interrupt Service Routines.
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Shared } & \multicolumn{1}{c|}{ Bank 0 } & Bank 1 \\
\hline Main & Tables & Monitor \\
Timers & Errors & Strings \\
UART & Strings & Constants \\
Crttirst & Constants & \\
Statics & Table RAM & \\
Initialization & & \\
Printf & & \\
Stack & & \\
Bank Stack & & \\
Crtinit & & \\
\hline
\end{tabular}

All statics will be in shared memory. Initialization data is in shared memory. The string literals are all in ROM, and will be in banks; since these are passed as arguments to printf(), printf() must either be in both banks or in shared memory in this case, to avoid duplication of memory usage and to save room in Bank 1. Constants are in banks, since inter-bank calls can be avoided when using constants and string literals. The stack and the bank stack are in the shared memory. The crtfirst routine is modified, and crtinit is with it in shared memory (although it may be possible to have crtinit in the bank selected by the START macro, this would require more manual linkage for the call in crtfirst).

\section*{LINKAGE PROCEDURE}

Each bank load module is created by linking the banks separately. The linking is done in two steps. The first step is trial linkage and the parameters are specified in BANKO_ 1.CMD,BANK1_1.CMD and SHARED_1.CMD for linker. The information from this trial linkage is used in the second attempt where the load module is actually created. The command files used are BANKO__2.CMD, BANK1__2.CMD and SHARED__2.CMD.
Initial linker command files are:
SHARED_1.CMD
BANK0_1.CMD
BANKl_1.CMD
describing memory as
```

0000-0lff shared: onchip RAM \& I/O
0200-Offf shared: offchip RAM
1000-3fff shared: ROM
4000-7fff banks
bank 0: 4000-5fff ROM
6000-7fff RAM, private
bank l: 4000-7fff ROM
8000-ffff shared: ROM

```
where the private RAM is not mentioned to the linker. The private RAM is defined to the compiler using constants; another alternative would have been to define an assembler module of the proper size allocating the space, and place it with the linker. This would require another piece of assembly code, but would limit the address information to the linker command files.
During the trial linkage Bank 0 links but contains printf(), which was desired to be in shared memory so it can be passed string literals; putchar() will also be there. This leaves only the variable live, which is just fine, will be placed in shared bank. The size of _init_info_ is \(0 \times 4136\) to \(0 \times 4147\) or 18 bytes (this information is best taken from the Section Table of the map). The code is not present; it is assumed to fit. For Bank 1, printf() will again be defined in shared; putchar() will not be referenced. The undefined for live, capture_table( ), and error() are correct. The size of __init_info_ is \(0 \times 409 \mathrm{~A}\) to \(0 \times 409 \mathrm{~F}\) or 6 bytes. The code is assumed to fit.
The initial linkage of the shared memory requires the creation of the linkage files. The linkages have to be put into BANKLINK.INC for all inter-bank entry points, including from shared to a bank. The sizes for the _init_info__ sections and the library access forcing requests are put in a file, using BANKDEFS.INC to make things easier. These are linked together, with the C stack and the switch stack in the offchip RAM, with the switch stack on top so that they can share the same memory. There are few inter-bank calls, so the SWITCH__STACK_DEPTH used is 10 . Linking this finishes the initial sequence, and the values are now available for the real second attempt of linking whereby the actual modules will be created.

Now the definitions to complete each bank are created. The module BANKDEFS.INC makes this easier. Each bank defines the linkages to entry points within that bank. The shared defines publics within the shared memory. (These values are best taken from the Symbol Table portion of the map.) Then the linker command files need to be modified (in the example new file names are used, but the user will probably not use new files, rather simply modify the existing files). The definition files needed for each bank will be added; these are the file for shared memory and for every other bank but this one. The No Output option is changed to giving a name for the object file, if desired, and the Ignore Errors is added because there is still no reset vector for a bank.
Finally, the memory addresses have to be determined from the shared load map and put into the command file (these values are best taken from the Memory Order Map, Memory Type Map, or the Section Table). The positioning of __init_ info_ is critical, the others can have gaps. A trial linkage shows where the linker places modules, and tinal adjustments are required to ensure such placements meet the requirements. Bank 0 requires only that the initialization data be moved to shared memory. The updated addresses from Bank 0 are used in Bank 1. Bank 1 is placed acceptably by the linker.
The final linkage of the shared memory can now be done. Address and bank information is added to the linkage list. The remaining parts don't change. This linkage must be checked against the first linkage of shared to be certain no addresses have changed. Finally, the addresses used in each bank or shared should be checked against other banks to check for overlaps, and the types of sections in each memory should be checked to make sure all conventions have been met.
If everything is correct, you have load modules for the system.

\section*{The code listed in this Application Note is available on Dial-A-Helper.}

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone.
With a communications package and a PC, the code detailed in this Application Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

Contents of Linker command file BANKO__1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bankO 1.map
/Table
/r
/Range \(=\) BASE \(=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16=(0x0200:0x0FFF,0x01C0:0x01FF,BASE)
/Range=RAM8=RAM16
/Range=ROM16=(0x4000:0x5FFF,0x8000:0xFFCF,0x1000:0x3FFF)
/Range=ROM8=ROM16
tables,
errors
/NoOutput

Contents of the Linker map file BANKO_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
09-May-88 08:37

Reset Vector: 0000
-- Range Definitions --
BASE 0002:00BF
ROM16 4000:5FFF
ROM16 8000:FFCF
ROM16 1000:3FFF
RAM16 0200:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
\begin{tabular}{lll} 
O200 & 0211 & RAM16 \\
4000 & 4508 & ROM16 \\
\(450 A\) & 4687 & ROM16 \\
4688 & \(47 B F\) & ROM8
\end{tabular}
-- Memory Type Map --
BASE
[size \(=0000\) ]
RAM16
02000211
[size \(=0012\) ]
RAM8
[size \(=0000\) ]
ROM16
40004508
450A 4687
[size \(=0687\) ]
ROM8
4688 47BF
[size \(=0138\) ]
VECTOR
[size \(=0000\) ]
```

-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
0200 0211
[size = 0012]
TOTAL ROM = ROM16 + ROM8 + VECTOR
40004508
450A 4687
4688 47BF
[size = 07BF]
-- Section Table --
start end attributes
Section
Module

| 0200 | 0200 | RAM16 | WORD | TABLES_RAM16_BSS |
| :---: | :---: | :---: | :---: | :---: |
| 0200 | 0200 |  |  | tables |
| 4000 | 4135 | ROM16 | WORD | TABLES_CODE |
| 4000 | 4135 |  |  | tables |
| 4136 | 4147 | ROM16 | WORD | INIT_INFO |
| 4136 | 413B |  |  | tabTes |
| 413C | 4147 |  |  | errors |
| O20E | 020F | RAM16 | WORD | ERRORS_RAM16_DATA |
| O20E | 020F |  |  | errors |
| 0210 | 0211 | RAM16 | WORD | ERRORS_RAM16_BSS |
| 0210 | 0211 |  |  | errors |
| 4148 | 41C3 | ROM16 | WORD | ERRORS_CODE |
| 4148 | 41C3 |  |  | errors |
| 4688 | 4689 | ROM8 | WORD | ERRORS_RAM16_INIT |
| 4688 | 4689 |  |  | errors |
| 468A | 4703 | R0M8 | BYTE | ERRORS_ROM8_STRDATA |
| 468A | 4703 |  |  | errors |
| 41C4 | 4508 | R0M16 | WORD | LIBI CODE |
| 41C4 | 4508 |  |  | $1 \mathrm{ib} i$ |
| 450A | 4687 | ROM16 | WORD | LIBP_CODE |
| 450A | 4687 |  |  | libp |
| 4704 | 47BF | R0M8 | BYTE | LIBRARY |
| 4704 | 47BF |  |  | LIBIDVL |

Error: Undefined External: _live
Address: 0096
Module: tables
Error: Undefined External: _putchar
Address: 0044
Module: errors
Error: Undefined External: _putchar
Address: 004A

```
```

    Module: libi
    Error: Undefined External: _putchar
Address: 0086
Module: libi
Error: Undefined External: _putchar
Address: 0190
Module: libi
Error: Undefined External: _putchar
Address: 028A
Module: libi
Error: Undefined External: _putchar
Address: 02D9
Module: libi
Error: Undefined External: _putchar
Address: 0337
Module: libi
Error: Undefined External: _putchar
Address: 0027
Module: libp
Error: Undefined External: _putchar
Address: 0057
Module: libp
Error: Undefined External: _putchar
Address: 0146
Module: libp
Error: Undefined External: _putchar
Address: 0175
Module: libp
Error: No End Address has been specified
signed_divide_32 . . . . }4704\mathrm{ Null ROM8
-LIBIDVL
signed remainder_32 . . 4708 Null ROM8
-LIBIIDVL
unsigned_divide_32 . . . }4739\mathrm{ Nul1 ROM8
-LIBIDVVL \
unsigned_remainder_32 . 473D Nul1 ROM8
-LIBIDVVL lib\overline{p}
_build_tables . . . . 404B Nul1 ROM16
-tables
_capture_table . . . . . 404E Null ROM16
-tables
_compute_coefficients . 40AB Nul1 ROM16
-tables
_d_printf . . ijibi . . 453C Null ROM16
-libp libi
_-crror.... . . . . . . }4148\mathrm{ Null ROM16
_fatal_error . . . . . . 416B Null ROM16
-errors
_initialize_table_memory 4000 Null ROM16
-tables
_live . . . . . . . . . **** Null

```
```

        tables
    _printf . . . . . . . . 41C4 Null ROM16
-libi errors
_putchar . . . . . . . . **** Null
errors libi libp
_quit . . . . . . . . . 41BO Null ROM16
-errors
_s_printf . . ijibp . . . . 450A Null R0M16
-u_printf . . iibpi . . . 459A Null ROM16

```

Information obtained from BANKO_1.MAP are:
1) The _INIT_INFO_ section size for BankO linkage is 18 bytes, ie from \(0 \times 4136\) to \(0 \times 4147\).
2) The entry address for functions obtained here as follows:
\begin{tabular}{ll} 
Function & Address \\
initialize_table_memory & \(0 \times 4000\) \\
build_tables & \(0 \times 404 \mathrm{~b}\) \\
capture_table & \(0 \times 404 \mathrm{e}\) \\
compute_coefficients & \(0 \times 40 \mathrm{ab}\) \\
error & \(0 \times 4136\)
\end{tabular} fatal_error 0x4159

These addresses will be used by the SWITCH_TO_FUNCTION assembly macro calls in the file BANKLINK.INC.
3) The undefined external reference for the variable live is expected, which will be defined in the SHARED bank. The undefined function putchar will also be defined in the shared bank.

Contents of Linker :ommand file BANKI_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bank1_1.map
/Table
/Cr
\(/\) Range \(=B A S E=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16=(0x0200:0x0FFF, \(0 \times 01 \mathrm{CO}: 0 \times 01 \mathrm{FF}, \mathrm{BASE}\) )
/Range=RAM8=RAM16
/Range=R0M16=(0×4000:0x7FFF,0x8000:0xFFCF,0×1000:0x3FFF)
/Range \(=\) ROM8 \(=\) ROM16
monitor
/NoOutput

Contents of the Linker map file BANK1_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)

Reset Vector: 0000
-- Range Definitions --
BASE 0002:00BF
ROM16 4000:7FFF
ROM16 8000: FFCF
ROM16 1000:3FFF
RAM16 0200:0FFF
RAM16 01CO:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
\begin{tabular}{lll}
0200 & 0201 & RAM16 \\
4000 & \(43 E 4\) & ROM16 \\
\(43 E 6\) & 4563 & ROM16 \\
4564 & \(465 F\) & ROM8
\end{tabular}
-- Memory Type Map --
BASE
[size \(=0000]\)
RAM16
02000201
[size \(=0002\) ]
RAM8
[size \(=0000\) ]
ROM16
\(400043 E 4\)
\(43 E 64563\)
[size \(=0563\) ]
ROM8
4564 465F
[size \(=00 \mathrm{FC}\) ]
VECTOR [size \(=0000]\)
```

-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
0200 0201
[size = 0002]

```
TOTAL ROM \(=\) ROM16 + ROM8 + VECTOR
    \(4000 \quad 43 E 4\)
    \(43 E 64563\)
    4564 465F
    [size \(=065 \mathrm{~F}]\)
-- Section Tabie --
start end attributes Section
        Module
02000201 RAM16 WORD MONITOR_RAM16_BSS
monitōr
40004099 ROM16 WORD MONITOR_COD
40004099 monitor
4564 45A3 ROM8 BYTE MONITOR_ROM8_STRDATA
4564 45A3 monitor
409 A 409 F ROM16 WORD _INIT_INFO_
409A 409F monitor
40AO \(43 E 4\) ROM16 WORD LIBI CODE
40AO 43E4 1ibi
\(43 E 64563\) ROM16 WORD LIBP CODE
\(43 E 64563\) libp
45A4 465F ROM8 BYTE LIBRARY
45A4 465F LIBIDVL
Error: Undefined External: _live
        Address: 0002
        Module: monitor
Error: Undefined External: _live
        Address: 0012
        Module: monitor
Error: Undefined External: _live
        Address: 0026
        Module: monitor
Error: Undefined External: _capture_table
        Address: 0030
        Module: monitor
Error: Undefined External: _error
    Address: 0091
        Module: monitor
Error: Undefined External: _putchar
        Address: 004A
        Module: 1ibi

Error: Undefined External: _putchar Address: 0086
Module: libi
Error: Undefined External: _putchar Address: 0190
Module: libi
Error: Undefined External: _putchar Address: 028A Module: libi
Error: Undefined External: _putchar Address: 02D9 Module: libi
Error: Undefined External: _putchar Address: 0337 Module: libi
Error: Undefined External: _putchar Address: 0027 Module: libp
Error: Undefined External: _putchar Address: 0057 Module: libp
Error: Undefined External: _putchar Address: 0146 Module: libp
Error: Undefined External: _putchar Address: 0175 Module: libp
Error: No End Address has been specified
signed divide_32 . . 45A4 Null ROM8 -LIBIDVL
signed remainder_32 45A8 Null ROM8 -LIBIDVL
unsigned divide_32. 4509 Null ROM8 -LIBIDVL Tibp
unsigned_remainder_32 4500 Null ROM8 -LIBIDVL libp
_capture_table . . . **** Null monitor
_compute_prediction 4032 Null ROM16 -monitor
_d_printf \(\cdot\) - iibi 4418 Null ROM16 -libp iibi
_error . . . . . . **** Null monitor
_live . . . . . . . **** Null
monitor
_monitor . . . . . . 4000 Null ROM16 -monitor
_printf. . . . . 40AO Null ROM16
-libi monitor
_putchar . . . .... **** Null libi libp


The informations derieved from this file are:
1) The _INIT_INFO_ section size for BankO linkage is 6 bytes. ie, \(\overline{f r o m} \overline{0} \times 409 \overline{\mathrm{a}}\) to \(0 \times 409 \mathrm{f}\).
2) The entry address for functions obtained here as follows:

Function Address
monitor \(0 \times 4000\)
These addresses will be used by the SWITCH_TO_FUNCTION assembly macro calls in the file BANKLINK.INC.
3) The undefined external reference for the variable live is expected, which will be defined in the SHARED bank. The undefined function putchar will also be defined in the shared bank. The undefined external references for functions defined in Bank0 and Shared will be taken care by proper link addresses during second pass of linkage.

Contents of the Linker command file SHARED_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=shared_1.map
/Table
/Cr
/Range=BASE \(=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16 \(=(0 \times 0200: 0 \times 0 F F F, 0 \times 01 C 0: 0 \times 01 F F, B A S E)\)
/Range=RAM8=RAM16
/Range=ROM16=(0x8000:0xFFCF, \(0 \times 1000: 0 \times 3\) FFF \()\)
/Range=ROM8=ROM16
/Sect=c_stack \(=0 \times 0200: 0 \times 0 F F F\)
/Sect=switch_stack=c_stack
main,
timers,
uart,
crtfirst,
bankswit, shared_1
/NoOutput
Note that we include the files BANKSWIT.ASM and SHARED_1.ASM.
BANKSWIT.ASM includes BANKLINK. INC file in which we have made the switch_to function macro calls for the inter bank function refernces. SHARED \({ }^{-1}\). \(\bar{A} S M\) contains the init dummy macro call to create continuous space for _INIT_INFO_ section in shared memory. Also it contains the force_Tibrary māro call to force PUTCHAR and PRINTF in shared address space.

Contents of the Linker output file SHARED_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
09-May-88 08:37

Reset Vector: fFAF
-- Range Definitions --
BASE 0002:00BF
ROM16 8000:FFCF
ROM16 1000:3FFF
RAM16 0200:OFFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
\begin{tabular}{lll} 
0002 & O003 & BASE \\
O200 & OABF & RAM16 \\
8000 & \(80 A 8\) & ROM16 \\
80AA & 8118 & ROM16 \\
811A & \(845 E\) & ROM16 \\
8460 & \(85 D D\) & ROM16 \\
85DE & \(873 C\) & ROM8 \\
FFAF & FFBF & ROM8 \\
FFF4 & FFF5 & VECTOR \\
FFFA & FFFB & VECTOR \\
FFFE & FFFF & VECTOR
\end{tabular}
-- Memory Type Map --
BASE
00020003
[size \(=0002\) ]
RAM16
0200 OABF
[size \(=08 \mathrm{CO}\) ]
RAM8
[size \(=0000]\)
ROM16
8000 80A8
80AA 8118
811A 845E
8460 85DD
[size \(=\) 05DB]

ROME
        85DE 873C
        FFAF FFBF
        [size \(=0170\) ]
VECTOR
    FFF4 FFF5
    FFFA FFFB
    FFFE FFFF
    [size \(=0006\) ]
-- Total Memory Map --
TOTAL RAM \(=\) BASE + RAM16 + RAM8
    00020003
    0200 OABF
    [size \(=08 \mathrm{C} 2\) ]
TOTAL ROM \(=\) ROM16 + ROM8 + VECTOR
    8000 80A8
    80AA 8118
    811A 845E
    8460 85DD
    850E 873C
    FFAF FFBF
    FFF4 FFF5
    FFFA FFFB
    FFFE FFFF
    [size \(=0751\) ]
-- Section Table --
\begin{tabular}{llll} 
start end & attributes & \begin{tabular}{c} 
Section \\
Module
\end{tabular} \\
0200 & O9FF & RAM16 WORD & C_STACK \\
0200 & O9FF & & main \\
OAOO & OA27 & RAM16 WORD & SWITCH_STACK \\
OA00 & OA27 & & Bank_Switch \\
OA28 & OA2D & RAM16 WORD & MAIN_RAM16_DATA \\
OA28 & OA2D & & main \\
OA2E & OA41 & RAM16 WORD & MAIN_RAM16_BSS \\
OA2E & OA41 & & main \\
8000 & 8031 & ROM16 WORD & MAIN_CODE \\
8000 & 8031 & & main \\
85DE & 85E3 & ROM8 WORD & MAIN_RAM16_INIT \\
85DE & 85E3 & & main \\
8032 & 8061 & ROM16 WORD & _INIT_INFO_
\end{tabular}

```

    _coefficients . . . . . OA2E Byte RAM16
    -main
    _compute_coefficients . 85F5 Null ROM8
    -Bank-Switch main
    _d_print\overline{f} . . . . . . . }8492 Null ROM16
    -libp libi
    _error . . . . . . . . . 85FF Null ROM8
    -Bank_Switch
    fatal_error . . . . . . }8604 Null ROM8
        -Bank Switch
    _initialize_inputs . . . }8062\mathrm{ Null ROM16
        -timers - main
    _initialize_outputs . . 80AA Null ROM16
        -uart - main
    _initialize_table_memory 85E6 Null ROM8
        -Bank_Swītch - main
    _live . . . . . . . . . OA42 Byte RAM16
        -timers
    _main . . . . . . . . . }8000\mathrm{ Null ROM16
        -main crtfirst
    _monitor . . . . . . . . 85FA Null ROM8
        -Bank_Switch main
    _operational . . . . . . OA28 Byte RAM16
        -main
    _predicting . . . . . . OA2C Byte RAM16
        -main
    _printf . . . . . . . 811A Null ROM16
        -libi SHARED_1
    _put_uart . . . . . . . 810E Nul1 ROM16
        -uart
    _putchar . . . . . . . . 80AB Null ROM16
        -uart libi libp
    _s_printf -libp . . iibi. . . }8460\mathrm{ Null ROM16
    _timer_service . . . . . }8063\mathrm{ Null ROM16
        -timers
    _u_printf . . ijibi. . . 84FO Null ROM16
    -libp libi
    ```

Notice that there is entry for each function that is actully placed in switchable bank being called from other banks. These entries are used as link addresses for the respective functions when linking the banks individually. Refer the files shared.asm, bankO.asm and bank1.asm.

Contents of the linker command file BANKO__2.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bankO 2.map
/Table
/Cr
/Range \(=\) BASE \(=(0 \times 0004: 0 \times 00 B F)\)
/Range=RAM16=(0x0B00:0x0FFF,0x01C0:0x01FF,BASE)
/Range=RAM8=RAM16
/Range=R0M16 \(=(0 \times 4000: 0 \times 5 F F F, 0 \times 8740: 0 \times F F A E, 0 \times 1000: 0 \times 3 F F F)\)
/Range=ROM8=R0M16
tables,
errors,
shared, bank1
/Sect=init_info_ \(=0 \times 804 \mathrm{~A}: 0 \times 8061\)
/Sect=-̄rrors_ram16_init=0x8740
/Output=bank \(\overline{0}\)
/Ignore
Notice the ROM address is space defined as \(0 \times 4000: 0 \times 5 f f f\) for the BANKO space. In shared memory address range 0x8740:0xffae is available, which is obtained from shared_1.map. Also _init_info_ goes into the range 0x804a:0x8061 which was reserved by the init_dummy macro and the address is obtained from shared_1.map. Also the section errors_ram16_init goes to address 0x8740 onwards. The link addresses for the functions and variables are specified in shared.asm and bankl.asm.

Contents of the Linker output file BANKO__2.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)

Reset Vector: 0000
-- Range Definitions --
BASE 0004:00BF
ROM16 4000:5FFF
ROM16 8740:FFAE
R0M16 1000:3FFF
RAM16 0B00:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
OB00 OB11 RAM16
4000 41B1 ROM16
41B2 422B ROM8
804A 805B ROM16
\(8740 \quad 8741\) ROM8
-- Memory Type Map --
BASE
[size \(=0000\) ]
RAM16 OB00 0B11 [size \(=0012\) ]

RAM8
[size \(=0000\) ]
ROM16
4000 41B1 804A 805B [size \(=01 C 4]\)

ROM8
41B2 422B
87408741
[size = 007C]
VECTOR
[size \(=0000]\)
```

-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
OB00 OB11
[size = 0012]
TOTAL ROM = ROM16 + ROM8 + VECTOR
4000 41B1
41B2 422B
804A 805B
8740 8741
[size = 0240]
-- Section Table --
start end attributes Section
Module
804A 805B ROM16 WORD _INIT_INFO
804A 804F - tabTes
8050 805B errors
8740 8741 ROM8 WORD ERRORS_RAM16_INIT
errors
OB00 OBOD RAM16 WORD TABLES_RAM16_BSS
OBOO OBOD tablës
4 0 0 0 4 1 3 5 ~ R O M 1 6 ~ W O R D ~ T A B L E S ~ C O D E ~
4000 4135 tables
OBOE OBOF RAM16 WORD ERRORS_RAM16_DATA
OBOE OBOF errors
OB10 0B11 RAM16 WORD ERRORS_RAM16_BSS
errors
4 1 3 6 ~ 4 1 B 1 ~ R O M 1 6 ~ W O R D ~ E R R O R S ` C O D E ~
errors
41B2 422B ROM8 BYTE ERRORS_ROM8_STRDATA
41B2 422B errors
Error: No End Address has been specified
_build_tables . . . . . 404B Null ROM16
-tab̄les
_capture_table . . . . . 404E Null ROM16
-tables
_coefficients . . . . . OA2E Null
-SHARED
_compute_coefficients . 40AB Null ROM16
-tables

```
```

_error . . . . . . . . . }4136 Null ROM16
-errors
_fatal_error . . . . . . }4159 Null ROM16
-errors
_initialize_table_memory 4000 Null ROM16
-tables
live . . . . . . . . . OA42 Null
-SHARED tables
_monitor . . . . . . . . 85FC Null
-BANK1
printf . . . . . . . . 811A Null
-SHARED errors
putchar . . . . . . . . 80AB Null
-SHARED errors
_quit . . . . . . . . . 419E Null ROM16
-errors

```

Notice that there is no undefined external references errors.
Since the function Main is not defined in this bank there is no reset vector address defined and hence the Linker gives the 'no end address specified' error message, which can be ignored.

Contents of the Linker command file BANK1_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bank1_2.map
/Table
/Cr
/Range=BASE \(=(0 \times 0004: 0 \times 00 B F)\)
/Range=RAM16 \(=(0 \times 0 C 00: 0 \times 0 F F F, 0 \times 01 C 0: 0 \times 01 F F, B A S E)\)
/Range=RAM8=RAM16
/Range \(=\) ROM \(16=(0 \times 4000: 0 \times 7 F F F, 0 \times 8742: 0 \times F F A E, 0 \times 1000: 0 \times 3 F F F)\)
/Range \(=\) ROM \(8=\) ROM16
monitor,
shared, bank0
/Sect=_init_info_=0x805C:0×8061
/Outpū=bank \(\overline{1}\)
/Ignore
Notice the init info section is placed in address space \(0 \times 805 \mathrm{c}\) to \(0 \times 8061\). This is basically the rest of the space after Banko _init_info_ usage. Also the Link addresses for BANKO and SHARED are appropriately mentioned in the assembly files bank0.asm and shared.asm and they are also linked. The shared address (ROM16 and RAM16) space is properly updated with the information from bankO_1.map.

Contents of the Linker output file BANK1_2.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:38

Reset Vector: 0000
-- Range Definitions --
BASE 0004:00BF
ROM16 4000:7FFF
ROM16 8742:FFAE
ROM16 1000:3FFF
RAM16 OCOO:OFFF
RAM16 O1C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
\begin{tabular}{lll}
\(0 C 00\) & \(0 C 01\) & RAM16 \\
4000 & 4099 & ROM16 \\
\(409 A\) & \(40 D 9\) & ROM8
\end{tabular}
805C 8061 ROM16
-- Memory Type Map --
BASE
[size \(=0000]\)
RAM16
OCOO OCO1
[size \(=0002\) ]
RAM8 [size \(=0000]\)

ROM16
40004099
805C 8061 [size \(=00 A 0\) ]

ROM8
409A 4009
[size \(=0040\) ]
VECTOR [size \(=0000]\)
```

-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
OCOO OCO1
[size = 0002]
TOTAL ROM = ROM16 + ROM8 + VECTOR
40004099
409A 40D9
805C 8061
[size = 00EO]
-- Section Table --
start end attributes Section
Module
805C 8061 ROM16 WORD _INIT_INFO
805C 8061 monītor
OCOO OCO1 RAM16 WORD MONITOR_RAM16_BSS
OCOO 0CO1 monitor
4 0 0 0 4 0 9 9 ~ R O M 1 6 ~ W O R D ~ M O N I T O R \_ C O D E ~
4 0 0 0 4 0 9 9 ~ m o n i t o r ~
409A 4009 ROM8 BYTE MONITOR_ROM8_STRDATA
409A 40D9 monitor
Error: No End Address has been specified
_build_tables . . . . . 85ED Null
-BAN̄KO
capture_table . . . . . 85F2 Null
-BANKO}\mathrm{ monitor
_coefficients . . . . . OA2E Null
-SHARED
_compute_coefficients . 85F7 Null
-BANK\overline{O}
_compute_prediction . . 4032 Null ROM16
-monitor
_error . . . . . . . . . }8601 Null
-BANKO monitor
_fatal_error . . . . . . 8606 Nul1
-BANKO
_initialize_table_memory 85E8 Null
-BANKO
_live . . . . . . . . . OA42 Null
-SHARED monitor
_monitor . . . . . . . . }4000 Null ROM16
-monitor

```
```

printf . . . . . . . . 81IA Null
-SHARED monitor
_putchar . . . . . . . . 80AB Null
-SHARED
_validate_calculation . 4053 Null ROM16
-monitor

```

Notice that there is no undefined external reference error messages.
Since the function Main is not defined in this bank there is no reset vector address defined and hence the Linker gives the 'no end address specified' error message, which can be ignored.

Contents of the Linker command file SHARED_2.CMD which is
same as SHARED_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=shared_2.map
/Table
/Cr
\(/\) Range \(=\) BASE \(=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16 \(=(0 \times 0200: 0 \times 0 F F F, 0 \times 01 C 0: 0 \times 01 F F, B A S E)\)
/Range=RAM8=RAM16
/Range=ROM16=(0x8000:0xFFCF,0x1000:0x3FFF)
/Range=ROM8=ROM16
/Sect \(=\) c_stack \(=0 \times 0200: 0 \times 0\) FFF
/Sect=switch_stack=c_stack
main,
timers,
uart, crtfirst,
bankswit, shared_1
/Output=shared

Contents of the Linker output file SHARED_2.MAP which should be identical to SHARED_1.MAP:

NSC LNHPC, Version E2 (Nov 02 15:46 1987)

Reset Vector: FFAF
-- Range Definitions --
BASE 0002:00BF
ROM16 8000: FFCF
R0M16 1000:3FFF
RAM16 0200:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
\begin{tabular}{lll}
0002 & 0003 & BASE \\
0200 & OABF & RAM16 \\
8000 & \(80 A 8\) & ROM16 \\
80AA & 8118 & ROM16 \\
811A & \(845 E\) & ROM16 \\
8460 & \(85 D D\) & ROM16 \\
85DE & \(873 C\) & ROM8 \\
FFAF & FFBF & ROM8 \\
FFF4 & FFF5 & VECTOR \\
FFFA & FFFB & VECTOR \\
FFFE & FFFF & VECTOR
\end{tabular}
```

-- Memory Type Map --
BASE
0002 0003
[size = 0002]
RAM16
0200 0ABF
[size = 08CO]
RAM8
[size = 0000]
R0M16
8000 80A8
80AA 8118
811A 845E
8460 85DD
[size = 05DB]

```
```

R0M8
85DE 873C
FFAF FFBF
[size = 0170]
VECTOR
FFF4 FFF5
FFFA FFFB
FFFE FFFF
[size = 0006]
-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
0 0 0 2 0 0 0 3
0 2 0 0 ~ 0 A B F
[size = 08C2]
TOTAL ROM = ROM16 + ROM8 + VECTOR
8000 80A8
80AA }811
811A 845E
8460 85DD
85DE 873C
FFAF FFBF
FFF4 FFF5
FFFA FFFB
FFFE FFFF
[size = 0751]

```
-- Section Table --
\begin{tabular}{llll} 
start end & attributes & \begin{tabular}{c} 
Section \\
Module
\end{tabular} \\
0200 & O9FF & RAM16 WORD & C_STACK \\
0200 & 09FF & & main \\
OAOD & OA27 & RAM16 WORD & SWITCH_STACK \\
OAOD & OA27 & & Bank SWitch \\
OA28 & OA2D & RAM16 WORD & MAIN_RAM16_DATA \\
OA28 & OA2D & & main \\
OA2E & OA41 & RAM16 WORD & MAIN_RAM16_BSS \\
OA2E & OA41 & & main \\
8000 & 8031 & ROM16 WORD & MAIN_CODE \\
8000 & 8031 & & main \\
85DE & 85E3 & ROM8 WORD & MAIN_RAM16_INIT \\
85DE & 85E3 & & \\
& & main
\end{tabular}

```

        -Bank Switch
    _coefficients . . . . . OA2E Byte RAM16
-main
_compute_coefficients . 85F5 Null ROM8
-Bank Switch
main
d_print\overline{f}}\mathrm{ . . . . . . . }8492\mathrm{ Null ROM16
-libp libi
_error. . . . . . . . . 85FF Null ROM8
-Bank_Switch
_fatal_error . . . . . . }8604 Null ROM8
-Bank_Switch
initial\overline{ize_inputs . . . 8062 Null ROM16}
-timers - main
_initialize_outputs . . 80AA Null ROM16
-uart - main
initialize_table_memory 85E6 Null ROM8
-Bank Swन̈tch main
live .. . . . . . . . OA42 Byte RAM16
-timers
_main . . . . . . . . . 8000 Null ROM16
-main crtfirst
_monitor . . . . . . . 85FA Null ROM8
-Bank Switch main
_operational . . . . . . OA28 Byte RAM16
-main
_predicting . . . . . . OA2C Byte RAM16
-main
_printf . . . . . . . . 811A Null ROM16
-1ibi SHARED_1
_put_uart . . . . . . 810E Null ROM16
-üart
putchar . . . . . . . . 80AB Nul1 ROM16
-uart libi libp
s_printf . . . . . . . }8460\mathrm{ Null ROM16
-libp libi
_timer_service . . . . . }8063\mathrm{ Null ROM16
-timers
-u_printf .libp . ijibi

```
After final linkages the shared bank address space in the map files
BANKO_2.MAP, BANK1_2.MAP and SHARED_2.MAP should be verified for
no memory overlap.
```

; ***********************************************************
; * National Semiconductor MicroController Group *
; * HPC C Compiler Support and Library Routines *
; * C C Run Time Initialization User Tunable Code * *
; ************************************************************
;Copyright (c) 1987, National Semiconductor, Santa Clara Ca 95051
;See CRTFIRST.INC source code for explanation of macros and usage
;Code origin
.sect crtfirst,rom8,abs=0xffaf
ld 0x00f3.b,\#0xff ;output pins for upper Port B
jp .
.incld crtfirst.inc
.end PROGRAM_start

```
```

; SHARED 1.ASM - Bank switch support function
; To force library functions onto shared bank and to
; allocate continuous space for _init_info_ section on the
; shared bank.
incld bankdefs.inc
force_library printf
init_dummy 18,6
.end
; BANKO.ASM - Link address for functions actually defined
; in bankO
.incld bankdefs.inc
link_address initialize_table_memory, 0x85e8
link_address build_tablës, 0x\overline{8}5ed
link_address capture_table, 0x85f2
link_address compute_coefficients, 0x85f7
link_address error, \overline{0}\times8601
link_address fatal_error, 0x8606
.end
; BANK1.ASM - Link address for the function actually defined
; in bankl.
.incld bankdefs.inc
link_address monitor, 0x85fc
.end
; SHARED.ASM - Link address for the functions and variables
; defined in shared address space.
.incld bankdefs.inc
link_address printf, 0x811a
link_address putchar, 0x80ab
link_address live, 0x0a42
link_address coefficients, 0x0a2e
.end

```
```

    .title crtfirst, 'C Run Time Initialization'
    ; (l**************************************************************
;Copyright (c) 1987, National Semiconductor, Santa Clara Ca }9505
;Edit History
; 12/15/86 DKL Create from CCHPC startup output
; 2/6/87 DKL Convert to new Assembler Syntax
; 2/9/87 DKL Seperate out Tunable Code
; 3/4/87 RPG Modify to suit new compiler
; 3/10/87 DKL Changes to DKL arrangement, initialize memory
; 3/20/87 DKL Stack out, efficient list order in
; 5/6/87 DKL Make this the included, not includer, file
; 7/27/87 DKL Move Initialization of RAM to separate subroutine
;
.public PROGRAM_start, PROGRAM_exit
.extrn _main
.ifndef memories 8bit
.extrn initiālize_memories
.else
.extrn initialize_memories_8bit
.endif
.extrn STACK_start
.form
;This routine provides the standard C RunTime Routine for starting a
;compiled and linked program. It initializes the stack pointer and
;RAM memories, and enters the compiler generated code in function
;"main()" with no arguments.
;Four macros are used to allow the end user to have control of the start
;process at key moments, before the C code begins execution. The macros
;used are ORIGIN, START, READY, and HALT, in the following fashion:
;
; ORIGIN
;PROGRAM start:
; \
; START
jsrl initialize_memories
READY
jsrl _main
PROGRAM exit:
; \overline{HALT}
;
;Code size is tested to ensure that the code does not overwrite any
;dedicated addresses (e.g., subroutine jump table), and optionally to

```
;ensure that no space is wasted between the end and the dedicated area. ; The dedicated address is defined as ADDRESS limit, and the check for ;waste space is controlled by ORIGIN_check being non-zero. Either of ; these may be redefined by the user in the ORIGIN macro.
;ORIGIN macro
;Must declare the section and set the absolute origin for the startup ; code. Code must end before any dedicated addresses (ADDRESS_limit), ;and should not waste any space. If any of the other macros here are ; lengthened, this must be adjusted. Might optionally redefine values ; of ADDRESS_limit or ORIGIN_check.
;
;START macro
;Code to execute after the stack pointer is initialized, and before the ;memories are initialized. Must enable the appropriate configuration ;options for the chip, so that memories can be accessed. Since all ; memories can be accessed, the list of RAM memories can be accessed ; where ever it may be.
;
; READY macro
; Code to execute after memory is initialized, but before the C code is ;entered.
;HALT macro
; Code to execute when the \(C\) code terminates. ;
;Limit address of code for this routine (first dedicated address)
; Whether to check that the origin provided is exactly correct
.form
;C RunTime Initialization Startup Code
ORIGIN ;declares absolute section and defines address
PROGRAM_start:
1d sp,\#STACK_start ;Initialize stack
START ;User code option
.ifndef memories_8bit
jsrl iñtialize_memories
.else
jsrl initialize_memories_8bit
.endif
READY
jsrl _main
PROGRAM_exit:
HALT
origin \(=\) ADDRESS limit - . + PROGRAM_start
.if . > ADDRESS̄ limit
.ERROR \({ }^{\text {T }}\) Startup Routine overlaps Subroutine Jump Table'
.else
TL/DD/10131-33
.if . < ADDRESS limit \& ORIGIN_check .ERROR 'STtartup Routine not contiguous to Subroutine Jump Table' .endif .endif

Title Bank Switch, 'Bank Switch Function for Function Calls' *********************************************************
; *
* National Semiconductor MicroController Group *
* *
* HPC Code to Support Inter-Bank Function Calls *
* BANKSWIT.ASM - Bank switch support functions *
*********************************************************
;Copyright (c) 1988, National Semiconductor, Santa Clara Ca 95051
;Edit History
; 3/10/88 DKL Create for Memo/Apps note
; 3/15/88 DKL Add direct support for
C function names, assembler special
;This is the main switching function to allow inter-bank function calls ; transparent to the complier and assembler.
; Requires compilation with the value SWITCH_STACK_DEPTH defined, for the ; number of levels of inter-bank function call nesting to be allowed. The ; value should take into account any interrupt nesting from any interrupt ;service routines which may switch banks.
; Is called with stack as
; SP -----> Next free location
SP-2 ---> Intermediate Switch Function Return Address
SP-4 ---> Destination's Return Address
SP-6 ---> Destination's Argument 1
... Destination's Argument Space
oid \(s p\)-> Destination's Argument \(n\) Caller's Local Variable Space
FP -----> Caller's First Local Variable
FP-2 ---> Caller's Parent's Frame Pointer
FP-4 ---> Caller's Return Address
FP-6 ---> Caller's Argument 1
... Caller's Argument Space
;and must call Destination Function with stack in same form, but the ; Destination's Return Address must cause return to the switcher function.
; An additional stack is necessary to store the additional information so ; the main stack is not polluted. This also requires an additional stack ;pointer.
.form
.macro switch_to function, bank, address .public _- function
- function: jsr function_call_switcher
.if @ > 1
.byte low(address)
.byte high(address)
.byte bank
```

        .else
        .byte 0,0,0 ;temporary place holders
    .endif
    .endm ;switch_to
    .macro switch_assembly function, bank, address
        .public function
    function:
jsr function_call_switcher
.if @> 1
.byte low(address)
.byte high(address)
.byte bank
.else
.byte 0,0,0 ;temporary place holders
.endif
.endm ;switch_assembly
form
;Bank Switching Control Port
bank_switch_port= 0x00e3:b ;must not touch low byte of Port B
;Values for Bank Switching Control Port
bank0 = Ox00
bank1 = 0x01
bank2 = 0x02
bank3 = 0x03
bank4 = 0x20
bank5 = 0x21
bank6 = 0x22
bank7 = 0x23
bank8 = 0\times40
bank9 = 0\times41
bank10 = 0x42
bank11 = 0x43
bank12 = 0x60
bank13 = 0x61
bank14 = 0x62
bank15 = 0x63
;Switch stack
.sect switch_stack, ram16, rel
.dsW SWITCH_STACK_DEPTH * 2
growth = 4
.endsect
;Switch stack pointer
.sect switch_pointer, base, rel
switch_stack_pointer: .dsw 1
.endsect
;Initialization value for switch stack pointer
.sect switch_init, rom8, rel
.byte low(e_sect(switch_stack))
.byte high(\overline{e_sect(switch_stack))}

```
```

    .endsect
    ;Initialization control for switch stack pointer
.sect init info, rom16, rel
.word b_sec\overline{t}(switch_pointer)
.word e_sect(switch_pointer) -1
.word b_sect(switch_init)
.endsect
.sect switch_code, rom8, rel
;Linkages
.incld banklink.inc
;Switch from caller's bank to destination bank, transparently
;All registers must be preserved
;
function call switcher:
push a ;free up registers
push X
add switch_stack_pointer,\#-growth ;get switch stack room
1d x,switch_stack_pointer
1d a,bank_switch_port ;put caller bank on switch stack
x a,[x+].w
1d a,-8[sp].w ;put caller return on switch stack
x a,[x+].w
1d a,-6[sp].w ;access destination information
st a,x
1d a,[x+].b ;get destination address onto stack
st a,-6[sp].b ;(as bytes because no alignment)
st a,-5[sp].b
1d a,[x+].b ;put destination bank in port
st a,bank_switch_port
1d a,\#func̄tion_cäll_returner ;put switcher return on stack
st a,-8[sp].w
pop x
pop a
ret ;transfer to destination in new bank
;
;Return to caller's bank from destination bank, transparently
;All registers must be preserved
;
function_call_returner:
push ' a ;space for return address
push a ;free up register
1d a,[switch_stack_pointer].w ;restore caller bank
st a,bank_swītch_port
1d a,2[swítch_stäck_pointer].w ;restore caller return
st a,-4[sp].w
add switch_stack_pointer,\#growth ;give up switch stack room
pop a
ret ;return to caller in original bank
;
.endsect
.end

```


;For every inter-bank link into a module, substitute definitions ;are needed using the values of the inter-bank link in shared ;memory. These macros make it easier.
;
; link_address function, address
;where function is the name of the linked function and address is the ;address of the link code in the shared bank.
```

.macro link address function, address

```
    .publī -function
- function \(=\) address
.endm
.macro link assembly function, address
        .public function
function \(=\) address
    .endm
;For forcing a library routine to be linked, even though not accessed.
; force_library routine, routine, routine, ...
;Multiple lines may be used.
```

.macro force_library list
.set \$count, \overline{0}
.do @
.set \$count, $count + 1
                                    .extrn _-@$count
.enddo
.endm ;force_library
.macro force_assembly list
.set \$count, \overline{0}
.do @
.set \$count, $count + 1
    .extrn @$count
.enddo
.endm ;force_assembly
;To create the dummy place holders for the initialization information ;sections.

```
```

; init_dummy size, size, size, ...

```
;Multiple lines may be used.
.macro init dummy list
    .sect _init_info_, romi6, rel
. set \$count, 0
. do 0
.set \$count, \$count + 1
    .dsb @\$count
.enddo
    .endsect
.endm ;init_dummy
```

/*
tables.c Placed in BankO.
*/
\#include "tables.h"
extern int coefficients[10];
extern struct table_entry live;
\#define table_memory (* ((struct table_entry *) Ox6000))
\#define table_memory_end (* ((struct table_entry *) 0x8000))
static int table_entries, table_values;
static struct ta\overline{b}le_entry * first_table;
/* this initializes special RAM memory in the bank for tables */
NOLOCAL
initialize_table_memory()
{
static struct table_entry * p;
/* initialize memory as an array of structure */
for( p = \&table_memory, table_entries = 0;
p < \&table_memory_end;
p++, table_entries}+++
{
p->spins = 0;
p->rolls = 0;
p->result = 0;
}
/* record initial state */
first_table = \&table_memory;
table_values = 0;
}
/* builds a series of table entries in the RAM memory from inputs */
NOLOCAL
build_tables()
{
/*
decide when table is ready
*
capture_table();
}
NOLOCAL
capture_table()
{
static struct table_entry * next;
if( table_values < table_entries )

```
```

    {
        /* table not full, locate next and add one */
        next = first_table + table_values;
    }
    else
        /* table full, advance one as ring */
        next = first_table;
        if( ++first_table >= &table_memory_end )
        {
            first_table = &table_memory;
        }
    }
    *next = live;
    }
/* data reduction on table */
NOLOCAL
compute_coefficients()
{
static int i;
static struct table_entry * p;
for( i = 0, p = first_table; i < table_values; i++ )
{
/*
code to do data reduction on available data
*/
recursive_spin_reduction(p, 0);
if( ++p >= \&täble_memory_end)
p = \&table_memory;
}
}
}
/* reduction on each entry */
static
recursive spin reduction(entry, item)
struct table_entry * entry;
int item;
{
/* ...*/
if( item < entry->spins )
{
recursive_spin_reduction(entry, item + 1);
/* ... */
}
/* ... */
}

```
```

/*
errors.c Placed in BankO.
*/
static int error_count = 0;
NOLOCAL
error(code)
int code;
{
printf("Error number %i - continuing\n", code);
error_count++;
}
NOLOCAL
fatal_error(code)
int code;
{
static int i;
for( i = 0; i < 15; i++ )
{ putchar(0x07);
}
printf("\n\nFATAL ERROR number %i - ABORTING PROCESSING\n\n",
code);
quit();
}
NOLOCAL
quit()
printf("Program terminated. %i recoverable errors\n",
error_count);
}

```
```

/*
*/ monitor.c Placed in Bank1.
\#include "tables.h"
extern struct table_entry live;
NOLOCAL
monitor()
{
static int predictable;
/*
...
system monitoring
*/
while( live.spins < 3
|, live.rolls< 5) ;
while( !live.result )
{
compute_prediction();
}
validate_calculation();
capture_table();
}
compute_prediction()
{
int ;
/*
complex calculations to give a SWAG
*
printf("Prediction: %i\n", i);
}
validate_calculation()
{
int i, j, k;
/*
match latest result to what we would predict
*
printf("Final prediction: %i, actual: %i, accuracy: %i\n", i, j, k);
if(k<10)
{
error(1);
}
}

```
```

/*
main.c Placed in Shared.
This is the main program for the example.
*/
/*operational mode flags */
int operational = 1,
calibrating = 1,
predicting = 0;
/* controlling coefficient array */
int coefficients[10];
main()
{
initialize_inputs();
initialize_outputs();
initialize_table_memory();
while( operational )
{
while( calibrating )
{
build_tables();
}
compute_coefficients();
while( predicting)
{
monitor();
}
}
}

```

\section*{High Performance Controller in Information Control Applications}

\begin{abstract}
This paper describes National Semiconductor's HPCTM family of High Performance microControllers. Included are two examples showing how the devices are used in actual Information Control applications.
The architecture, technology, and instruction set of the HPC family are presented, with emphasis on how these features are appropriate for use in microcontroller based information control systems. Two example applications are given, the first being the use of a single chip mode HPC as an I/O processor and interrupt handler in a laser beam printer. In this case the HPC acts as a slave to the main 32-bit CPU in the printer, freeing it from the many tasks which require fast interrupt response and thus improves system throughput. The second example shows the HPC used in expanded mode as the sole microprocessor in an ESDI to SCSI bridge adapter card. The operations performed by the HPC in this application are used as an example of how the instruction set and addressing modes work together to achieve high throughput. The paper concludes with a brief discussion of the future of the HPC family of devices.
\end{abstract}

\section*{INTRODUCTION}

The HPC (High Performance Controller) family of microcontrollers was designed by National Semiconductor as the first of a new generation of 16 -bit CMOS microcontrollers.
The intention was to start afresh, using the experience gained from earlier device families and, without software
compatibility constraints, to create an architecture sufficiently advanced to be competitive for 10 years or more. Other design goals were to minimize device complexity, thus allowing for dependable, economical, high volume production, and to make HPC easy to understand so that system designers could readily convert designs to use the new family's advanced features.
These goals have been met, and, since the first device was sampled in early 1986, the HPC family has developed into a well proven solution to many design problems.

\section*{ARCHITECTURE}

The HPC family is based on a core concept. All devices share a common core including the CPU and a base set of peripherals such as timer/counters etc. Figure 1 shows a block diagram of the HPC16083 with the core emphasized at left. HPC uses a memory-mapped Von Neuman architecture, in which all registers, I/O ports, peripherals etc. are assigned memory locations in one uniform address space.
This includes the CPU registers (Figure 1), allowing all HPC instructions to operate on every register in the programmer's model. Such uniformity simplifies the work of the assembly language programmer and the writer of the \(C\) compiler, making the HPC a particularly efficient microcontroller for running programs written in " C ".


TL/DD/10346-1
FIGURE 1. HPC16083 Block Diagram

The core is connected to peripherals and on-chip memory by a 16 -bit address/data bus, which is multiplexed to reduce die size. This bus is brought out on the A port when the device is used in expanded and/or ROMless modes, allowing off-chip devices to be accessed in exactly the same fashion as on-chip memory or peripherals.
When writing assembly language or C instructions the programmer perceives no difference between on-chip and offchip memories, but both assembler and compiler take account of two key differences. When the HPC is run at high oscillator frequencies (up to 30 MHz on current production devices) a wait state must be applied for accesses to external memories or peripherals, but are never applied to onchip RAM or registers. The other difference is that accesses to on-chip locations with addresses below 100 hexadecimal (called basepage accesses) require only a one byte address, so are thus shorter and faster than accesses to nonbasepage locations (Figure 2).
\begin{tabular}{|l|l|l|}
\hline FFF:FFF0 & INTERRUPT VECTORS & \multirow{2}{*}{\begin{tabular}{l} 
HPC16083 \\
ON-CHIP ROM \\
SPACE
\end{tabular}} \\
\hline FFEF:FFDO & JSRP VECTORS & \\
\hline FFCF:E000 & GENERAL PURPOSE ROM & \\
\hline DFFF:0200 & EXPANDED MODE & \begin{tabular}{l} 
EXTERNAL \\
USER \\
MEMORY
\end{tabular} \\
\hline ADDRESS SPACE & OIFF:0IC0 & ON-CHIP RAM
\end{tabular}

FIGURE 2
The programmer must choose which variables to put into on chip RAM or the basepage to achieve maximum performance and code efficiency.
Basepage RAM, because it is very fast and efficient to use, provides many of the benefits of the register file architecture used on some other microcontrollers. The HPC is different, however, in that it has a small set of registers: Accumulator, \(B\) pointer, \(X\) pointer and \(K\) (or limit) register. These registers all have addresses and can be used as general purpose memory locations, but are best used for their special func-
tions. Many HPC instructions have two operands, the source and the destination. If the Accumulator \((A)\) register is used as the destination, this is implied in the opcode and the address of \(A\) need not be included in the instruction, thus making it shorter and faster than instructions using another memory location as the destination. If the address of the source is contained in the \(B\) register then this too can be implied from the opcode and the whole instruction becomes one byte long.
Most HPC instructions thus have a single-byte form, using the B or X register as a pointer to the memory location being accessed.
The use of the K register will be discussed in the next section.
The primary objective when designing the architecture and instruction set of HPC was to minimize code size, an approach which can reduce throughput if unlimited bus bandwidth is available. In typical microcontroller applications the use of external memory is undesirable for board space and cost reasons. If the code is too large for mask ROM, the best solution in terms of space and cost is a single, relatively slow, EPROM.
In this situation of low bus bandwidth, the high byte efficiency of the HPC goes hand-in-hand with good performance.

\section*{ADDRESSING MODES}

In keeping up with the HPC philosophy of being simple and quick to understand, the HPC instruction set (Figure 3) has relatively few mnemonics. This is because for those instructions with one or two addressable operands the same mnemonic is used regardless of the addressing mode, operand size (byte or word) or address size (depending upon whether each operand is in the basepage or not). Each individual memory location may be addressed using one of the following addressing modes:

Direct:

Indirect:

The 8- or 16 -bit address is included in the series of bytes that make up the instruction.
The 8-bit address of a word in the base page is included in the instruction. The contents of this word are used as a pointer to the variable to be accessed.
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & Add & \(\mathrm{MA}+\mathrm{Meml} \rightarrow\) MA \(\quad\) carry \(\rightarrow\) C \\
\hline ADC & Add with carry & \(\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow \mathrm{MA} \quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline ADDS & Add short imm8 & \(\mathrm{MA}+\mathrm{imm8} \rightarrow\) MA \(\quad\) carry \(\rightarrow\) C \\
\hline DADC & Decimal add with carry & \(\mathrm{MA}+\) Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline SUBC & Subtract with carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA \(\quad\) carry \(\rightarrow\) C \\
\hline DSUBC & Decimal subtract w/carry & MA-Meml \(+\mathrm{C} \rightarrow\) MA (Decimal) \(\quad\) carry \(\rightarrow \mathrm{C}\) \\
\hline MULT & Multiply (unsigned) & \(\mathrm{MA}^{*}\) Meml \(\rightarrow\) MA \& \(\mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIV & Divide (unsigned) & MA/Meml \(\rightarrow\) MA, rem. \(\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}\) \\
\hline DIVD & Divide Double Word (unsigned) & \((X \& M A) /\) Meml \(\rightarrow\) MA, rem \(\rightarrow X, 0 \rightarrow K\), carry \(\rightarrow C\) \\
\hline IFEQ & If equal & Compare MA \& Meml, Do next if equal \\
\hline IFGT & If greater than & Compare MA \& Meml, Do next if MA > Meml \\
\hline AND & Logical and & MA and Meml \(\rightarrow\) MA \\
\hline OR & Logical or & MA or Meml \(\rightarrow\) MA \\
\hline XOR & Logical exclusive-or & MA xor Meml \(\rightarrow\) MA \\
\hline \multicolumn{3}{|l|}{MEMORY MODIFY INSTRUCTIONS} \\
\hline INC & Increment & Mem \(+1 \rightarrow\) Mem \\
\hline DECSZ & Decrement, skip if 0 & Mem -1 \(\rightarrow\) Mem, Skip next if Mem \(=0\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Description & Action \\
\hline \multicolumn{3}{|l|}{BIT INSTRUCTIONS} \\
\hline \begin{tabular}{l}
SBIT \\
RBIT \\
IFBIT
\end{tabular} & \begin{tabular}{l}
Set bit \\
Reset bit \\
If bit
\end{tabular} & \begin{tabular}{l}
\(1 \rightarrow\) Mem.bit \\
\(0 \rightarrow\) Mem.bit \\
If Mem.bit is true, do next instr.
\end{tabular} \\
\hline \multicolumn{3}{|l|}{MEMORY TRANSFER INSTRUCTIONS} \\
\hline \begin{tabular}{l}
LD \\
ST \\
X \\
PUSH \\
POP \\
LDS \\
XS
\end{tabular} & \begin{tabular}{l}
Load \\
Load, incr/decr X \\
Store to Memory \\
Exchange \\
Exchange, incr/decr \(X\) \\
Push Memory to Stack \\
Pop Stack to Memory \\
Load A, incr/decr B, \\
Skip on condition \\
Exchange, incr/decr B, \\
Skip on condition
\end{tabular} & \begin{tabular}{l}
Meml \(\rightarrow\) MA \\
\(\operatorname{Mem}(X) \rightarrow A, X \pm 1\) (or 2\() \rightarrow X\) \\
\(A \rightarrow\) Mem \\
\(A \longleftrightarrow\) Mem \\
\(A \longleftrightarrow \operatorname{Mem}(X), X \pm 1\) (or 2 ) \(\rightarrow X\) \\
\(W \rightarrow W(S P), S P+2 \rightarrow S P\) \\
\(\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{W}\) \\
\(\operatorname{Mem}(B) \rightarrow A, B \pm 1\) (or 2\() \rightarrow B\), \\
Skip next if \(B\) greater/less than \(K\)
\[
\operatorname{Mem}(B) \longleftrightarrow A, B \pm 1 \text { (or } 2) \rightarrow B
\] \\
Skip next if \(B\) greater/less than \(K\)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{REGISTER LOAD IMMEDIATE INSTRUCTIONS} \\
\hline \begin{tabular}{l}
LD B \\
LDK \\
LDX \\
LDBK
\end{tabular} & \begin{tabular}{l}
Load B immediate \\
Load K immediate \\
Load X immediate \\
Load B and K immediate
\end{tabular} & \[
\begin{aligned}
& \mathrm{imm} \rightarrow B \\
& \mathrm{imm} \rightarrow K \\
& \mathrm{imm} \rightarrow X \\
& \mathrm{imm} \rightarrow B, \mathrm{imm} \rightarrow K
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{ACCUMULATOR AND C INSTRUCTIONS} \\
\hline \begin{tabular}{l}
CLR A \\
INC A \\
DEC A \\
COMP A \\
SWAP A \\
RRC A \\
RLCA \\
SHR A \\
SHLA \\
SC \\
RC \\
IFC \\
IFNC
\end{tabular} & \begin{tabular}{l}
Clear A \\
Increment A \\
Decrement A \\
Complement A \\
Swap nibbles of \(A\) \\
Rotate A right thru C \\
Rotate A left thru C \\
Shift A right \\
Shift A left \\
Set C \\
Reset C \\
IFC \\
IF not \(C\)
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& 0 \rightarrow A \\
& A+1 \rightarrow A \\
& A-1 \rightarrow A
\end{aligned}
\] \\
1 's complement of \(A \rightarrow A\) \\
\(A 15: 12 \leftarrow A 11: 8 \leftarrow A 7: 4 \longleftrightarrow A 3: 0\)
\[
\begin{aligned}
& C \rightarrow A 15 \rightarrow \ldots \rightarrow A O \rightarrow C \\
& C \leftarrow A 15 \leftarrow \ldots \leftarrow A O \leftarrow C \\
& 0 \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C \\
& C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow 0 \\
& 1 \rightarrow C \\
& 0 \rightarrow C
\end{aligned}
\] \\
Do next if \(\mathrm{C}=1\) \\
Do next if \(\mathrm{C}=0\)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{TRANSFER OF CONTROL INSTRUCTIONS} \\
\hline \begin{tabular}{l}
JSRP \\
JSR \\
JSRL \\
JP \\
JMP \\
JMPL \\
JID \\
JIDW \\
NOP \\
RET \\
RETSK \\
RETI
\end{tabular} & \begin{tabular}{l}
Jump subroutine from table \\
Jump subroutine relative \\
Jump subroutine long \\
Jump relative short \\
Jump relative \\
Jump relative long \\
Jump indirect at PC + A \\
No Operation \\
Return \\
Return then skip next \\
Return from interrupt
\end{tabular} & \[
\begin{aligned}
& \mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP} \\
& \mathrm{~W} \text { (table\#) } \rightarrow \mathrm{PC} \\
& \mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC} \\
& \quad(\# \text { is }+1025 \text { to }-1023) \\
& \mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC} \\
& \mathrm{PC}+\# \rightarrow \mathrm{PC}(\# \text { is }+32 \text { to }-31) \\
& \mathrm{PC}+\# \rightarrow \mathrm{PC}(\# \text { is }+257 \text { to }-255) \\
& \mathrm{PC}+\# \rightarrow \mathrm{PC} \\
& \mathrm{PC}+\mathrm{A}+1 \rightarrow \mathrm{PC} \\
& \text { then Mem(PC) }+\mathrm{PC} \rightarrow \mathrm{PC} \\
& \mathrm{PC}+1 \rightarrow \mathrm{PC} \\
& \mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC} \\
& \mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}, \text { \& skip } \\
& \mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}, \text { interrupt re-enabled }
\end{aligned}
\] \\
\hline
\end{tabular}

Note: W is 16-bit word of memory
MA is Accumulator A or direct memory ( 8 or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
mm8 is 8 -bit immediate data only
FIGURE 3. HPC Instruction Set Description
```

    LD X,#0100 ; Point to beginning of source code
    LD BK,# 0400, #0600;P ; Point to beginning & end of target
    LOOP: LD A,[X+].W ;Get word from source block
XS A,[B+].W ;Store it at target
JP LOOP

```


\section*{FIGURE 4. Word Block Move}

Indexed: As Indirect, but with an 8- or 16-bit immediate offset added to the pointer.
Register Indirect: As indirect, but the \(B\) or \(X\) registers are used as pointers, with their addresses implied in the opcode.
Immediate: Only for the source in two-operand instructions. An 8-or 16-bit immediate value is included in the instruction.
The first four addressing modes are used both for single operand instructions e.g. bit set, bit clear, bit test, increment, decrement, and two operand instructions such as ADD and LD.
Direct and immediate modes can be used in combination, allowing operations to be performed directly on memory or registers without using the accumulator.
Two variables, each byte or word, each located anywhere in memory, can be compared, added, divided or have any of the other two-address instructions performed on them. This improves the byte-efficiency of the HPC, and enhances the power of the instruction set in that it takes less lines of assembly code to perform a given function than it would for earlier, completely accumulator-based CPUs.
An important benefit provided by the indirect and indexed modes is that any of the 96 words of RAM or the basepage registers, such as port \(A\) or the accumulator, may be used as pointers.
There are two special addressing modes which are used only with the LD and \(X\) (exchange) instructions. These modes are called auto increment/decrement and auto increment/decrement with conditional skip, and their use is illustrated by the example shown in Figure 4.
This example uses the \(B\) pointer, the \(X\) pointer and the \(K\) register to move a block of data one word at a time. Some points to note are that the LD BK instruction initializes both registers with one instruction, and that both the LD and XS instructions increment the pointer by two because two bytes (one word) are moved. The S in XS signifies the conditional
skip. After A has been exchanged with the word pointed to by \(B, B\) is incremented, then compared with \(K\). If \(B\) is greater than \(K\) (or, for an XS \(A,[B-]\) instruction, if \(B\) is less than \(K\) ) the next statement is skipped over, thus terminating the loop. This example epitomizes the approach taken in designing the HPC family.
String operations are built up from simple data movement instructions, allowing them to be interrupted at any time with no need for complex re-start or recovery schemes.

\section*{INSTRUCTION SET}

The HPC instruction set is noticeably different from other 16 -bit controllers, in that many of its instructions are single byte. How this is achieved can be seen by looking at the opcode map (Figure 5).
Instructions such as bit manipulation operations and single byte jumps (JP) use many opcodes for the same mnemonic. This is because information, such as the jump length for JP, is coded into the opcode.
This makes these instructions very efficient, and enhances the performance of the HPC in information control applications, where decision making and bit manipulation operations tend to be important.
All of the arithmetic, comparison, logical and data movement instructions have a single byte form using register indirect addressing mode. The opcode space "used up" by having many opcodes for a few instructions is restored by using addressing mode prefixes for the less commonly used addressing modes. These make instructions using these modes one byte longer, but the use of these prefixes allows all of the two address instructions to use all of the addressing modes. Without the prefixes the HPC would run out of opcode space and restrictions would have to be placed on some instructions, making the assembly language much harder to use and the C compiler harder to write. Examples are given in Figure 6 of several combinations of instructions and addressing modes, with execution times for systems using low cost external memories.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{C. 13 HPC OPCODE MAP LSB/MSB \(\rightarrow\)} \\
\hline & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 0 & 0 & CLRA & IFBIT 0 & JSRP 0 & JSR + & JP + \({ }^{*}\) & \(J P+17\) & JP 0 & JP - 16 \\
\hline 1 & 1 & COMP A & IFBIT 1 & JSRP 1 & JSR + & JP + 2 & \(J P+18\) & JP -1 & JP - 17 \\
\hline 2 & 2 & SC & IFBIT 2 & JSRP 2 & JSR + & \(\mathrm{JP}+3\) & JP + 19 & JP -2 & JP - 18 \\
\hline 3 & 3 & RC & IFBIT 3 & JSRP 3 & JSR + & JP + 4 & JP + 20 & JP - 3 & JP - 19 \\
\hline 4 & 4 & INC A & IFBIT 4 & JSRP 4 & JSR - & JP + 5 & \(\mathrm{JP}+21\) & JP -4 & JP -20 \\
\hline 5 & 5 & DEC A & IFBIT 5 & JSRP 5 & JSR - & JP + 6 & \(\mathrm{JP}+22\) & JP -5 & JP -21 \\
\hline 6 & 6 & IFNC & IFBIT 6 & JSRP 6 & JSR - & JP + 7 & \(\mathrm{JP}+23\) & JP -6 & JP -22 \\
\hline 7 & 7 & IFC & IFBIT 7 & JSRP 7 & JSR - & \(\mathrm{JP}+8\) & JP + 24 & JP -7 & JP -23 \\
\hline 8 & 8 & SBIT 0 & RBIT 0 & JSRP 8 & RBIT \(X\) & \(J P+9\) & JP + 25 & JP -8 & JP -24 \\
\hline 9 & & SBIT 1 & RBIT 1 & JSRP 9 & SBIT \(X\) & \(\mathrm{JP}+10\) & \(\mathrm{JP}+26\) & JP -9 & JP -25 \\
\hline A & A & SBIT 2 & RBIT 2 & JSRP 10 & IFBIT \(X\) & \(\mathrm{JP}+11\) & \(\mathrm{JP}+27\) & JP - 10 & JP -26 \\
\hline B & B & SBIT 3 & RBIT 3 & JSRP 11 & SWAP A & \(\mathrm{JP}+12\) & JP + 28 & JP - 11 & JP -27 \\
\hline C & C & SBIT 4 & RBIT 4 & JSRP 12 & RET & \(J P+13\) & JP + 29 & JP - 12 & JP -28 \\
\hline D & D & SBIT 5 & RBIT 5 & JSRP 13 & RETSK & \(J P+14\) & JP + 30 & JP - 13 & JP -29 \\
\hline E & E & SBIT 6 & RBIT 6 & JSRP 14 & RETI & \(J P+15\) & \(\mathrm{JP}+31\) & JP - 14 & JP -30 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{F}} & SBIT 7 & RBIT 7 & JSRP 15 & POP & \(J P+16\) & \(\mathrm{JP}+32\) & JP - 15 & JP -31 \\
\hline & & 8 & 9 & A & B & C & D & E & \(F\) \\
\hline 0 & 0 & Dir-Dir & LD A, i & Dir-Dir & LD A,ii & LDS [B+].b & LD [ \(\mathrm{X}+\mathrm{]}\), b & LDS [B+].w & LD [ \(\mathrm{X}+\mathrm{]} . \mathrm{w}\) \\
\hline 1 & 1 & Dir-Dir & LD K, & Dir-Dir & L. K ,ii & XS [B+].b & \(x[x+], b\) & XS [B+].w & X [ \(\mathrm{X}+\mathrm{]}\). w \\
\hline 2 & 2 & Imm-Dir & LDB, & Index & LD B,ii & LDS [B-].b & LD [ \(\mathrm{X}-\mathrm{l}\), b & LDS [ \(\mathrm{B}-\mathrm{]}\).w & LD [ \(\mathrm{X}-\mathrm{]} . \mathrm{w}\) \\
\hline 3 & 3 & Imm-Dir & LD X, i & - & LD X,ii & XS [B-].b & X M [ \(X-1, \mathrm{~b}\) & XS [B-].w & X [ \(\mathrm{X}-\mathrm{l} . \mathrm{w}\) \\
\hline 4 & 4 & Dir-Dir & JMP + & Dir-Dir & JMPL & LD [B]. b & LD [X]. b & LD [B].w & LD [X].w \\
\hline 5 & 5 & Dir-Dir & JMP- & Dir-Dir & JSRL & X [B].b & \(\mathrm{X}[\mathrm{X}] . \mathrm{b}\) & X [B].w & X [ \(X\) ].w \\
\hline 6 & 6 & Imm-Dir & Direct & Index & Direct & ST [B].b & ST [X].b & ST [B].w & ST [X].w \\
\hline 7 & 7 & Imm-Dir & LD bd, i & LD BK,ii & LD wd,ii & SHR A & RRC A & SHL A & RLCA \\
\hline 8 & 8 & LD A,bd & ADD A,i & LD A,wd & ADD A,ii & ADC A,b & ADD A, b & ADC A,w & ADD A,w \\
\hline 9 & 9 & INC bd & AND A,i & INC wd & AND A,ii & DADC A,b & AND A,b & DADC A,w & AND A,w \\
\hline A & A & DECSZ bd & OR A, \({ }^{\text {i }}\) & DECSZ wd & OR A,ii & DSUBC A, b & OR A, b & DSUB A,w & OR A,w \\
\hline B & B & ST A,bd \(\dagger\) & XOR A, & ST A,wd \(\dagger\) & XOR A,ii & SUBC A,b & XOR A,b & SUBC A,w & XOR A,w \\
\hline C & C & LD bd,bd & IFEQ A, & LD wd,wd & IFEQ A,ii & JID & IFEQ A, b & JIDW & IFEQ A,w \\
\hline D & D & LD BK, i & IFGTA, & Indirect & IFGT A,ii & - & IFGT A, \({ }^{\text {b }}\) & - & IFGT A, w \\
\hline E & E & X A, bd & MULT A, i & X A,wd & MULTA,ii & - & MULT A,b & - & MULT A,w \\
\hline F & F & XIndirect & DIV A, \({ }^{\text {i }}\) & PUSH & DIV A,ii & DIVD A,b & DIV A, b & DIVD A,w & DIV A,w \\
\hline \multicolumn{10}{|l|}{\(-=\) opcode is reserved for future use.} \\
\hline \multicolumn{10}{|l|}{b = byte of memory} \\
\hline \multicolumn{10}{|l|}{bd = direct byte of memory} \\
\hline \multicolumn{10}{|l|}{\(i=8\)-bit immediate value} \\
\hline \multicolumn{10}{|l|}{\(w=\) word of memory} \\
\hline \multicolumn{10}{|l|}{wd = direct word of memory} \\
\hline \multicolumn{10}{|c|}{\(\mathrm{ii}=16\)-bit immediate value} \\
\hline \multicolumn{10}{|c|}{Dir-Dir, Imm-Dir, Index, Direct, Indirect and XIndirect are all Addressing Mode directives.} \\
\hline \multicolumn{10}{|l|}{Notes:} \\
\hline \multicolumn{10}{|l|}{*NOP is the same as \(\mathrm{JP}+1\) and has the same opcode.} \\
\hline \multicolumn{10}{|l|}{\(\dagger\) These opcodes are LD if prefixed by Dir-Dir or Imm-Dir directive.} \\
\hline
\end{tabular}

FIGURE 5
\begin{tabular}{|llll|}
\hline & & 20 MHz & \(\mathbf{3 0 ~ M H z}\) \\
\hline CLR & A & 300 ns & 200 ns \\
RRC & A & 400 ns & 267 ns \\
LD & B, H'3CF2 & 600 ns & 400 ns \\
IFBIT & 7,[B].B & 800 ns & 533 ns \\
ST & A,38.W & 900 ns & 600 ns \\
JSR & & \(1.10 \mu \mathrm{~s}\) & \(733 \mu \mathrm{~s}\) \\
JSRL & & \(1.40 \mu \mathrm{~s}\) & \(933 \mu \mathrm{~s}\) \\
ADC & [H'10].W, [H'20].W & \(1.70 \mu \mathrm{~s}\) & \(1.13 \mu \mathrm{~s}\) \\
DSUBC & [H'AO].W, [H'B0].W & \(2.00 \mu \mathrm{~s}\) & \(1.33 \mu \mathrm{~s}\) \\
MULT & A, [B].W & \(5.90 \mu \mathrm{~s}\) & \(3.93 \mu \mathrm{~s}\) \\
DIVD & A,[X].W & \(6.40 \mu \mathrm{~s}\) & \(4.27 \mu \mathrm{~s}\) \\
Times Calculated with 1 Wait State Inserted & & \\
\hline
\end{tabular}

FIGURE 6. Typical Execution Times
There are many more powerful features of the HPC instruction set, but space does not permit describing them here. For more information see the documents listed in the references section.

\section*{TECHNOLOGY}

The HPC family and nearly all other new National Semiconductor analog and digital VLSI devices are fabricated in an advanced double metal process called M2CMOS. This is a very high speed process, as shown by the current production two micron (drawn) HPC46083, which is available as a 30 MHz version.
The HPC family has been migrated to a 1.5 micron (drawn) process for the first part with an analog to digital converter on chip, the HPC46164.
National Semiconductor already manufactures the NS32532 microprocessor in 1.25 micron M2CMOS, and will shrink this process still further in the future. The HPC devices will be migrated to these smaller geometries and will benefit from other process developments such as on chip EPROM.

\section*{INFORMATION CONTROL APPLICATIONS}

\section*{Laser Beam Printer Front End Processor}

This section describes a customer's application for an HPC46083 used in single chip mode. It makes use of the Universal Peripheral interface (UPI) port which is a feature of all HPC devices with on-chip mask ROM.

The UPI port allows an HPC device to be used as a peripheral to a host processor, connected to the host via its data bus. The HPC in UPI mode appears to the host to be a peripheral device such as a UART, but provides additional processing power, relieving the host of interrupt-intensive tasks and thus improving the host's performance.
The UPI port of the HPC provides status signals to both the HPC CPU and that of the host which ensure that no data is lost when the CPUs communicate.
In the laser beam pointer (LBP) application (Figure 7), the HPC handles the serial and Centronics interfaces of the printer, buffering received characters and interrupting the host CPU when a block of up to 128 characters has been received. When the host CPU (a National Semiconductor NS32CG16 printer/display controller) is interrupted it then transfers the whole block of data into its own memory very rapidly.
This approach reduces the number of interrupts received by the 32CG16 by a factor of over 100 compared to a solution using a conventional UART while being simpler, cheaper and offering higher system performance than using a DMA approach. These overhead reductions are very important in LBP systems, because the main CPU must keep up with the paper movement, otherwise image data will be lost.
In addition to improving printer performance, the HPC reduces the system cost by providing functions that would otherwise need extra devices. The HPC acts as the interrupt controller for the 32CG16, generating an interrupt signal to it and then placing the interrupt vector on the UPI port when the 32CG16 acknowledges the interrupt. Another function provided by the HPC is an intelligent interface to the printer front panel displays and push buttons controlling such functions as LCD contrast. Finally, the HPC implements a serial interface to the electronic subsystem of the printer engine itself, providing diagnostic capability to the 32CG16. For all of these functions, the HPC performs first-level error checking, further relieving the main CPU of minor tasks.
The LBP is at one extreme of the range of HPC applications, where the HPC uses virtually nothing but its on-chip peripherals and memories.
The next section deals with an application towards the other end of the range.


TL/DD/10346-2
FIGURE 7


TL/DD/10346-3
FIGURE 8

\section*{SCSI Bridge Adapter}

The fast growing usage of Winchester disk drives in the Small Computer System Interface (SCSI) environment has provided another important market for the HPC family.
The HPC architecture is well suited for use in embedded SCSI systems, as the peripherals such as the SCSI interface device may be memory mapped into the HPC address space, allowing bit and byte manipulation operations to be performed directly on the registers of the peripheral using single assembly language instructions. Many SCSI interface devices are relatively unintelligent, requiring the CPU to perform many bit test, set, and clear operations to set up a data transfer operation. Most other microcontrollers need up to three instructions to set a bit in one of these peripherals, thus reducing drive performance.
National Semiconductor has produced an ESDI-to-SCSI bridge adapter board, which demonstrates the use of the HPC46003 and the DP8466A disk data controller in a real synchronous SCSI system. A software package has been written in HPC assembly language which implements the SCSI common command set and is available in source code form to companies wishing to use the HPC in embedded SCSI or host adapter designs.

The code was written in HPC assembly language because for very high volume, cost sensitive designs, like a disk drive, the extra development cost of writing in assembler is outweighed by the advantages of reduced code size and improved performance.
The adapter board design (Figure 8) uses the HPC46003 running in 8-bit mode with a single EPROM providing program memory. Data memory is provided by the 256 bytes of on-chip RAM which provides fast scratch pad and stack space.
One important function in embedded SCSI disk drives is logical to physical address conversion, in which a logical address (typically 24 bits) is divided twice by constants, the result and the two remainders being the head, cylinder and sector numbers.
The HPC is capable of dividing a 32 -bit number by a 16 -bit number in under four microseconds, thus providing a dramatic improvement in logical to physical address conversion time compared to earlier 8 -bit microcontroller solutions. As a final point in this necessarily brief discussion, the HPC uses very little power due to its advanced CMOS manufacturing technology. This is important in disk drive applications, where low power consumption is an important performance parameter for the end product.

\section*{CONCLUSION AND FUTURE DEVELOPMENTS}

This paper has discussed the design of the HPC family and described two actual applications in important market areas. The development work performed for these and other projects has shown that the HPC architecture provides very high performance in embedded control applications.
The plans for future products are to take the high performance core and add various combinations of peripherals, thus allowing the family to reach a wide range of markets. Figure 9 shows some of the current and future devices.
\begin{tabular}{|l|l|}
\hline HPC16083 & 8K ROM, 256 RAM \\
\hline HPC16003 & ROMless, 256 RAM \\
\hline HPC16400 & 256 RAM, 2 HDLC + 4 DMA Channels \\
\hline HPC16164 & 16K ROM, 512 RAM, 8 Channel ADC \\
\hline HPC16064 & 16K ROM, 512 RAM \\
\hline HPC16104 & ROMless, 8 Channel ADC \\
\hline HPC16004 & ROMless, 512 RAM \\
\hline HPC167164 & 16K EPROM, 512 RAM, 8 Channel ADC \\
\hline
\end{tabular}

FIGURE 9. HPC Family Devices Principal Features

\section*{REFERENCES}

National Semiconductor Application Note AN-510: Assembly Language programming for the HPC.
National Semiconductor Publication Number 424410897001A July 1987: HPC16083/HPC16043/HPC16003 User's Manual.

\section*{Pulse Width Modulation Using HPC}

As the use of MicroControllers in embedded control applications grows in popularity, we find more use of width modulated pulse trains. Typical applications that use Pulse Width Modulation are automotive engine control, motor speed control, display intensity control, and sound generation.

\section*{PWM DEFINITION}

Pulse width modulation is simply a method of communicating information to a device. It can be viewed as an analog signal provided in digital form. Figure 1 shows a typical timing diagram of a PWM signal. The duty cycle is expressed as the duration of \(T_{\text {on }}\) over the sum of \(T_{o n}\) and \(T_{\text {off }}\). \(A\) signal has a constant duty cycle if \(T_{o n}\) and \(T_{\text {off }}\) are uniform. If \(T_{o n}\) is equal to \(\mathrm{T}_{\text {off }}\), the signal has a \(50 \%\) duty cycle.
\[
\text { Duty Cycle }=\frac{T_{\text {on }}}{T_{\text {on }}+T_{\text {off }}}
\]


TL/DD/10347-1
FIGURE 1. A Typical PWM Signal

\section*{TYPICAL APPLICATIONS THAT REQUIRE PWM}

One element of an automotive engine control system is the spark ignition. In a distributorless ignition system, spark control signals are required to appear in sequence, with a time delay between each of them. Typical signals for a four spark plug system are shown in Figure 2. The generation of these signals will be explained further in the timer synchronous output section.


TL/DD/10347-2
FIGURE 2. HPC Based Spark Ignition Control
Another element of an automotive system is the carburetion and idle speed control. When no pressure is applied to the

National Semiconductor
Application Note 586
Alvin Chan, Bill Miller, Bob Moeckel, Bob Hanrahan

accelerator pedal, the throttle is completely shut off. The idle speed control utilizes a stepping motor to operate an auxilliary fuel valve. Figure 3 shows the control signals that have to be generated for a four phase stepper motor. Each of the PWM signals should have a phase lag of one quarter of a cycle from the previous one.
PWM is applied to motor speed control. The speed of a dc motor is directly proportional to the voltage applied.


TL/DD/10347-3
FIGURE 3. Stepper Motor Control Signals
PWM is used selectively to switch full supply power on and off to the motor at some frequency and duty cycle. The bigger the duty cycle, the more power is supplied to the motor. Hence the speed is higher. Motor speed can be controlled by adjusting the ON time of the signal. Figure 4 depicts the relationship of motor speed and the applied signal.


TL/DD/10347-4
FIGURE 4. Using PWM to Control Motor Speed
The same manipulation also applies to controlling the intensity of light emitting diodes. The brightness of the LED can be varied by using different duty cycles.
Sound synthesis can be achieved by uniting the process of sinusoidal signal generation and envelope generation.
A sinusoidal signal can be generated by a variety of methods. A common technique is to use Walsh functions. Walsh functions are the digital equivalent of Fourier Series. They are essentially pulse signals with varying duty cycles. The individual Walsh components are generated by the microcontroller and combined with the proper weighting factors to form the sinusoids.

Envelope generation can be done by using PWM to build a D/A converter. The envelope will give the composite sinusoidal signal the characteristic sharp attack followed by slow decay. The amplitude of the envelope function is altered by changing the duty cycle of the PWM input to the D/A converter. This function is performed by another timer.

\section*{HPC Implementation}

National Semiconductor's HPC, High Performance MicroController, provides a simple method for generating width modulated pulse trains, with little or no software overhead, by use of the device's 9 on-chip timers, T0 through T8.

\section*{SETTING UP HPC TO DO PWM}

\section*{PWM Outputs in the HPC}

Timers T1 through T7 are down-counters with associated input registers R1 through R7. The value in the registers is loaded automatically into the timers when the timers underflow. Timers T2 through T7 have individual output signals which toggle when the timers underflow. Interrupts are generated at the time of underflow Figure 5 shows the structure of these timers.


TL/DD/10347-5
Note: Only Time 4 is Shown. T5, T6, and T7 are identical.
FIGURE 5. HPC Timers T2-T7

Timers T2 through T7 can be separated into 2 groups. Different procedures and registers are used to set up the two groups of timers. In one group is timers T4 through T7, which are dedicated to PWM applications. They count down at a constant rate of \(1 / 16\) of the input clock (CKI/16) while enabled to do so. In the other group are the more versatile timers, T2 and T3. The clock input to timers T2 and T3 may be independently selected as coming from one of 14 available prescaled versions of the CKI clock, or from an external pin, as specified in the DIVBY register. Timer T2 can also be specified to be clocked on underflows from timer T3 by appropriate selection in the DIVBY register; the pair then form, in effect, a single 32-bit counter.
With timers T4 through T7, the maximum PWM frequency that can be achieved is half of CKI/16. The associated register provides a 16-bit resolution for the duration of the pulse width.

To use T2 and T3 as PWM timers, the clock must come from an internal source. By configuring the DIVBY register and selecting a value for the counter, the maximum frequency that can be achieved is half \(\mathrm{CKI} / 16\) and the minimum frequency is half (CKI/131072)/65536.

\section*{50\% Duty Cycle PWM}

On underflow of the timers T2 through T7, the value in the corresponding input register is automatically reloaded into the counters. Therefore a \(50 \%\) duty cycle PWM can be generated without software intervention once the timer is set up.
Listings 1 and 2 illustrate the use of T4 and T2 in generating PWM outputs. The PWM frequency to be generated is 20 kHz . By using a 16 MHz crystal and CKI/16 as the input clock, the counter value to be loaded into the registers is 24 so that an underflow occurs and the output toggles every \(25 \mu \mathrm{~s}\).

\section*{Generating Non 50\% Duty Cycle PWM without Listing 1 Use of T4 to Generate 50\% Duty Cycle}
\begin{tabular}{|c|c|c|}
\hline & .TITLE & 'T4 PWM 50\% DC' \\
\hline & . SECT & CODE,ROM16,REL \\
\hline TMMODE & = & 0190 :W \\
\hline DIVBY & = & 018E:W \\
\hline T4 & = & 0140 :W \\
\hline R4 & = & 0142:W \\
\hline T5 & = & 0144 :W \\
\hline R5 & = & 0146 :W \\
\hline PWMODE & = & 0150 :W \\
\hline PORTP & = & 0152 :W \\
\hline PWMSTR: & LD & SP,\#STKS ;initialize stack pointer \\
\hline & LD & PWMODE,\#0x4 ;stop timer T4 \\
\hline & NOP & ;delay to provide 8 ;CK2 cycles \\
\hline & NOP & \begin{tabular}{l}
;to make sure timer \\
;is updated
\end{tabular} \\
\hline & LD & PWMODE, \#OXC
\(\left.\quad \begin{array}{c}\text {;clear T4 } \\ \text {;interrupt pending bit }\end{array}\right]\) \\
\hline & LD & T4,\#24 ;load T4 with counter ;value to obtain a 20 kHz PWM ;frequency the counter should ;underflow on a 40 kHz frequency, ;therefore by using a 16 MHz crystal ;and CKI/16 input to the timer, the ;counter value should be 24 ; \(16 \mathrm{MHz} / 16 / 25=40 \mathrm{kHz}\) \\
\hline & LD & \(\begin{array}{ll}\text { R4,\#24 } & \text {;load auto-reload } \\ & \text {;register }\end{array}\) \\
\hline & SBIT & 0, PORTP \(\quad\);set initial value of \\
\hline & SBIT & 3,PORTP \(\quad\);enable toggling of \\
\hline & RBIT & 2,PWMODE ;start timer \\
\hline STOP: & & \\
\hline & JP & STOP \\
\hline & - ENDSEC & \\
\hline & . SECT & STACK, BASE \\
\hline STKS: & DSW & 10 \\
\hline & . ENDSEC & \\
\hline & . END & PWMSTR \\
\hline
\end{tabular}

\section*{Non 50\% Duty Cycle PWM (Software/Interrupts)}

Timers T1 through T7 will generate an interrupt on underflow. For non-50\% duty cycle PWM, software has to be involved in controlling the duty cycle. The same software for the \(50 \%\) duty cycle is used to set up the timers for counting down. On interrupt from the timers, the interrupt service routine loads the other half of the cycle time into the timer register.
On each interrupt from the timer the user software alternately loads \(T_{\text {on }}\) and \(T_{\text {off }}\) into the register. The result is a constant duty cycle output. Examples of programming the interrupts are shown in listings 3 and 4.

\section*{TIMER SYNCHRONOUS OUTPUTS OF TIMER T2}

Timer T2 has in addition to the normal output pin, four output pins which can be independently selected. These pins are referred to collectively as the "Timer Synchronous" outputs. Figure 2 shows the synchronous output being applied
to engine control in spark ignition. The signals TS0 to TS3 are synchronous outputs derived from timer T2. By enabling each pin in sequence, the spark control signals SP1 to SP4 can be generated.

\section*{SOFTWARE INTERVENTION}

Another problem facing the designer of a MicroController based system is that software overhead must be kept to a minimum. Interrupt latency and changing input registers can use a significant portion of the time which would otherwise be available for processing of sensor data.
The conventional way of generating non-50\% duty cycle was discussed earlier. That involves software changing the value of the auto-reload register every time the timer counts down and interrupts. Two timers can be used to generate two synchronized and offset \(50 \%\) duty cycle pulses. By EXCLUSIVE-ORing them, a non-50\% duty cycle PWM is generated.

Listing 2 Use of T2 to Generate 50\% Duty Cycle
\begin{tabular}{|c|c|c|}
\hline & . TITLE & 'T2 PWM 50\% DC' \\
\hline & . SECT & CODE,ROML6,REL \\
\hline TMMODE & = & 0190:W \\
\hline DIVBY & = & 018E:W \\
\hline BFUN & = & 00F4:W \\
\hline DIRB & = & 00F2:W \\
\hline PORTB & = & 00E2:W \\
\hline T2 & = & 0188:W \\
\hline R2 & = & 0186:W \\
\hline PWMSTR : & LD & SP,\#STKS ;initialize stack pointer \\
\hline & LD & TMMODE,\#0x400 ;stop timer T2 \\
\hline & NOP & ;delay to provide 8 \\
\hline & NOP & \begin{tabular}{l}
;CK2 cycles to make \\
;sure timer is updated
\end{tabular} \\
\hline & LD & TMMODE,\#0xCOO ;clear T2 \\
\hline & SBIT & \begin{tabular}{ll} 
3, BFUN & \begin{tabular}{l} 
interrupt pending bit \\
;set pin 3 of port \(B\) \\
;as timer 2 output
\end{tabular}
\end{tabular} \\
\hline & SBIT & \begin{tabular}{l}
3,DIRB ;set output direction \\
;on port \(B\) pin 3
\end{tabular} \\
\hline & LD & DIVBY,\#0x200;set clock as CKI/16 ;for T2 \\
\hline & LD & T2,\#24 ;load T2 with counter ;value to obtain a 20 kHz PWM ;frequency the counter should ;underflow on a 40 kHz frequency ;therefore by using a 16 MHz crystal ;and CKI/l6 input to the timer, the ;counter value should be 24 ; \(16 \mathrm{MHz} / 16 / 25=40 \mathrm{kHz}\) \\
\hline & LD & R2,\#24 \begin{tabular}{ll}
;load auto-reload \\
& ;register
\end{tabular} \\
\hline & RBIT & 3, PORTB \(\quad \begin{aligned} & \text {;initialize output pin } \\ & \text {;value to } 0\end{aligned}\) \\
\hline & RBIT & 3,TMMODE ;start timer \\
\hline STOP: & & \\
\hline & JP & STOP \\
\hline & . ENDSE & \\
\hline & . SECT & STACK, BASE \\
\hline STKS : & DSW & 10 \\
\hline & . ENDSE & \\
\hline & . END & PWMSTR \\
\hline
\end{tabular}
.TITLE 'T4 NON-50\% DC'
. SECT CODE,ROM16,REI
TMMODE = 0190:
DIVBY \(=018 \mathrm{E}: \mathrm{W}\)
T4 \(=0140: \mathrm{W}\)
R4 \(=\) 0142: W
T5 \(=\quad 0144: W\)

R5 \(=\quad 0146: W\)
\(\begin{array}{lll}\text { PWMODE } & =0150: W \\ \text { PORTP } & =0152: W\end{array}\)
ENIR \(=000 \mathrm{D}: \mathrm{B}\)
IRPD = 00D2:B
PWMSTR: LD SP,\#STKS ;initialize stack pointer
LD PWMODE,\#0x4; stop timer T4
NOP ;delay to provide 8
NOP ;CK2 cycles to make
;sure timer is updated
LD PWMODE,\#OxC ;clear T4
;interrupt pending bit
LD ENIR,\#OO ;aisable interrupts
LD IRPD,\#00 ;clear interrupt
;pending bits
ID T4,\#9 ;load T4 with counter ;value to obtain a 20 kHz PWM ;frequency with \(20 \%\) duty cycle ;using a 16 MHz crystal and CKI/16 ;input to the timer, the counter ; value should be 9
LD R4,\#39 ;load auto-reload ;register with count ;of \(80 \%\)
LD TCYCLE,\#48 ;set total cycle time ;count -2
SBIT 0,PORTP ;set initial value of ;output pin for T4 to 0
SBIT 3, PORTP ;enable toggling of ;pin on underflow
LD ENIR,\#0x20 ;enable timer interrupt
RBIT 2,PWMODE ;Start timer
STOP:
JP STOP
.ENDSECT
. SECT STACK,BASE
STKS: DSW 10
. ENDSECT
.IPT 5,INTRPT5
. SECT DATA,BASE,REL
TCYCLE: .DSW 1
.ENDSECT
. SECT SUBR,ROM 16,REL
INTRPT5:
\begin{tabular}{lll} 
LD & A,TCYCLE & ;get total cycle time \\
SC & ;subtract current \\
SUBC A,R4 & \begin{tabular}{l}
;counter \\
;to get alternate cycle \\
;time and store to \\
;auto-reload reg
\end{tabular} \\
ST A,R4 & \\
RETI & \\
.ENDSECT & \\
.END PWMSTR
\end{tabular}


Figure 6 shows the result of EXCLUSIVE-ORing the two timers. The duty cycle depends only on the phase shift between the timer outputs. In can be seen that the resulting frequency is actually twice the frequency of the original timers. Therefore, in order to generate a 20 kHz result, two 10 kHz timers must be used. The code is shown in listing 5. By varying the initial delay in the second timer, different duty cycles can be chosen. In the example given, a one digit difference in the counter value results in a \(2 \%\) difference in the duty cycle.


TL/DD/10347-6
FIGURE 6. Using 2 Timers to Generate Non 50\% Duty Cycle

Listing 5 Use of T4, T5 to Generate Non-50\% Duty Cycle without Interrupts
.TITLE 'NON \(50 \%\) PWM (T4,T5)'
.SECT CODE,ROM16,REL
TMMODE \(=\quad 0190: W\)
DIVBY \(=\) 018E:W
T4
R4 \(=\) 0142:
T5 \(=\quad 0144: W\)
R5 \(=\quad 0146: W\)
PWMODE = \(0150: W\)
PORTP \(=\quad 0152: W\)
FREQ: .DW 49 ;counter value for the timers
DC: \(\quad\) DW \(20 \quad\);duty cycle \(=20 \%\)
PWMSTR: LD SP,\#STKS
PWMODE,\#OX44 ;stop T4 and
```

            ;T5
    ```

NOP
NOP
LD PWMODE,\#OXCC ;clear T4, T5
;int pending bits
LD T4,FREQ ;load T4, R4, R5
LD R4,FREQ ;with counter value
LD R5,FREQ
LD \(A, D C\)
MULT A,FREQ
;calculate delay for
DIV A,\#100
ST A,T5
LD \(\quad\) P
;set output pins, T4
;low T5 high
SBIT 3,PORTP ;enable toggling of
SBIT 7,PORTP ;pins on underflow
AND PWMODE,\#OXFFBB ;start T4 and ;T5
STOP:
JP STOP
.ENDSECT
. SECT STACK,BASE
STKS: .DSW 10
.ENDSECT
.END PWMSTR
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|r|}{Listing 6 Use of T2, T3 to Generate Non-50\% Duty Cycle without Interrupts} \\
\hline \multicolumn{3}{|r|}{\multirow[t]{2}{*}{\begin{tabular}{l}
.TITLE 'NON 50\% PWM (T2,T3)' \\
.SECT CODE,ROM16,REL
\end{tabular}}} \\
\hline & & \\
\hline \multicolumn{3}{|l|}{BFUN \(\quad=\quad 00 \mathrm{~F} 4 \mathrm{~W}\)} \\
\hline DIRB & = & 00F2:W \\
\hline PORTB & \(=\) & 00E2:W \\
\hline TMMODE & \(=\) & 0190:W \\
\hline DIVBY & = & 018E:W \\
\hline T4 & \(=\) & 0140:W \\
\hline R4 & \(=\) & 0142:W \\
\hline T5 & \(=\) & 0144:W \\
\hline R5 & \(=\) & 0146:W \\
\hline PWMODE & \(=\) & 0150:W \\
\hline PORTP & = & 0152:W \\
\hline T2 & \(=\) & 0188:W \\
\hline R2 & \(=\) & 0186:W \\
\hline R3 & \(=\) & 018A:W \\
\hline FREQ: & . DW & \begin{tabular}{l}
49 ;counter value for the timers \\
;this generates 10 kHz PWM
\end{tabular} \\
\hline DC: & . DW & 20 ;duty cycle \(=20 \%\) \\
\hline \multirow[t]{20}{*}{PWMSTR :} & LD & SP,\#STKS \\
\hline & LD & \multirow[t]{3}{*}{TMMODE,\#0x4400 ;stop T2,T3} \\
\hline & NOP & \\
\hline & NOP & \\
\hline & LD & \[
\begin{array}{ll}
\text { TMMODE,\#0xCCC8 } & \text {;clear T2, T3 } \\
& \text {;int pending bits }
\end{array}
\] \\
\hline & LD & PORTB, \#Oxl0 \begin{tabular}{ll}
;set output pins, T2 \\
& ;low T3 high
\end{tabular} \\
\hline & LD & DIRB,\#0xFFFF ;output on PORT B \\
\hline & OR & BFUN, \#0x0018 ; set T2,3 as timers \\
\hline & OR & DIVBY,\#0x2200 ;select CKI/l6 clock \\
\hline & LD & \begin{tabular}{ll} 
T2, FREQ & ;load T2 R2, R3 with \\
& ;counter value
\end{tabular} \\
\hline & LD & R2, FREQ \\
\hline & LD & R3, FREQ \\
\hline & LD & A,DC ;calculate delay for \\
\hline & MULT & A,FREQ ;T3 \\
\hline & DIV & A,\#100 \\
\hline & ST & A, R3 ; store delay in T3 \\
\hline & AND & \multirow[t]{2}{*}{TMMODE,\#OxBBFF ;start T2,T3} \\
\hline & STOP: & \\
\hline & JP & STOP \\
\hline & \multicolumn{2}{|l|}{. ENDSECT} \\
\hline & . SECT & STACK, BASE \\
\hline \multirow[t]{3}{*}{STKS :} & .DSW & 10 \\
\hline & \multicolumn{2}{|l|}{. ENDSECT} \\
\hline & .END & PWMSTR \\
\hline \multicolumn{3}{|l|}{CONCLUSION} \\
\hline \multicolumn{3}{|l|}{PWM is easily generated by the HPC 16083 with its abundant source of timers. With a 30 MHz crystal, the maximum PWM frequency that can be achieved is 937.5 kHz . The timers run by themselves once the proper setup is performed. A method of obtaining non- \(50 \%\) duty cycle PWM without software intervention was presented.} \\
\hline
\end{tabular}

\title{
C in Embedded Systems and the Microcontroller World
}

\begin{abstract}
\(C\) is becoming the higher-level language of choice for microcontroller programming. Traditional usage of \(C\) depends on assembly language for the intimate interface to the hardware. A few extensions to ANSI C allow embedded systems to connect directly and simply, using a single language and avoiding detailed knowledge of the compiler and hardware connections.
\end{abstract}

\section*{HIGHER-LEVEL LANGUAGE USAGE}

The desires leading to the greater use of higher-level languages in microcontrollers include increased programmer productivity, more reliable programs, and portability across hardware. Few such languages have served well when required to manipulate hardware intimately because most have been for mathematical computation. The C language has always been close to machine level. Indeed Kernighan and Ritchie \({ }^{[1]}\) refer to it as not really a higher-level language; one view of C is as a higher-level syntax expressing PDP-11 assembly language.
C has gained a great deal of its reputation and popularity associated with its use for operating systems, specifically UNIX® \({ }^{\circledR}{ }^{[2]}\) and similar systems. Many languages will do well enough for the application and utility programs of such a system, but being appropriate for the kernel indicates C can probably do the job of hardware control in an effective manner.
The needs of an embedded system, however, are not identical to the environment from which C has come. This warrants looking at C as it is and comparing it to the needs of C for the microcontroller world.

\section*{Operating Systems vs Embedded Systems}

In most non-embedded programs, it is the processing which is important, and the Input/Output is only to get the data and report the results. In embedded or realtime applications, it is the Input/Output which is vital, and the processing serves only to connect inputs with outputs.
Operating systems are actually not as closely tied to the hardware as they might appear initially, and those portions which are close are not very portable. Operating systems manipulate hardware registers primarily for memory management (to map tasks), task process switching (to activate tasks), interrupt response (to field requests), and device drivers (to service requests). Because memory management hardware is so different between systems; because task process changing is so contingent on processor operations and compiler implementations; because interrupt system behavior is so varied; and because device control is so dependent on architecture and busses, these particular aspects of the operating system are not concerned with portability. As a result, they are generally kept separate, use a less convenient form of \(C\) depending on constants, and frequently are implemented in assembly language. This is not a major problem, since they comprise only a small portion of the total system, and have to change anyway each time the system is ported.

Embedded systems, by their very nature, are closely tied to the hardware throughout the system. The system consists of manipulating the hardware registers, with varying amounts of calculation and data transformations interspersed with the manipulations. As the system gets larger, the calculations may get more complex and may become a larger share of the program, but it is still the hardware operations which are the purpose of the system. Because the system in which these hardware pieces reside consists mostly of these hardware pieces, it is reasonable to hope for portability across processors or controllers for an application or product. Attempting to isolate all of the hardware operations is often impractical; using inconvenient forms of C is troublesome throughout the system and throughout its life-cycle; and implementing them in assembly language defeats the advantages of higher-level language usage and eliminates portability for those (and related) portions. For embedded systems, conveniently accessing hardware registers while doing calculations is essential.

\section*{Computer Systems vs Embedded Systems}

Computational systems generally can be down the cable, and thus down the hall, from where they are used and can be whatever size is necessary to get the performance; production quantities are measured in hundreds and thousands, so price is a price/performance issue. Embedded systems end up tucked away in some of the strangest and tiniest places, so size can be a success or failure issue; quantities are often tens of thousands to millions of units, so additional chips or costs are multiplied ferociously and become a bottom-line issue.
The computer systems for which G was originally developed were relatively small and not especially sophisticated. However, as systems have grown, C and its implementation has grown right along with them. Most computer systems for which \(C\) is used now involve high-speed processors with large memory caches to huge memory spaces, backed by virtual memory. Many have large register sets. Such linear memory with heuristic accelerators allow for very large programs and fast execution. A major effort in optimization is in the allocation and usage of the registers, which tend to be general purpose and orthogonally accessible. Such systems, processor chips, and compilers compete almost exclusively in the field of speed.
Embedded systems, and most especially microcontrollers, have a different nature. While some applications may add external devices and memories to the controller, many are meant to be fully self-contained on one chip or have at most a few I/O chips. Microcontroller systems are small, are often required to fit in a physically small space, and are usually fed small amounts of power. Even when the system is externally expanded, the memories provided on-chip are significantly faster than the external memories because of buss driving. The total addressing space is usually very limited (32k, 64k) with expansion not linear. The registers in microcontrollers are usuaily a limited number of special pur-
pose registers, thus eliminating orthogonal usage. Speed is only one of many considerations in the microcontroller competition. Cost, package size, power consumption, memory size, number of timers, and I/O count are very important considerations.

\section*{Embedded Systems}

Higher-level languages will achieve the goals of programmer productivity, program reliability, and application portability only if they fit the target environment well. If not, productivity will disappear into work-arounds and maintenance, reliability will be lost to kludges, and portability will not exist.

\section*{DESIRED TRAITS IN C FOR MICROCONTROLLERS}

The environment in which \(C\) has developed is not the same as the embedded microcontroller world. What changes or extensions or implementations of C will provide the means to adapt the language? National Semiconductor Microcontroller Division has a compiler[3] developed for the 16-bit High Performance Controller (HPCTM \({ }^{[4]}\) ) which has led to some exploration of these issues. The needs can be summarized as:

\author{
Compatibility \\ Direct Access to Hardware Addresses \\ Direct Connection to Interrupts \\ Optimization Considerations \\ Development Environment \\ Re-Entrancy
}

\section*{Compatibility}

The first consideration for any such adaptation MUST be compatibility. Any attempt to create a different language, or another dialect of C , will create more problems than using C will solve. Dialects create problems in portability, maintenance, productivity, and possibly reliability. A programmer used to working in C will be tripped up by every little gotcha in a dialect; everyone will be tripped up by a different language.
Providing extensions to the language, while maintaining compatibility and not creating a new dialect, is accomplished by using the C Pre-Processor. By carefully choosing the extensions and their syntax, the use of the preprocessor's macro capability allows them to be discarded for normal C operation with non-extended compilers. By carefully choosing their semantics, the elimination of the extensions does not render the program invalid, just less effective.
Within these considerations there should be no unnecessary additions. An extension should not be made to avoid the optimizer's having to work hard. An extension should be made only to give the user an ability he would not have without it, or to tell the compiler something it cannot figure out by itself.

\section*{Direct Access to Hardware Addresses}

Access to hardware addresses is improper in computation programs, is unusual in utility programs, is infrequent in operating systems, and is the raison d'etre of microcontrollers. The normal means of accessing hardware addresses in C is via constant pointers. This is adequate, if not great, when the accesses are minimal. For example
```

struct HDLC_registers
{
....
};
\#define HDLC_l(*(struct HDLC_registers*)
Ox01a0)

```
allows reference to a structure of HDLC device registers at address 0x01a0, but never actually creates the entity of such a structure. If a debugger were asked about HDLC_1, it would not recognize the reference. If many registers and devices are involved, it becomes a problem to be handled by the programmer, not his tools. If the debugger tries to read the source for preprocessor statements, it adds significant complexity.
Another way of doing it is
```

struct HDLC._registers
{
\cdots..
};
extern struct HDLC_registers HDLC_l;

```
and providing an external file defining the address of HDLC_1, written in assembly language. This is clean, and does create the actual entity of a structure at the address, but has required an escape to assembly language for the system (although only at the system definition level). This was the first choice at National, and retains merit because the use of macros in the definition file allows the simple creation of a table exactly like the table in the hardware manual.
What is desirable, so that the user can do his own definitions without resorting to two languages, is a means to create the entities and define the addresses of those entities, a simple means of saying that this variable (or constant) is at a specific absolute address. The syntax
struct HDLC_registers HDLC_1 @ 0x0la0; would be excellent as an official enhancement to the language, since the @ parses like the \(=\) for an initialization (and the program shouldn't initialize a hardware register this way like a variable). However, this violates the compatibility rule for an extension, since the preprocessor cannot throw away the address following the @ character. Therefore,
struct HDLC_registers HDLC_l At (0x0la0) ;
is a much more practical form as an extension-and can be made to expand to the previous (or any other) form if it is ever added as an enhancement to the language. The resulting forms
```

volatile struct HDLC_registers HDLC_l At
(Ox0la0);
volatile struct HDLC_registers HDLC_2 At
(Ox0lb0) ;
volatile const int Input_Capture_3 At
(0x0182) ;

```
are straightforward, simple, readable, and intuitively understandable, and provide the data item definitions as desired.

\section*{Direct Connection to Interrupts}

Operating systems attach to interrupts in one centralized, controlled location and manage them all in that module. Embedded systems attach to varied interrupts for a variety of purposes, and frequently the different interrupt routines are in different modules with associated routines for each purpose. It is possible to do this with another escape to assembly language, but this requires that the system be maintained and enhanced in two languages.
The solution chosen for the National compiler is to provide an identifier for functions which are to service interrupts.

These functions obviously take no arguments and return no values, so they are worth considering as special. The syntax chosen was simply
```

INTERRUPT2 timer_interrupt( )

```
although a more desirable form as an official enhancement would be
```

INTERRUPT(type)
interrupt_service_routine( )

```
because the chosen syntax can be preprocessed into whatever might be the final form. The semantics of the interrupt function were more difficult to guarantee for the futureshould an interrupt function be callable by the other functions? Prohibiting it allows eventually permitting it if necessary; for improved efficiency, the National compiler does not allow an interrupt function to serve as anything other than an interrupt service routine, although one function can be attached to several interrupts.
Because the functions are special purpose, the function entry and exit code can be dedicated to interrupt entry and exit, rather than having to hide it in a separate library module. The National compiler actually generates the interrupt vector to point directly to the interrupt function; the function saves and restores the registers which it may destroy. Latency is minimized.
Interrupt response speed (latency) and interrupt system performance are important characteristics of a microcontroller. It is one thing (inconvenient or embarrassing) for a multiMIPS machine to choke on long 9600 baud transmissions and drop a character or two because of inefficient interrupt response. It is another thing entirely-lethal, a total failurefor an embedded system's interrupt response to be so poor as to miss even one critical interrupt.

\section*{Optimization Considerations}

Computer systems compete on speed (or at least MIPS ratings); compilers for them must be speed demons. Microcontrollers compete on size and costs; compilers for them must be frugal. Embedded systems are limited in their memory and different memories frequently have significantly different behavior.
The major concern of optimization comes down to code size. In most controller systems, as generated code size decreases speed usually increases. The effort in the code generation and optimization should be directed towards reducing code size. Claims for exactly how close the generated code gets to hand-written assembly code depend on specific benchmarks and coding techniques. An acceptance criterion for the National HPC compiler was code size comparison on a set of test programs. A level slightly below 1.4 times larger than assembly was reached.
In addition to the implementation of the optimization, other concerns of microcontrollers affect the way code can be generated. An example is the different forms of memory. Many controllers have memories which can be accessed by faster or shorter code. Certain variables should be placed in these memories without all the variables of a module going there (which is a linker process). There is no possible way for the optimizer to guess which variables should go there,
especially in a multiple module program, so it must be told. The syntax used is
```

static BASEPAGE int important_variable;

```
because the special memory in National's HPC is the first page of RAM memory. Several other possibilities offer themselves, including using for an official enhancement
```

static register int important_variable;

```
because currently static register variables are specifically prohibited. This cannot be an extension, because the register word could not be redefined to the preprocessor. If some variables need to be accessed by fast code, and some need to be accessed by short code, and if the two were mutually exclusive, it would be desirable to have two separate extension words. Since such hardware is unlikely, the single word BASEPAGE is probably sufficient.
Additional savings can be achieved by reconsidering string literals. The ANSI C requires that each string literal is a separate variable, but in actual usage they are usually constants and therefore need not be separate nor variables. The National compiler provides an invocation line switch to indicate that all string literals (but not string variables) can be kept in ROM rather than being copied to RAM on system start-up. Such strings can be merged in the ROM space to eliminate duplication of strings.
An extension to the language to identify functions which will not be used recursively is
NOLOCAL straight_forward_function( );
which causes all local variables to be converted to static variables, which are easier and faster to access and use. If the function has no arguments, the compiler can even eliminate the use and creation of the Frame Pointer for the function, saving additional code and time.
The particular processor, the HPC, has a special form of subroutine call. Since the optimizer cannot guess across modules which functions should be called with the special form, the extension
ACTIVE specially_called_function(arg) ;
was added. This may or may not be appropriate for other processors, but is a good example of why the language needs careful extensions to take advantage of different processors.
One command extension was added to the language because it allows the programmer to guarantee something the optimizer cannot usually determine. The form
```

switchf(value) {...}

```
provides for a switch/case statement without a default case. When speed and size become critical, the extra code required to validate the control value and process the default is highly undesirable when the user's code has already guaranteed a good value.
The National compiler has one extension which violates the issues stated under compatibility. It remains for historical reasons. It is a command
\[
\text { loop(number) }\{. . .\} \text {; }
\]
which produces a shortened form of the for loop, without an accessible index. This does not provide the user with any new ability, it merely allows the compiler optimizer to know, without figuring out, that the index is not used inside nor outside the loop, and can therefore be a special counted form. The preprocessor cannot produce an exact semantic equivalent for the statement. This is a perfect example of a poor extension and will eventually be eliminated.

\section*{Development Environment}

Languages developed for large or expensive systems can usually depend on large systems for development support, either self-hosted or with a large system host providing cross-development tools. Microcontrollers are often price sensitive, are frequently in the laboratory or the field, and are not always supported by a large system as a development host. Personal computers provide an excellent platform for the entire suite of development tools.
National Semiconductor currently provides its compiler and associated cross-development programs on the IBM PC and clone type of computer. The software is all very portable, and can be run under VAX/VMS, VAX/Ultrix, or VAX/ BSD4.2, and on the NSC 32000-based Opus add-in board for the PC running UNIX V.3, and some other versions of UNIX. The demand has been for the PC version; the PC is a very good workstation environment for microcontrollers. Other environments may be desirable, but the PC is first.

\section*{Re-Entrancy}

Even with all these other considerations handled, there is a time bomb lurking in C on microcontrollers. C is a single thread, synchronous language as it is usually implemented. Since most utilities are strictly single-thread and the UNIX kernel forces itself into a single-thread, this is not a big problem for them. Embedded systems involving controllers are inherently asynchronous; the language in which they are implemented must be multi-thread without special rules and exception cases.
The passing of arguments on the stack and the returning of values in registers allow for complete re-entrancy and thus asynchronous multi-threading, but this breaks down when structures are returned. Most implementations of C use a static structure to contain the returned value and actually return a pointer to it; the compiler generates the code to access the returned structure value as required. This cannot
be used in a microcontroller environment, because if an interrupt occurs during the time the static structure is being used, it cannot re-enter the function. On an operating system level such conflicts can be managed with gates, semaphores, flags, or the like, but that solution is completely inappropriate on the language level. Turning the interrupts off is similarly not a language level concept, and is impossible on a system with a NonMaskable Interrupt. Telling users not to get themselves into that situation is crippling at best, impossible to enforce, and extremely difficult to track down and correct.
The solution should be at the language level, and should allow the return of a structure without hindering re-entrancy. The author's solution, developed with National, has been to have the code calling the function provide the address of a structure in which to build the return value. Since this is frequently on the caller's stack, and is never invisibly static, the program has no hidden re-entrancy flaws.

\section*{The HPC C Compiler}

The HPC C Compiler (CCHPC) is a full and complete implementation of ANSI Draft Standard C (Feb 1986) for freestanding environment. Certain additions take advantage of special features of the HPC (for the specific needs of microcontrollers). The extensions include the support of two nonstandard statement types (loop and switchf), non-standard storage class modifiers and the ability to include assembly code in-line. The compiler supports enumerated types, passing of structures by value, functions returning structures, function prototyping and argument checking.
Symbol Names, both internal and external, are 32 characters. Numerics are 16-bit for short or int, 32-bit for long, and 8 -bit for char, all as either signed or unsigned; floating point are offered as float of double, both using 32-bit IEEE format.
All data types, storage classes and modifiers are supported. All operators are supported, and anachronisms have been eliminated (as per the standard). Structure assignment, structure arguments, and structure functions are supported. Forward reference functions and argument type checking are supported.
Assembly code may be embedded within C programs between special delimiters.
See Table I.

\section*{CCHPC SPECIFICATIONS}

\section*{TABLE I}

Note: Extensions are boldface
\begin{tabular}{ll} 
Name length & 32 letters, 2 cases \\
\begin{tabular}{ll} 
Numbers \\
Integer, & Signed and Unsigned \\
Short and Long
\end{tabular} & \(16-32\) Bits \\
Floating, & Single and Double
\end{tabular}

Data Types
Arrays
Strings
Pointers
Structures

Preprocessor
\#include
\#define \#define() \#undef
\#if \#ifdef \# ifndef \#if defined \#else \# elif \#endif

Declarations
auto register const volatile BASEPAGE
static static global static function NOLOCAL INTERRUPTn ACTIVE
extern extern global extern function
char short int long signed unsigned float double void
struct union bit field enum
pointer to array of function returning
type cast typedef initialization

Statments
;(...) expression; assignment; structure assignments;
while ()...; do...while (); for(;;;)...; loop( )...;
if ()...else...; switch ()...; case:...; default:...; switchf ()...;
return; break; continue; goto...; ...:

Operators
primary: function( ) array[] struct_union. struct_pointer ->
unary * \& + - ! ~ ++ -- sizeof (typecast)
arithmetic: \(\quad * / \%+-\ll \gg\)
relational: \(<><=>===\) !=
boolean: \& ^ | \&\& ||
assignment: \(\quad=+=-=*=/=\%=\gg=\ll=\&={ }^{\wedge}=1=\)
misc.:
?: ,
Functions
arguments: Numbers, Pointers, Structures
return values: Numbers, Pointers, Structures
forward reference (argument checking)

Library Definition Limited-Freestanding environment

Embedded Assembly Code

\section*{CONCLUSIONS}

With the right extensions, the right implementations, and the right development environment, National is providing its customers with a C compiler tool which allows effective higher-level language work within the restrictive requirements of embedded microcontrollers. Productivity increases do not have to come at the expense of larger programs and more memory chips. No strangeness has been added to the language to cause reliability problems. Portability has been retained. Assembly language code has been eliminated as the chewing gum and baling wire trying to hold it all together, further increasing reliability and portability.

\section*{FOOTNOTES}
1. Kernighan, Brian W. and Ritchie, Dennis M., "The C Programming Language', Prentice-Hall 1978, Pages ix and 1.
2. UNIX \({ }^{\oplus}\) is a registered trademark of AT\&T.
3. Produced by Bit Slice Software, Waterloo, Ontario, Canada.
ADDITIONAL INFORMATION

\section*{Datasheet}

HPC Software Support Package
User's Manual
HPC C Compiler Users Manual \#424410883-001

\section*{INTRODUCTION}

The HPC16400 is a communications microcontroller for HDLC based applications and is the latest in the range of High Performance microcontrollers (HPCTM) from National Semiconductor Corporation. HPC is a family of 16 -bit CMOS microcontrollers which feature a common core to which are added peripherals for a specific application area. In the case of the HPC16400, these include dual HDLC channels and a four channel DMA controller which make the HPC16400 ideally suited to embedded protocol processing, such as X.25/LAPB. In addition, the HPC16400 also contains an onchip serial decoder which allows the HDLC channels to be time multiplexed onto common transmit and receive lines as used by the ISDN (Integrated Services Digital Network) Basic Rate interface. This means that together with Nationals' ISDN line interface and COMBOTM circuits, and a software
package which implements the generic ISDN protocols (Q. 921 and Q.931) a complete system solution for ISDN Basic Rate applications is possible.
The HPC16400 is capable of running at a maximum clock frequency of 20 MHz , and each of its HDLC channels can operate up to a maximum 4.65 Mbps data rate. A photograph of the HPC16400 chip is shown in Figure 1.
This article describes the features of the HPC16400, and in particular the operation of the HDLC/DMA channels and the serial decoder. As an example of how the HPC16400 would be used in an ISDN application, an ISDN terminal is described together with the features of the ISDN software package which can be used to minimize the time and effort in developing such equipment.


FIGURE 1. Block Diagram of the HPC16400

\section*{THE HPC CORE}

Figure 1 shows the block diagram of the HPC16400 in which the functions within the dotted line form the HPC core which is common to all HPC family members. It can be seen that the core contains the CPU as well as several peripherals. Those functions outside the dotted line are the peripherals specific to the HPC16400.
The CPU contains a 16 -bit ALU and a 16 -bit accumulator which acts as the source and destination for most operations. Two 16-bit address pointer registers, B and X, are intended to be used for indirect addressing of data with auto increment and decrement of the register. The K register is used to set a limit for the B register when it is either incremented or decremented with successive execution within program loops. A specific feature of the instruction set of the HPC CPU is that conditional execution of an instruction is based on a skip structure instead of the traditional conditional branch or jump. This is best illustrated through an example using the \(\mathrm{B}, \mathrm{K}\) and X registers described above. The example listed in Figure 2 swaps the contents of two areas of memory in the ranges \(0 \times 4000\) to \(0 \times 4 \mathrm{FFF}\) and \(0 \times 5000\) to \(0 \times 5\) FFF. A single instruction is used to load the B and K registers which define the boundaries of the lower memory area, and the X register is loaded to point to the
beginning of the upper memory area. The first instruction within the loop loads the accumulator with the memory word pointed to by the \(X\) register, and the \(X\) register is then incremented. The fact that a word value has been specified here means that the \(X\) register will automatically be incremented by two. If a byte value had been specified, it would be incremented by one. The second instruction in the loop is an exchange with a conditional skip which exchanges the contents of the 16 -bit accumulator with the memory word pointed to by the B register, and the B register is then incremented by two. If the new value of the \(B\) register now exceeds the value in the K register, the following jump instruction will be skipped and program execution will exit the loop. If the value of the \(B\) register is less than the \(K\) register, then the next instruction is executed and the loop is continued. Judicious encoding of the opcodes for the HPC instruction set has resulted in a very efficient implementation of common constructs such as the loop just described. The register indirect instructions are encoded as single-byte instructions as well as the short jump instruction where a six bit offset is included within the opcode. The loop described above therefore generates only three bytes of program code. In total, the HPC has 54 instructions and nine addressing modes.

The HPC core contains several peripheral features. The MICROWIRE/PLUSTM is an inter-chip serial communication port which consists of an 8 -bit shift register and a clock. Writing data to the microwire port when configured as a master causes the data to be loaded into the shift register and eight clock pulses generated to shift the data out. At the same time, these clock pulses can be used to clock data in from a microwire slave device such as the ADC0834 A/D converter or the NMC93C46 EEPROM.
The HPC core also contains a number of timers. A purpose of one of these timers, TO, is to provide a means for accurate time interval measurements, and when configured in this mode, it is associated with up to three capture registers which can be triggered by external interrupt inputs. Timer T1 provides a dual function as it can operate as a normal timer, or its registers can be used as two of the capture registers for TO. The timer T0 also drives the WatchdogTM logic which causes the Watchdog output to trigger whenever it is not serviced before a timeout of TO. The remaining two timers can be used to generate a variety of timing outputs.
Interrupt logic provides enabling circuitry for the numerous sources of interrupt on the HPC, and an interrupt pending register eases the processing of multiple interrupts. The HPC can be placed into one of two power saving modes by programming the Processor Status Word (PSW) register and the Halt Enable register. In the Halt mode, all processor activities, including the clock and timers, are stopped thereby reducing the power requirements of the HPC to a minimum. Recovery from the Halt Mode can either be from a Reset or from the NMI. In Idle mode, all processor activity apart from the on-board oscillator and timer T0 is stopped so that recovery from the Idle mode can be achieved with the timer TO overflow as well as the reset or NMI functions as in the Halt mode (except that in the Halt mode recovery is not immediate as the oscillator will take tome to stabilize).

\section*{HPC MEMORY}

All functions on the HPC chip are memory mapped. The onchip peripherals, core registers, and on-chip user RAM (16-bit) occupy an address area between 0 and \(0 \times 1\) FF as shown in the memory map of Figure 3a. The area of user on-chip RAM in the range \(0-0 \times B F\) is in the BASEPAGE ( \(0-0 \times F F\) ) of the address space, and in addition to being used as general purpose storage locations for variables, the indirect addressing mode of the HPC allows memory words in this area to be used as pointers containing the effective address of the operand. This allows many additional pointers to be created in addition to the \(B\) and \(X\) register and significantly eases the programming of many tasks.
The memory requirements in telecom applications are generally large for both program and data areas, and so the HPC16400 does not have a single-chip configuration with
on-chip ROM. Instead, a 16-bit multiplexed address and data bus is brought external to the chip and is used to add program memory and additional data memory to the system in the address range 0x200 to 0xFFFF.
\begin{tabular}{|c|c|}
\hline FFFF & External User Memory \\
\hline \[
\begin{aligned}
& 0200 \\
& 01 c 0
\end{aligned}
\] & User RAM \\
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { 01b0 } \\
& \text { 01a0 }
\end{aligned}
\]} & HDLC 2 Registers \\
\hline & HDLC 1 Registers \\
\hline 017e & TIMER and WATCHDOG Registers \\
\hline 0170 & DMA Tx2 Registers \\
\hline 0160 & DMA Rx2 Registers \\
\hline 0150 & DMA Tx1 Registers \\
\hline \multirow[t]{2}{*}{0140} & DMA Rx1 Registers \\
\hline & UART Registers \\
\hline 0120 & PORTR and PORTD Registers \\
\hline \multirow[t]{2}{*}{00e0} & PORTB Registers \\
\hline & MICROWIRETM, PORT Control and INTERRUPT Control Registers \\
\hline \multirow[t]{2}{*}{00c0} & HPC CORE Registers \\
\hline & On-Chip RAM \\
\hline FIGU & Basic 64k Memory Map HPC16400 \\
\hline
\end{tabular}

The 64 kbyte address space can be expanded further by the use of bank switching. Four lines from Port B may be used to select one of sixteen banks of 32 kbytes in the address range \(0-0 \times 7 F F F\) as shown in Figure \(3 b\). In this way, the upper 32 kbytes of memory are common to all of the banks and allows a program in one bank to jump or call subroutines in other banks via this common area where the banks can be safely switched (see reference 1 for a more in-depth discussion of bank switching on the HPC). The common memory also provides storage area for global variables and stack locations when operating in a bank-switched environment. The total memory addressing capability of the HPC16400 amounts to just over 500 kbytes as the section of on-chip RAM in the range \(0-0 \times 1 \mathrm{FF}\) is common to all banks.


TL/DD/10361-3
FIGURE 3b. HPC Extended Memory Addressing by Bank Switching

When the HPC fetches program from memory, it does so one byte at a time because the opcode encoding is byte oriented. This allows the HPC to be configured with either 16-bit external memory, 8-bit external memory for more cost sensitive applications, or a mixture of both. When operating with 16-bit memory, the HPC can access both odd and even bytes, and words on an even boundary. In 8 -bit mode the HPC makes only byte accesses to external memory, and although the registers in the BASEPAGE memory of the HPC are 16 bits, they may also be addressed individually as high and low bytes thereby enabling the 16-bit architecture of the CPU to be used.
Selection of 8 - or 16 -bit bus mode for the HPC is achieved on reset of the processor when the "high byte enable" control line is sampled by the CPU. If this line is detected in a high state, the HPC enters 8 -bit mode. However, if the line is detected as high impedance, as a result of it being used as a control output to select low and high 8-bit memory banks, then the HPC enters 16 -bit bus mode.

\section*{THE HDLC AND DMA CHANNELS}

The HPC16400 contains two identical on-chip HDLC channels, each capable of transmitting and receiving HDLC frames transparently to the operation of the CPU. The format of an HDLC frame is shown in Figure 4. The frame is delimited by an identical opening and closing flag which is a
unique bit pattern consisting of a zero followed by six consecutive ones and then a final zero. This pattern must not occur anywhere else within the frame and is guaranteed by a zero insertion mechanism which, after the transmission of five consecutive ones in the data stream between flags, will insert a zero before continuing to transmit data. A reverse procedure is adopted at the receiver to delete the additional zeroes. Immediately following the opening flag is an address field which identifies which equipment on the network is to receive the frame. The control field contains information, such as handshake control, which is used to control the flow of frames between communicating devices. This is followed by the application specific data, a frame check sequence which validates the integrity of the frame with a cyclic redundancy check (CRC) code, and the closing flag. The HPC HDLC channels provide automatic framing functions such as opening and closing flag insertion and deletion, zero bit insertion and deletion (also known as bit-stuffing), CRC16 or CCITT implementations of CRC checking, and abort sequence transmission and recognition. The abort sequence in this case is a modified flag consisting of a zero followed by seven ones. In addition, the transmitters can be programmed to generate flags, abort sequences, or just idle (transmitting consecutive ones) between the transmission of consecutive frames.
first byte
\begin{tabular}{|c|c|c|c|c|c|}
\hline FLAG & ADDRESS & CONTROL & DATA & CRC & FLAG byte \\
\hline 1 & 1 or 2 & 1 & Typically \(<1024\) & 2 & 1 \\
\hline
\end{tabular}

FIGURE 4. The HDLC Frame Format

A feature which helps to reduce the CPU overhead in protocol processing is the address recognition logic. Each channel has two address recognition registers that can be programmed with a byte which can be compared in a number of different ways with the first two bytes received by an HDLC channel. The different comparison modes are intended to cope with a range of different communication network addressing modes. Figure 5 shows the logical operation of three of the four possible modes. In mode one, the second byte received after the opening flag of the frame is com-
pared with both address registers and a seven bit broadcast address pattern ( \(0 \times 7 \mathrm{~F}\) ). If any of the registers match the incoming address, then the HDLC channel will continue to receive the complete frame. If no match is detected, the HDLC channel will stop receiving the frame, discard the address already received, and start to look for the opening flag of the next frame. This particular address recognition mode is useful in ISDN communications because the second byte received will be the address of the terminal equipment, such as a telephone or perhaps a PC, on the ISDN network.


FIGURE 5. The Address Recognition Logic for the HDLC Receivers

Mode two matches the first byte received with the first address register and an 8 -bit broadcast address which could be used in X.25/LAPB applications. Mode three compares a 16-bit address field so that the contents of the first comparison register must match the first address byte received, and the contents of the second comparison register must match the second address byte received. Or, if the first byte corresponds to the 8 -bit broadcast pattern, an address match will also be signalled to the CPU. The last mode, Mode zero, is the "transparent mode" in which all frames are received by the HDLC controller regardless of the address field contents. This mode would be used, for example, in a device which had to gather all information from the communications network and compute statistics about its communications loading.
Both HDLC channels are capable of implementing bit oriented protocols, such as IBMs SDLC, by programming the number of bits to be transmitted in the last byte of the information field. Further flexibility is achieved with a bypass mode which disables all of the HDLC framing functions allowing designers to implement their own byte-oriented synchronous protocols.
As mentioned earlier, all programmable features of the HPC are memory mapped, so the HDLC registers are mapped to an area of on-chip RAM above the BASEPAGE section in the range \(0 \times 1\) A0 and \(0 \times 1 B 8\). Each HDLC channel has an identical set of registers, and each set contains receiver status, control, address comparison, and error status registers. In addition, there are two global registers which handle the enabling and servicing of interrupts from the HDLC channels. An interrupt can be generated whenever an HDLC channel signals an "End of Message" (EOM) which indicates that an HDLC frame has just been received or an HDLC frame has just finished being transmitted. Should a transmitter or receiver generate an EOM before the previous EOM has been serviced, then an overrun interrupt may be generated. All of these interrupt sources have a single interrupt service vector, and so the global registers contain bits which allow the source of the interrupt to be uniquely identified. Additional error conditions, such as reception of a bad CRC, reception of an abort sequence, or a framing error, cause bits to be set in the error status register which
may also generate an interrupt, although this may lead to the generation of multiple interrupts. A more straight-forward approach would be to test the condition of the error status register once an EOM interrupt has been received.
The HPC16400 contains an on-chip four channel DMA controller. The operation of the DMA controller is closely linked to the HDLC channels because they are responsible for interfacing them to the memory. Hence, as each byte is received by an HDLC channel, it signals the DMA controller which requests and gains control of the processor bus and writes the received byte to a predetermined area of memory. Similarly, when an HDLC channel is transmitting a frame, it requests data from the DMA controller which transfers a byte from an area in memory to the HDLC channel. During DMA accesses the CPU loses control of the memory bus. However, for the HPC16400 running at 20 MHz , the CPU bus occupancy 1 s only expected to decrease by \(10 \%\) for an aggregate HDLC data rate of 2 Mbps . For typical Basic Rate ISDN applications the decrease is expected to be less than 2\%.
The DMA channels contain several addressing features which allow convenient transmit and receive buffers to be created in memory. Each DMA channel supports a splitframe mode which allows the transmitted or received frame to be split into two sections with each section being stored in a different area of memory. In HDLC, it may be convenient to have all the address and control fields in one area of memory, and all the information fields in another. (The CRC and flag fields are stripped off or appended by the HDLC channels, and so are not present in the memory area.) In the DMA receiver, there are two pairs of address pointers, each pair pointing to the two sections of the same frame as shown in Figure 6. As the HDLC controller starts to receive data, the DMA channel places the first received byte in the memory pointed to by the first address pointer, and the pointer is then incremented. This continues until the number of bytes for the first segment, which can be programmed up to a maximum of 7 bytes in the DMA receiver control-status register, has been reached, at which point the contents of the second address pointer becomes the destination for the remainder of the received frame.


FIGURE 6. Split-Frame Operation for HDLC/DMA Receiver

For the DMA channel which supports the HDLC transmitter, each pair of registers contains a single pointer and a byte counter which holds the number of bytes to be transmitted, as illustrated in Figure 7. When the split-frame mode is not used, each pair of registers in the transmit DMA, and each address pointer in the receive DMA, refers to a separate complete frame. This means that the HDLC receiver can receive four frames before the DMA address pointer registers need to be updated, provided the EOM is serviced after each frame to prevent an overrun interrupt.
In the previous section, the extended memory configuration of the HPC16400 using bankswitching was described. The DMA channels are capable of taking full advantage of this extended memory by a programmable field in the controlstatus registers whose value is written to the external bankswitch control lines during a DMA cycle. This allows the extended memory banks to be used for storing frame information.
The DMA controller is only capable of taking control of the processor bus when the CPU has finished executing the current instruction. When the HPC16400 executes long instructions, such as the Multiply or Divide instructions, and the HDLC channels are being used at very high data rates (in excess of 2.2 Mbps with a 20 MHz HPC ), it may be possible that the DMA cannot gain control of the processor bus in time to service the HDLC channels. In this situation, the receiver is forced to overwrite the last byte received and a receiver overrun is flagged in the error status register. When this occurs during transmission, the transmitter no longer has any valid information to send and so it transmits an abort character and sets a transmitter underrun bit in the error status register. Programming the HDLC/DMA controllers is relatively straightforward, both for their initialization and interrupt servicing. Because the DMA controllers have two sets of registers, it means that the pointers to the next message to be received or transmitted can be set up while reception or transmission is in progress, thereby maximizing the throughput of the HDLC channels.

\section*{THE SERIAL DECODER-BASIC RATE ISDN AS AN EXAMPLE}

As already described, the HDLC channels of the HPC16400 can be used in general purpose communications and networking applications. To enhance their capabilities, and provide on-chip support for ISDN, a serial decoder has been implemented to time division multiplex the two HDLC channels onto common transmit and receive lines.
Each HDLC channel can be enabled and disabled both internally by the serial decoder, and externally by individual receiver and transmitter enable pins. The internal enable signals are generated by the serial decoder according six time division multiplexing (TDM) formats. The framing of these TDM formats, or modes, is synchronized by an externally generated frame sync. pulse which will normally be derived from an external clock signal used to clock the HDLC channels. With these inputs, the serial decoder generates the internal enable signals for the HDLC channels at the correct time within the frame according to mode that has been selected. The serial decoder can also be programmed to generate enable signals for the HDLC channels based on combinations of both the external enable signals and those generated internally by the serial decoder, thereby giving the designer a wide choice of possibilities.
As an example of the use of the serial decoder, we shall look at Basic Rate ISDN. Basic Rate ISDN specifies that a terminal equipment, such as a telephone or computer, should have two general purpose \(B\) channels (Bearer channels) for voice data or perhaps computer packet switched data, and a D channel which is used specifically for control of the ISDN network, such as setting up a call to another user. These \(2 B+D\) channels are time division multiplexed within a \(125 \mu\) s frame on a bus which interconnects functional blocks within a piece of equipment. The time slot for each \(B\) channel is the transmission time for 8 bits at a data rate of 64 kbps , and the D channel time slot is 2 bits at 16 kbps.


TL/DD/10361-8
FIGURE 7. Split Frame Operation for HDLC/DMA Transmitter

The overall scheme is shown in Figure 8. Now the HPC16400, having two HDLC channels, could be set up so that one HDLC channel is a B channel, and the other HDLC channel is the D channel. The serial decoder therefore has to be programmed so that its mode corresponds to the format shown in Figure 7, and that the enable signals are chosen internally such that the \(D\) time slot is assigned to one of the HDLC channels, and the correct \(B\) channel is assigned to the other HDLC channel. The remaining B channel could be occupied by any other device capable of generating a 64 kbps data stream within its time slot, such as a voice COMBO. The frame sync. signal and the HDLC clock will be generated externally to the HPC16400, typically by the ISDN line interface circuit as described in the next section.

\section*{AN ISDN TELEPHONE}

Figure 9 shows the block diagram of an ISDN telephone. The three main components of the system are the HPC16400 microcontroller, the TP3420 " S " Interface Device (SID) which is the line interface to the ISDN subscriber
\((\mathrm{S})\) link, and the TP3057 COMBO which provides the interface to the system for a handset. The inter-chip data bus, whose timing format was used as an example in the previous section, is called the Digital System Interface (DSI) bus, and combines the B and the D channels into common transmit and receive lines. Hence, the HDLC Tx outputs are tied together with the Dx output of the COMBO and are input to the SID DSI input pin Bx, and the HDLC Rx pins are combined with the Dr input from the COMBO and are driven by the SID DSI output pin Br . The SID, when configured in master mode, generates the frame sync. and clock signals which are derived from the received signal on the \(S\) bus. These signals are both connected to the HPC16400 and the COMBO so that the correct multiplexing format for the DSI bus as shown in Figure 9 can be achieved. An additional output from the SID, DENx, indicates the presence of \(D\) channel bits on the DSI bus, and is used to enable the HDLC channel of the HPC16400 which has been assigned to handle the D channel communications, in this case HDLC channel 1.


FIGURE 8. The Serial Decoder Format for ISDN


FIGURE 9. Block Diagram of an ISDN Telephone

The SID is a programmable device with various modes and functions that conform to the CCITT 1.430 specification for the physical layer of ISDN. Programming of the SID is achieved with the MICROWIRE/PLUS interface which is also used to drive the display for the telephone using a COP472-3 liquid crystal display controller. Selection of either the SID or the display driver is achieved with port lines from one of the general purpose I/O ports on the HPC16400 so that the chip selects for each device are software driven.
The Halt power saving mode can be used whenever the telephone is not active. This is indicated by the on/off hook signal from the handset which is interfaced to the NMI input of the HPC. When a telephone conversation is finished and the handset placed on-hook, the HPC can be put into Halt mode by software. When the handset is subsequently picked up for another call, and so goes off-hook, it will generate an NMI which will wakeup the HPC.

\section*{THE ISDN SOFTWARE}

The control of end-to-end communications in a telephone system can be a complex procedure. Many things have to be taken into consideration, such as procedures for establishing a call, dial-plans, disconnecting calls, and so on. All of these procedures amount to the protocols which are part of ISDN. In particular, the control protocols for ISDN are those which are used on the D channel to establish and disconnect physical links between two (or more) users of the telephone network. Figure 10 shows the three protocol layers of ISDN according to the ISO seven layer reference model for Open Systems Interconnection.
At the physical layer, the CCITT standard 1.430 is used to specify the requirements of the ISDN S-Bus interface device. The TP3420 SID conforms to this specification, and in fact exceeds it in some aspects such as its ability to drive longer cable lengths. (The DSI bus is not part of this standard as it refers to the equipment side of the network.)
The data link layer protocol is responsible for the safe delivery of frames across the network. Here, ISDN uses the

CCITT standard Q. 921 which is more commonly known as LAPD, or "Link Access Protocol on the D Channel". LAPD defines the "HDLC" frame format and a set of procedures to control the flow of information on the network, and recovery from errors. It is similar to the LAPB link access protocol used in X. 25 and true HDLC networks, but defines an expanded set of procedures to cope with communications on a telephone network instead of a typical computer network.
Finally, in Layer 3, the CCITT Q. 931 standard specifies a series of procedures for establishing, maintaining, and disconnecting calls between users on the network. Part of these services are application dependent, so in order to make the ISDN standard generic as possible, the Layer 3 is split into two parts. The generic part of Layer 3 executes the "protocol control procedures" and the application dependent part performs the "Call Control Procedures".
Figure 10 also shows how the ISDN protocols are mapped onto the hardware components. The SID is the Layer 1 device and the HPC16400 provides hardware support, by means of its HDLC channels, for the Layer 2 protocol. The clear boundary between the Layer 1 and Layer 2 devices results in a well structured system architecture, with the DSI bus creating the physical interface between these two layers. The remaining parts of Q. 921 and Q. 931 are implemented as a software package which includes drivers for the SID and HDLC/DMA channels, and tools which aid the debugging of application tasks that interface to the software at the Layer 3 call control level.
Within the software, the individual layers and drivers are implemented as tasks which run under a multi-tasking executive. The operation of the executive has been optimized to work with layered tasks, and includes features such as a mail manager, timer manager, and memory manager. The entire software package is written in " \(C\) " so that application tasks can be developed, run with the layer software (excluding the drivers), and debugged on a PC before being ported to the target hardware.


\section*{CONCLUSIONS}

The HPC16400 is a versatile high performance 16 -bit CMOS microcontroller for embedded communications applications. Its fast CPU together with dual HDLC channels provides an ideal platform for implementing proprietary or standard communication protocols that use the HDLC framing structure.

\section*{REFERENCES}
1. "Expanding the HPC Address Space", National Semiconductor Application Note 497.
2. "Intuitive ISDN-An ISDN Tutorial", National Semiconductor Application Note 492.

\section*{Signed Integer Arithmetic on the HPCTM}

This report describes the implementation of signed integer arithmetic operations on the HPC. HPC hardware support for unsigned arithmetic operation. In order to support signed integer arithmetic operations on the HPC, the user can represent negative numbers in two's complement form and perform the signed arithmetic operations explicitly through software.
The following signed integer arithmetic routines are implemented in the package:

\section*{Multiplication:}

16 by 16 yielding 16 -bit result
32 by 32 yielding 32-bit result

\section*{Division:}

16 by 8 yielding 16 -bit quotient and 16 -bit remainder 32 by 16 yielding 16 -bit quotient and 16 -bit remainder 32 by 32 yielding 16 -bit quotient and 16 -bit remainder

\section*{Addition:}

16 by 16 yielding 16 -bit
-titie SIMUSL
.sect code, rom8, byte, rel
;Signed multiply (16 by 16)
; B Multiplicand
A Multiplier
\(X ; A \quad\) return
.public signed_mult_16
.local
signed_mult_16:
\begin{tabular}{ll} 
St & a,0.w \\
mult & \(a, b\) \\
sc & \\
ifbit & \(7,(1) \cdot b\) \\
subc & \(\mathrm{x}, \mathrm{b}\) \\
sc & \\
ifbit & \(7,(B+1) \cdot b\) \\
subc & \(\mathrm{x}, 0 . \mathrm{w}\)
\end{tabular}
\$exit:
ret
.endsect

National Semiconductor
Application Note 603
Raj Gopalan

Subtraction:
16 by 16 yielding 16 -bit

\section*{Comparison:}

16 by 16 for greater to, less than or equal to.

\section*{REPRESENTATION OF NEGATIVE NUMBERS:}

For binary numbers, negative numbers are represented in two's complement form. In this system, a number is positive if the MSB is 0 , negative if it is 1 .
The decimal equivalent of two's complement number is computed the same as for an unsigned number, except that weight of the MSB is \(-2^{* *} n-1\) instead of \(+2^{* *} n-1\). The range of representable numbers is \(-\left(2^{* *} n-1\right)\) through \(+\left(2^{* *} n-1-1\right)\).
The two's complement of a binary number is obtained by complementing its individual bits and adding one to it.
The advantage of representing a negative number in two's complement form is that addition and subtraction can be done directly using unsigned hardware.
;do unsigned multiplication. ;if multiplier is negative ;if multiplicand is negative

\section*{MULTIPLICATION}

\section*{Method 1:}

Signed multiplication can be achieved by taking care of the signs and magnitudes of the multiplicand and multiplier separately.
Perform the multiplication on the magnitudes alone.
The sign of the result can be set based on the signs of the multiplier and the multiplicand.

\section*{Method 2:}

This method does not require finding the magnitude of the operands. Multiplication can be done using unsigned hardware on the two's complement numbers. The result will be signed based on the signs of the operands.
\begin{tabular}{ll}
.title & SIMULL \\
. sect & code, rom8, byte,rel
\end{tabular}
;Multiply (Signed or Unsigned are the same) ;32 bit
; K:A Multiplicand
; -4:6[SP] Multiplier
; K:A return
;
.public multiply_32
.local
multiply_32:
push
st a,0.w
Id a,k
mult a,-8[sp].w
\(x \quad a, 0 . w\)
push a
mult a-8[sp].w
add 0.w,a
pop a
mult a,-8[sp].w
add \(x, 0 . w\)
1d \(\mathbf{k}, \mathbf{x}\)
pop \(\boldsymbol{x}\)
ret
.endsect

The algorithm is as follows:
Step 1. Result = op1* op2
Step 2. If op1 < 0 then subtract op2 from upper half of the result.
Step 3. If op2 < 0 then subtract op1 from upper half of the result.
Now the Result will yield the correct value of the multiplication on two's complement numbers.

\section*{Method 3:}

By sign extending the multiplier and multiplicand to the size of the result one can always obtain the correct result of signed multiplication using unsigned multiplication.
```

;(Argument now at -6:8[SP])
;Multiply hi reg* lo stack
;hold, retrieve lo reg
;(argument now at -8:10[SP])
;Multiply lo reg* hi stack
;add into hi partial
;(Argument now at -6:8[SP])
;Multiply lo reg* lo stack
;add in hi partial
;Position
;Restore

```

\section*{DIVISION}

Similar to multiplication method 1, one can perform the division on the magnitudes of the dividend and divisor.
The sign of the quotient can be set based on the signs of the dividend and the divisor.
The sign of the remainder will be same as the dividend.
```

    .title SIDVSS
    .sect code,rom8,byte,rel
    ;Division \& Remainder
;16,8 bit (signed only, unsigned uses inline code)
; A Dividend
; -4[SP] Divisor
; A return
; .public signed_divide_8,signed_remainder_8
.public signed_divide_16,signed_remainder_16
.local
signed_divide_8:
jsr \$shared_8 ;Uses shared routine
ret
;
signed_remainder_8:
jsr \$shared_8 ;Uses shared routine
ld a,k ;Return remainder
ret
;
\$shared_8:
ifgt a,\#0x7f
or a,\#0xPf00
st a,k ;Get arguments
ld a,-6[sp].w
ifgt a,\#0x7f
or a,\#0xff00
jp \$shared
;
signed_divide_l6:
jsr \$shared_l6
ret
;
signed_remainder_16:
jsr llol
jsr llorell
ret
;
\$share_16:
st
st
\$shared
ifeq a,\#0
ret x
ifgt a,\#0x7fff
jp \$unknown_negative ;unknown/negative
a,k
ifgt a,\#0x7fff
jp \$negative_positive a,k ;negative/positive
div a,k ;Positive/positive is plus,plus
jp \$positive_positive
;Uses shared routine
x a,k
;Get arguments
;division by zero
;unknown/negative

```
\$unknown_negative:
comp a
inc a
x
1fgt
jp
div
comp
inc
\$positive_positive:
1d
jp
\$negative_positive:
comp a
inc a
div a,k
comp a
inc a
jp
\$negative_negative:
comp
inc
div
\$negate_remainder: \(x\)
comp
inc
st
1d
a
a
a,k
a,x
a
a
a,k
\(\mathrm{a}, \mathrm{x}\)
\$exit:
pop \(x\)
ret
.endsect
\$negate_remainder
;Unknown/negative
a,k
a, \#0x7fff
\$negative_negative ; negative/negative
a,k
a
a
\(\mathrm{k}, \mathrm{x}\)
\$exit
a
\$negate_remainder
;Negative/negative is plus,minus
```

    .title SIDVLS
    .sect code,rom8,byte,rel
    ```
    ;Division \& Remainder
    ;Signed 32 by 16 divide
    ; X;A Dividend
    ; K Divisor
    ; \(X, A \quad\) return (remainder and quotient)
    .public signed_div_32
    .local
signed_div_32:
    sc
    ifeq \(k, \# 0\)
    ret ;Divide by zero, set carry and return
\$shared_signed:
    ifbit
    jp
    7, \(x+1 \cdot b\)
    \$negative_dividend
    jsr \$process_divisor
    ret
    \$negate_quotient:
comp
inc ret
a
a
\$negative_dividend;
comp a
add a,\#01
\(x \quad a, x\)
comp a
adc a,\#0
\(x \quad \mathrm{a}, \mathrm{x}\)
jsr \$pro
jsr
\(x \quad a, 2\)
comp a
inc a
\(x \quad a, x\)
ret
\$process_divisor: ifbit 7,k+1.b
jp \$negative_divisor
divd a,k
ret
\$negative_divisor:
\(x \quad a, k\)
comp a
inc a
\(x \quad a, k\)
divd
retsk
.endsect
;Divide by zero, set carry and return
;Skipping return ;+/+=+,+
;+/-= -,+
;skipping return
;-/+=-,-
;-/-=+,-
; ?/+
;?/-

\$shared:
\begin{tabular}{|c|c|c|}
\hline push & x & ;Preserve registers \\
\hline push & b & \\
\hline 1 d & b,sp & ;Place dividend, becomes quotient \\
\hline push & a & \\
\hline push & k & \\
\hline 1d & x, sp & ;Set subtrahend, becomes remainder \\
\hline clr & a & \\
\hline push & a & \\
\hline push & a & \\
\hline 1d & k,\#-18 & ;Access divisor argument \\
\hline add & k,sp & \\
\hline 1 d & a, [k].w & \\
\hline or & a,2[k].w & \\
\hline ifeq & a,\#0 & \\
\hline jmp & \$zero & ;division by zero \\
\hline 1 d & 0.b,\#32 & ;Set counter \\
\hline 1 d & a, [b].w & ;Shift Dividend:Quotient \\
\hline shl & a & \\
\hline xs & a, \([\mathrm{b}+\mathrm{]}\).w & \\
\hline \multicolumn{3}{|l|}{nop} \\
\hline 1d & a, [b].w & \\
\hline rlc & a & \\
\hline xs & \(\mathrm{a},[\mathrm{b}-\mathrm{]}\).w & \\
\hline \multicolumn{3}{|l|}{nop} \\
\hline ld & a, [x].w & \\
\hline rlc & a & \\
\hline x & a, \([\mathrm{x}+\mathrm{]}\).w & \\
\hline 1d & a, [x].w & \\
\hline rlc & a & \\
\hline x & a, [x-].w & \\
\hline \multicolumn{3}{|l|}{ifc} \\
\hline jp & \$subtract & ;Carry out - dividend divisor \\
\hline sc & & ;Check for dividend divisor \\
\hline 1 d & a, \([\mathrm{x}+\mathrm{]}\).w & \\
\hline subc & a, [k].w & \\
\hline 1 d & a, [x-].w & \\
\hline subc & a,2[k].w & \\
\hline \multicolumn{3}{|l|}{ifnc} \\
\hline jp & \$count & ;dividend divisor \\
\hline \multicolumn{3}{|l|}{(a)} \\
\hline 1d & a, [x].w & ;Subtract out divisor (c is set) \\
\hline subc & a, \([\mathrm{k}] . \mathrm{w}\) & \\
\hline x & a, \([\mathrm{x}+\mathrm{]}\).w & \\
\hline 1 d & a, [x].w & \\
\hline subc & a,2[k].w & \\
\hline x & a, [x-].w & \\
\hline sbit & \(0,[\mathrm{~b}] \cdot \mathrm{b}\) & ;Set quotient bit \\
\hline decsz & 0.b & ;Count 32 shifts \\
\hline jmp & \$100p & \\
\hline pop & k & ;Get Remainder and/or Quotient \\
\hline pop & a & ;and clear working off stack \\
\hline pop & x & \\
\hline pop & b & \\
\hline ifbit & 3,1.b & \\
\hline jp & \$exit & ;want remainder, have it \\
\hline 1 d & \(\mathrm{a}, \mathrm{b}\) & ; Want Quotient \\
\hline 1d & k, x & \\
\hline inc & 1.b & ;Divisor's sign Xors Dividend's \\
\hline
\end{tabular}

\section*{\$exit:}
\begin{tabular}{|c|c|c|c|}
\hline & pop & b & ;Restore registers \\
\hline & pop & \(x\) & \\
\hline & ifbit & 1,1.b & \\
\hline & ret & & ;positive result \\
\hline \multicolumn{4}{|l|}{\$negate:} \\
\hline & comp & a & ;Negate K:A \\
\hline & add & a,\#1 & \\
\hline & x & a,k & \\
\hline & comp & a & \\
\hline & adc & a,\#0 & \\
\hline & x & \(\mathrm{a}, \mathrm{k}\) & \\
\hline & rbit & 1,1.b & ;Note sign (for entrance) \\
\hline & ret & & \\
\hline
\end{tabular}

\section*{\$negate:}
a,\#1
comp
adc
x
ret
.endsect

\section*{ADDITION}

Two's complement numbers can be added by ordinary binary addition, ignoring any carries beyond the MSB. The result will always be the correct sum as long as the result doesn't exceed the range.
If the result is the same as for the subtrahend, then overflow has occurred.


\section*{SUBTRACTION}

Subtraction can be achieved by negating the subtrahend and perform the addition operation.
Overflow can be detected as mentioned before by checking the signs of minuhend and the negation of the subtrahend and that of the sum.
\begin{tabular}{ll}
. title & SISUB \\
.sect & code, rom8, byte,rel
\end{tabular}
;Signed subtract (16 by 16)

\$negate_A:
comp A
inc \(A\)
\$ngative_comp_A:
ifbit 7, (A+1).b
inc 0.b
;if bit 0 of \(0 . b=1\) then opl and op2 have different sign
;if bit 0 of \(0 . b=0\) then opl and op2 sign are same
;then if bit 1 of \(0 . b=0\) both operands are positive
;else both operands are negative.
add \(\mathrm{A}, \mathrm{B}\);Perform unsigned addition
rc
ifbit 0,0.b ;both operands are different sign
ret
ifbit \(1,0 . b \quad\);both opl and op2 are negative
jp \$negatives
\$positives:
if bit 7, (A+l).b
sc
ret
\$negatives:
ifbit 7, (A+1).b
;if sign bit of result is negative, then no overflow
ret
sc ;sign bit of result is positive, hence overflow.
\$exit:ret
.endsect
\begin{tabular}{ll}
.title & NSISUB \\
.sect & code, rom8, byte, rel
\end{tabular}
;Signed sub (l6 by 16)
\begin{tabular}{lll}
; & A & Operandl \\
; & B & Operand2 \\
& Carry & Return
\end{tabular}

Return
.public sign_sub
.local
sign_sub:
ld 0.b,\#00
1fbit 7,(A+1).b
inc \(\quad 0 . b\)
ifbit 7,(B+l).b
inc \(0 . b\)
;if bit 0 of \(0 . b=1\) then opl and op2 have different sign
;if bit 0 of \(0 . b=0\) then opl and op2 sign are same
;then if bit 1 of \(0 . b=0\) both operands are positive
;else both operands are negative.
sc
subc a,b ;Perform unsigned addition
re
ifbit 0,0.b ;both operands are different sign
jp \$chkovf
ret ;both operands are same sign, can't produce overflow
\$chkovf:
\begin{tabular}{ll}
\begin{tabular}{ll} 
ifbit \\
jp
\end{tabular} & \begin{tabular}{l}
\(7,(B+1) \cdot b\) \\
\$negminu
\end{tabular} \\
\begin{tabular}{ll} 
ifbit \\
sc \\
ret
\end{tabular} & \(7,(A+1) \cdot b\) \\
ifbit & \\
sc & \(7,(A+1) \cdot b\)
\end{tabular}
ret
.endsect

\section*{COMPARISON}

To do signed comparison on \(n\) bit two's complement numbers first add \(2^{* *}(n-1)\) to the numbers. This will basically shift the numbers from \(-\left(2^{* *} n-1\right)\) to \(+\left(2^{* *} n-1-1\right)\) range to 0 to \(2^{* *} n-1\).
Now comparison operations on the numbers will produce the correct result.
\begin{tabular}{ll}
. title & SICMP \\
. Sect & code, rom8, byte, rel
\end{tabular}
;Signed compare (16 by 16)
\begin{tabular}{rlr}
; & A & Operandl \\
; & B & Operand2 \\
; & \(0 . b\) & Return \(=00\) \\
; & & 02 \\
& & 01
\end{tabular}
if \(a=b\)
if \(a>b\)
if \(a<b\)
signed_compare:
push
push b
add a,\#08000
add b,\#08000
ifgt a,b
jp \$great
ifeq \(a, b\)
jp \$equ
\$1ess:
1d 0.b,\#01
pop b
pop a
1d 0.b,\#02
pop b
pop a
ret
ld 0.b,\#00
pop b
pop a
ret
.enãsect

\title{
EMI/RFI Board Design
}

\section*{INTRODUCTION}

The control and minimization of Electro-Magnetic Interference (EMI) is a technology that is, out of necessity, growing rapidly. EMI will be defined shortly but, for now, you might be more familiar with the terms Radio Noise, Electrical Noise, or Radio Frequency Interference (RFI). The technology's explorations include a wide frequency spectrum, from dc to 40 GHz . It also deals with susceptibility to EMI as well as the emissions of EMI by equipment or components. Emission corresponds to that potential EMI which comes out of a piece of equipment or component. Susceptibility, on the other hand, is that which couples from the outside to the inside.
In HPC designs to date, we have looked at noise situations ranging from 2 MHz to 102 MHz . EMI, in some cases, can affect radio reception, TV reception, accuracy of navigation equipment, etc. In severe cases, EMI might even affect medical equipment, radar equipment, and automotive systems.
This Application Note will define ElectroMagnetic Interference and describe how it relates to the performance of a system. We will look at examples of Inter-system noise and Intra-system noise and present techniques that can be used to ensure ElectroMagnetic Compatibility throughout a system and between systems.
We will investigate and study the sources of noise between systems through wire-harness and backplane cables and connectors. Active circuit components can be contributors of noise and be susceptible to it. The fast switching times of CMOS devices fabricated in today's technology can cause incredible noise in a system. This noise typically is made up of crosstalk, power supply spiking, transient noise, and ground bounce.
The minimization and suppression of EMI can be obtained by utilizing proper control techniques. Intra-system noise, noise within a single module, sometimes can be controlled with methods such as filtering, shielding, careful selection of components, and following good wiring and grounding procedures. Controlling noise between systems, Inter-system noise, uses subtler techniques such as frequency management and time management, etc.
Appropriate time and resources should be spent during the design of a system or systems to insure that no problems will be encountered due to effects of EMI. Design guidelines will be presented that can be used to increase ElectroMagnetic Compatibility between systems by reducing the effects of noise between them. Above all, don't forget that the development tools used are also systems and are important to consider in your planning.
A brief look will be taken at the environment and tools required for different levels of noise testing. Relative riskcosts between preparing for EMC or excluding EMI concerns from the project will be listed.

\section*{DESCRIPTION OF NOISE}

\section*{ElectroMagnetic Interference}

EMI is a form of electrical-noise pollution. Think of the time when an electric drill or some other power tool jammed a nearby radio with buzzing or crackling noises. Sometimes it
got so bad that it prevented you from listening to the radio while the tool was in use. Or the ignition of an automobile idling outside your house caused interference to your TV picture making lines across the screen or even losing sync altogether making the picture flip. These examples are quite annoying but not catastrophic.
More serious, how about a sudden loss in telephone communication caused by electrical interference or noise while you are negotiating an important business deal? Now EMI can be economically damaging.
The results of EMI incidences can be even farther reaching than these examples. Aircraft navigation errors resulting from EMI or interruption of air traffic controller service and maybe even computer memory loss due to noise could cause two aircraft to collide resulting in the loss of lives and property.
These were just a few examples to help you identify the results of EMI in a familiar context. To help understand an ElectroMagnetic Interference situation, the problem can be divided into three categories. They are the source, the victim, and the coupling path. Secondary categories involve the coupling path itself. It the source and victim are separated by space with no hard wire connection, then the coupling path is a radiated path and we are dealing with radiated noise. If the source and victim are connected together through wires, cables, or connectors, then the coupling path is a conducted path and we are dealing with conducted noise. Incidentally, both types of noise can exist at the same time.

\section*{ElectroMagnetic Interference Situation}


\section*{ElectroMagnetic Compatibility}

If you think about the examples given, one can understand that EMI or electrical noise is of national concern. The Government and certain industry bodies have issued specifications with which all electrical, electromechanical, and electronic equipment must comply. These specifications and limitations are an attempt to ensure that proper EMC techniques are followed by manufactures during the design and fabrication of their products. When these techniques are properly applied, the product can then operate and perform with other equipment in a common environment such that no degradation of performance exists due to internally or externally conducted or radiated electromagnetic emissions. This is defined as ElectroMagnetic Compatibility or EMC.

\section*{Inter-System EMI}

For the purpose of this Application Note, when the source of noise is a module, board, or system and the victim is a different and separate module, board, or system under the control of a different user, that is considered to be an intersystem interference situation. Examples of inter-system interference situations could be a Personal Computer interfereing with the operation of a TV or an anti-lock brake module in a car causing interference in the radio. This type of interference is more difficult to contain because, as mentioned earlier, the systems are generally not under the control of a single user. However, design methods and control techniques used to contain the intra-system form of EMI, which are almost always under the control of a single user, will inherently help reduce the inter-system noise.

Intra-System EMI Manifestations


This Application Note will address problems and solutions in the area of intra-system noise. Intra-system interference situations are when the sources, victims, and coupling paths are entirely within one system or module or PC board. Systems may provide emissions that are conducted out power lines or be susceptible to emissions conducted in through them. Systems may radiate emissions through space as well as be susceptible to radiated noise. Noise conducted out antenna leads turns into radiated noise. By the same token, radiated noise picked up by the antenna is turned into conducted noise within the system. A perfect example is ground loops on a printed circuit board. These loops make excellent antennas. The system itself is capable of degrading performance due to its own internal generation of conducted and radiated noise and its susceptibility to it.
Some results of EMI within a system: Noise on power line causing false triggering of logic circuits, rapidly changing signals causing "glitches" on adjacent steady state signal lines (crosstalk) causing erratic operation, mutiple simultaneously switching logic outputs propagating ground bounce noise throughout system, etc.

\section*{Coupling Paths}

The modes of coupling an emitter source to a receptor victim can become very complicated. Remember, each EMI situation can be classified into two categories of coupling, conducted and radiated. Coupling can also result from a combination of paths. Noise can be conducted from an emitter to a point of radiation at the source antenna, then picked up at the receptor antenna by induction, and re-conducted to the victim. A further complication that multiple
coupling paths presents is that it makes it difficult to determine if eliminating a suspected path has actually done any good. If two or more paths contribute equally to the problem, eliminating only one path may provide little apparent improvement.

\section*{Conducted Interference}

In order to discuss the various ways in which EMI can couple from one system to another, it is necessary to define a few terms. When dealing with conducted interference, there are two varieties that we are concerned with. The first variety is differential-mode interference. That is an interference signal that appears between the input terminals of a circuit. The other variety of conducted interference is called com-mon-mode interference. A common-mode interference signal appears between each input terminal and a third point; that third point is called the common-mode reference. That reference may be the equipment chassis, an earth ground, or some other point.
Let's look at each type of interference individually. In Figure 1 we show a simple circuit consisting of a signal source, \(\mathrm{V}_{\mathrm{S}}\), and a load, \(R_{L}\). In Figure 2 we show what happens when differential-mode interference is introduced into the circuit by an outside source. As is shown, an interference voltage, \(V_{D}\), appears between the two input terminals, and an interference current, \(\mathrm{I}_{\mathrm{D}}\), flows in the circuit. The result is noise at the load. If, for instance, the load is a logic gate in a computer, and the amplitude of \(V_{D}\) is sufficiently high, it is possible for the gate to incorrectly change states.


FIGURE 1


\section*{FIGURE 2. Differential-Mode Interference}

Figure 3 shows what happens when a ground loop is added to our circuit. Ground loops, which are undesirable current paths through a grounded body (such as a chassis), are usually caused by poor design or by the failure of some component. In the presence of an interference source, com-mon-mode currents, \(\mathrm{I}_{\mathrm{C}}\), and a common-mode voltage, \(\mathrm{V}_{\mathrm{C}}\), can develop, with the ground loop acting as the commonmode reference. The common-mode current flows on both input lines, and has the same instantaneous polarity and direction (the current and voltage are in phase), and returns through the common-mode reference. The common-mode voltage between each input and the common-mode reference is identical.


FIGURE 3. Common-Mode Interference


TL/DD/10562-6

FIGURE 4. Field-to-Cable Coupling

\section*{Radiated Interference}

Radiated coupling itself can take place in one of several ways. Some of those include field-to-cable coupling, cable-to-cable coupling, and common-mode impedance coupling. Let's look at those types of coupling one at a time.
The principle behind field-to-cable coupling is the same as that behind the receiving antenna. That is, when a conductor is placed in a time-varying electromagnetic field, a current is induced in that conductor. That is shown in Figure 4. In this figure, we see a signal source, \(\mathrm{V}_{\mathrm{S}}\), driving a load, \(\mathrm{R}_{\mathrm{L}}\). Nearby there is a current carrying wire (or other conductor). Surrounding the wire is an electromagnetic field induced by the current flowing in the wire. The circuit acts like a loop antenna in the presence of this field. As such, an interference current, \(i_{N}\), and an interference voltage, \(V_{N}\), are induced in the circuit. The magnitude of the induced interference signal is roughly proportional to the frequency of the incoming field, the size of the loop, and the total impedance of the loop.
Cable-to-cable coupling occurs when two wires or cables are run close to one another. Figure 5 shows how cable-tocable coupling works. Figure \(5 a\) shows two lengths of cable (or other conductors) that are running side-by-side. Because any two conducting bodies have capacitance between them, called stray capacitance, a time-varying signal in one wire can couple via that capacitance into the other wire. That is referred to as capacitive coupling. This stray capacitance, as shown in Figure 5 c makes the two cables behave as if there were a coupling capacitor between them. Another mechanism of cable-to-cable coupling is mutual inductance. Any wire carrying a time-varying current will develop a magnetic field around it. If a second conductor is placed near enough to that wire, that magnetic field will induce a similar current in the second conductor. That type of coupling is called inductive coupling. Mutual inductance, as shown in Figure 5b, makes the cables behave as if a poorly wound transformer were connected between them. In cable-to-cable coupling, either or both of those mechanisms may be
responsible for the existance of an interference condition. Though there is no physical connection between the two cables, the properties we have just described make it possible for the signal on one cable to be coupled to the other.


TL/DD/10562-7

\section*{FIGURE 5. Cable-to-Cable Coupling}

Either or both of the above-mentioned properties cause the cables to be electromagnetically coupled such that a timevarying signal present on one will cause a portion of that signal to appear on the other. The "efficiency" of the coupling increases with frequency and inversely with the distance between the two cables. One example of cable-to-cable coupling is telephone "crosstalk", in which several phone conversations can be overheard at once. The term crosstalk is now commonly used to describe all types of cable-to-cable coupling.
Common-mode impedance coupling occurs when two circuits share a common bus or wire. In Figure 6 we show a circuit that is susceptible to that type of coupling. In that figure a TL092 op-amp and a 555 timer share a common return or ground. Since any conductor (including a printed circuit board trace) is not ideal, that ground will have a nonzero impedance, \(Z\). Because of that, the current, I, from pin 1 of the 555 will cause a noise voltage, \(\mathrm{V}_{\mathrm{N}}\), to develop; that voltage is equal to \(1 \times \mathrm{Z}\). That noise voltage will appear in series with the input to the op-amp. If that voltage is of sufficient amplitude, a noise condition will result.
While not all inclusive, these coupling paths account for, perhaps, 98\% of all intra-system EMI situations.


TL/DD/10562-8
FIGURE 6. Common-Mode Impedance Coupling

\section*{NOISE SOURCES}

In this Application Note, we will look at sources of EMI which involve components that may conduct or radiate electromagnetic energy. These sources, component emitters, are different from the equipment and subsystems we have
been talking about. Component emitters are sources of EMI which emanate from a single element rather than a combjnation of components such as was previously described. Actually, these component emitters require energy and connecting wires from other sources to function. Therefore, they are not true sources of EMI, but are EMI Transducers. They convert electrical energy to electrical noise.

\section*{Cables and Connectors}

The three main concerns regarding the EMI role of cables are conceptualized in Figure 7. They act as (1) radiated emission antennas, (2) radiated susceptibility antennas, and (3) cable-to-cable or crosstalk couplers. Usually, whatever is done to harden a cable against radiated emission will also work in reverse for controlling EMI radiated susceptibility. The reason for the word usually, is that when differentialmode radiated emission or usceptibility is the failure mode, twisting leads and shielding cables reduces EMI. If the failure mechanism is due to common-mode currents circulating in the cable, twisting leads has essentially no effect on the relationship between each conductor and the commonmode reference. Also cable shields may help or aggravate EMI depending upon the value of the transfer impedance of the cable shield. Transfer impedance is a figure of merit of the quality of cable shield performance defined as the ratio of coupled voltage to surface current in ohms/meter. A good cable shield will have a low transfer impedance. The effectiveness of the shield also depends on whether or not the shield is terminated and, if so, how it is terminated.


TL/DD/10562-9
FIGURE 7. Cables and Connectors
Connectors usually are needed to terminate cables. When no cable shields or connector filters or absorbers are used, connectors play essentially no role in controlling EMI. The influence of connector types, however, can play a major role in the control of EMI above a few MHz. This applies especially when connectors must terminate a cable shield and/ or contain lossy ferrites or filter-pins.
Connectors and cables should be viewed as a system to cost-effectively control EMI rather than to consider the role of each separately, even though each offers specific interference control opportunities.

\section*{Components}

Under conditions of forward bias, a semiconductor stores a certain amount of charge in the depletion region. If the diode is then reverse-biased, it conducts heavily in the reverse direction until all of the stored charge has been removed as shown in Figure 8. The duration, amplitude, and configuration of the recovery-time pulse (also called switching time or period) is a function of the diode characteristics and circuit parameters. These current spikes generate a broad spectrum of conducted transient emissions. Diodes with mechanical imperfections may generate noise when
physically agitated. Such diodes may not cause trouble if used in a vibration-free environment.


FIGURE 8. Diode Recovery Periods and Spikes

\section*{Power Supply Noise}

Power-supply spiking is perhaps the most important contributor to system noise. When any element switches logic states, it generates a current spike that produces a voltage transient. It these transients become too large, they can cause logic errors because the supply voltage drop upsets internal logic, or because a supply spike on one circuit's output feeds an extraneous noise voltage into the next device's input.
With CMOS logic in its quiescent state, essentially no current flows between \(\mathrm{V}_{\mathrm{CC}}\) and ground. But when an internal gate or an output buffer switches state, a momentary current flows from \(V_{C C}\) to ground. The switching transient caused by an unloaded output changing state typically equals 20 mA peak. Using the circuit shown in Figure 9, you can measure and display these switching transients under different load conditions.


TL/DD/10562-11
FIGURE 9
Figure 10a shows the current and voltage spikes resulting from switching a single unloaded ( \(C_{L}=0\) in Figure 9) NAND gate. These current spikes, seen at the switching edges of the signal on \(V_{\mathbb{N}}\), increase when the output is loaded. Figures 10b, 10c, and 10d show the switching transients when the load capacitance, \(\mathrm{C}_{\mathrm{L}}\), is \(15 \mathrm{pF}, 50 \mathrm{pF}\), and 100 pF , respectively. The large amount of ringing results from the test circuit's transmission line effects. This ringing occurs partly because the CMOS gate switches from a very high impedance to a very low one and back again. Even for medium-size loads, load capacitance current becomes a major current contributor.


b


TL/DD/10562-15
d

High-Speed CMOS Logic Switching
The magnitude of noise which can be tolerated in a system relates directly to the worst case noise immunity specified for the logic family. Noise immunity can be described as a device's ability to prevent noise on its input from being transferred to its output. It is the difference between the worst case output levels ( \(\mathrm{V}_{\mathrm{OH}}\) and \(\mathrm{V}_{\mathrm{OL}}\) ) of the driving circuit and the worst case input voltage requirements ( \(\mathrm{V}_{\mathrm{IH}}\) and \(\mathrm{V}_{\mathrm{IL}}\), respectively) of the receiving circuit.
Using Figure 12 as a guide, it can be seen that for TTL (LS or ALS) devices the worst case noise immunity is typically 700 mV for the high logic level and 300 mV for the low logic level. For HCMOS devices the worst case noise immunity is typically 1.75 V for high logic levels and 800 mV for low logic levels. AC high speed CMOS logic families have noise immunity of 1.75 V for high logic levels and 1.25 V for low logic levels. ACT CMOS logic families have noise immunity of 2.9 V for high logic levels and 700 mV for low logic levels.

\section*{Logic Family Comparisons}


TL/DD/10562-17
FIGURE 11

To illustrate noise margin and immunity, Figure 13 shows the output that results when you apply several types of simulated noise to a 74 HCOO 's input. Typically, even 2 V or more input noise produces little change in the output. The top trace shows noise induced on the high logic level signal and the bottom trace shows noise induced on the low logic level signal.

TL/DD/10562-18

\(2 v\)
TL/DD/10562-19


FIGURE 13
Figure 14 shows how noise affects a 74 HC 74 's clock input. Again, no logic errors occur with 2 V or more of noise on the clock input.

When using high speed CMOS, even with its greater noise immunity, crosstalk, induced supply noise and noise transients become factors. Higher speeds allow the device to respond more quickly to externally induced noise transients and accentuate the parasitic interconnection inductances and capacitances that increase self-induced noise and crosstalk.


TL/DD/10562-21


TL/DD/10562-22
FIGURE 14

\section*{Signal Crosstalk}

The problem of crosstalk and how to deal with it is becoming more important as system performance and board densities increase. Our discussion on cable-to-cable coupling described crosstalk as appearing due to the distributed capacitive coupling and the distributed inductive coupling between two signal lines. When crosstalk is measured on an undriven sense line next to a driven line (both terminated at their characteristic impedances), the near end crosstalk and the far end crosstalk have quite distinct features, as shown in Figure 15. It should be noted that the near end component reduces to zero at the far end and vice versa. At any point in between, the crosstalk is a fractional sum of the near and far end crosstalk waveforms as shown in the figure. It also can be noted that the far end crosstalk can have either polarity whereas the near end crosstalk always has the same polarity as the signal causing it.
The amplitude of the noise generated on the undriven sense line is directly related to the edge rates of the signal on the driven line. The amplitude is also directly related to

near end crosstalk
far end crosstalk

FIGURE 15. Crosstalk
the proximity of the two lines. This is factored into the coupling constants \(K_{N E}\) and \(K_{F E}\) by terms that include the distributed capacitance per unit length, the distributed inductance per unit length, and the length of the line. The lead-tolead capacitance and mutual inductance thus created causes "noise" voltages to appear when adjacent signal paths switch.
Several useful observations that apply to a general case can then be made:
- The crosstalk always scales with the signal amplitude \(\mathrm{V}_{1}\).
- Absolute crosstalk amplitude is proportional to slew rate \(V_{1} / t_{r}\), not just \(1 / t_{r}\).
- Far end crosstalk width is always \(t_{r}\).
- For \(t_{r}<2 T_{L}\), where \(t_{r}\) is the transition time of the signal on the driven line and \(T_{L}\) is the propagation or bus delay down the line, the near end crosstalk amplitude \(\mathrm{V}_{\mathrm{NE}}\) expressed as a fraction of signal amplitude \(\mathrm{V}_{1}\) is \(\mathrm{K}_{\mathrm{NE}}\) which is a function of physical layout only.
- The higher the value of ' \(t_{r}\) ' (slower transition times) the lower the percentage of crosstalk (relative to signal amplitude).
Although all circuit conductors have transmission line properties, these characteristics become significant when the edge rates of the drivers are equal to or less than about three times the propagation delay of the line. Significant transmission line properties may be exhibited, for example, where devices having edge rates of 3 ns are used to drive traces of 8 inches or greater, assuming propagation delays of \(1.7 \mathrm{~ns} / \mathrm{ft}\) for an unloaded printed circuit trace.

\section*{Signal Interconnects}

Of the many properties of transmission lines, two are of major interest to the system designer: \(\mathrm{Z}_{\mathrm{oe}}\), the effective equivalent impedance of the line, and \(t_{\text {pde }}\), the effective propagation delay down the line. It should be noted that the intrinsic values of line impedance and propagation delay, \(Z_{0}\) and \(t_{p d}\), are geometry-dependent. Once the intrinsic values are known, the effects of gate loading can be calculated. The loaded values for \(Z_{0 e}\) and \(t_{p d e}\) can be calculated with:
\[
\begin{gathered}
Z_{o e}=Z_{o} /\left(1+C_{t} / C_{i}\right)^{* *} 0.5 \\
t_{\text {pde }}=t_{\text {pd }}^{*}\left(1+C_{t} / C_{i}\right)^{* *} 0.5
\end{gathered}
\]
where \(\mathrm{C}_{\mathrm{i}}=\) intrinsic line capacitance
\(\mathrm{C}_{\mathrm{t}}=\) additional capacitance due to gate loading.
These formulas indicate that the loading of lines decreases the effective impedance of the line and increases the propagation delay. As was mentioned earlier, lines that have a propagation delay greater than one third the rise time of the signal driver should be evaluated for transmission line effects. When performing transmission line analysis on a bus, only the longest, most heavily loaded and the shortest, least loaded lines need to be analyzed. All lines in a bus should be terminated equally; if one line requires termination, all lines in the bus should be terminated. This will ensure similar signals on all of the lines.

\section*{Ground Bounce}

Ground bounce occurs as a result of the intrinsic characteristics of the leadframes and bondwires of the packages used to house CMOS devices. As edge rates and drive capability increase in advanced logic families, the effects of these intrinsic electrical characteristics become more pronounced. One of these parasitic electrical characteristics is the inductance found in all leadframe materials.
Figure 16 shows a simple circuit model for a CMOS device in a leadframe driving a standard test load. The inductor L1
represents the parasitic inductance in the ground lead of the package; inductor L2 represents the parasitic inductance in the power lead of the package; inductor L3 represents the parasitic inductance in the output lead of the package; the resistor R1 represents the output impedance of the device output, and the capacitor and resistor \(C_{L}\) and \(R_{L}\) represent the standard test load on the output of the device.



TL/DD/10562-24 FIGURE 16. Ground Bounce
The three waveforms shown represent how ground bounce is generated. The top waveform shows the voltage (V) across the load as it is switched from a logic HIGH to a logic LOW. The output slew rate is dependent upon the characteristics of the output transistor, and the inductors L1 and L3, and \(C_{L}\), the load capacitance. In order to change the output from a HIGH to a LOW, current must flow to discharge the load capacitance. The second waveform shows the current that is generated as the capacitor discharges [ \(I=-\mathrm{C}_{\mathrm{L}}{ }^{*}(\mathrm{dV} / \mathrm{dt})\) ]. This current, as it changes, causes a voltage to be generated across the inductances in the circuit. The formula for the voltage across an inductor is \(V=\) \(\mathrm{L}(\mathrm{dl} / \mathrm{dt})\). The third waveform shows the voltage that is induced across the inductance in the ground lead due to the changing currents \(\left[\mathrm{V}_{\mathrm{GB}}=\mathrm{L} 1^{*}(\mathrm{dl} / \mathrm{dt})\right]\). This induced voltage creates what is known as ground bounce.
Because the inductor is between the external system ground and the internal device ground, the induced voltage causes the internal ground to be at a different potential than the external ground. This shift in potential causes the device inputs and outputs to behave differently than expected because they are referenced to the internal device ground, while the devices which are either driving into the inputs or being driven by the outputs are referenced to the external system ground. External to the device, ground bounce causes input thresholds to shift and output levels to change.
Although this discussion is limited to ground bounce generated during HIGH-to-LOW transitions, it should be noted that the ground bounce is also generated during LOW-toHIGH transitions. This ground bounce though, has a much smaller amplitude and therefore does not present the same concern.
There are many factors which affect the amplitude of the ground bounce. Included are:
- Number of outputs switching simultaneously: more outputs results in more ground bounce.
- Type of output load: capacitive loads generate two to three times more ground bounce than typical system traces. Increasing the capacitive load to approximately \(60-70 \mathrm{pF}\), increases ground bounce. Beyond 70 pF , ground bounce drops off due to the filtering effect of the load itself. Moving the load away from the output also reduces the ground bounce.
- Location of the output pin: outputs closer to the ground pin exhibit less ground bounce than those further away due to effectively lower L1 and L3.
- Voltage: lowering \(\mathrm{V}_{\mathrm{CC}}\) reduces ground bounce.

Ground bounce produces several symptoms:
- Altered device states.
- Propagation delay degradation.
- Undershoot on active outputs. The worst-case undershoot will be approximately equal to the worst-case quiet output noise.

\section*{NOISE SUPPRESSION TECHNIQUES}

EMI control techniques involve both hardware implementations and methods and procedures. They may also be divided into intra-system and inter-system EMI control. Our major concern in this Application Note is intra-system EMI control, however, an overview of each may be appropriate at this time.
Figure 17 illustrates the basic elements of concern in an intra-system EMI problem. The test specimen may be a single box, an equipment, subsystem, or system (an ensemble of boxes with interconnecting cables). From a strictly nearsighted or selfish point-of-view, the only EMI concern would appear to be degradation of performance due to self jamming such as suggested at the top of the figure. While this might be the primary emphasis, the potential problems associated with either (1) susceptibility to outside conducted and/or radiated emissions or (2) tendency to pollute the outside world from its own undesired emissions, come under the primary classification of intra-system EMI. Corresponding EMI-control techniques, however, address themselves to both self-jamming and emission/susceptibility in accordance with applicable EMI specifications. The techniques that will be discussed include filtering, shielding, wiring, and grounding.
Inter-system EMI distinguishes itself by interference between two or more discrete and separate systems or platforms which are frequently under independent user control. Culprit emissions and/or susceptibility situations are divided into two classes: (1) antenna entry/exit and (2) back-door entry/exit. More than \(95 \%\) of inter-system EMI problems involve the antenna entry/exit route of EMI. We can group inter-system EMI-control techniques by four fundamental categories: frequency management, time management, location management, and direction management.


TL/DD/10562-25
FIGURE 17. Intra-System EMI Manifestations

The first step in locating a solution is to identify the problem as either an inter-system or intra-system EMI situation. Generally, if the specimen has an antenna and the problem develops from what exits or enters the antenna from another specimen or ambient, then the problem is identified as an inter-system EMI one. Otherwise, it is an intra-system EMI situation which we will discuss now.

\section*{Intra-System EMI-Control Techniques}

\section*{Shielding}

Shielding is used to reduce the amount of electromagnetic radiation reaching a sensitive victim circuit. Shields are made of metal and work on the principle that electromagnetic fields are reflected and/or attenuated by a metal surface. Different types of shielding are needed for different types of fields. Thus, the type of metal used in the shield and the shield's construction must be considered carefully if the shield is to function properly. The ideal shield has no holes or voids, and, in order to accommodate cooling vents, buttons, lamps, and access panels, special meshes and "EMI-hardened" components are needed.
Once a printed-circuit board design has been optimized for minimal EMI, residual interference can be further reduced if the board is placed in a shielded enclosure. A box's shielding effectiveness in decibels depends on three main factors: its skin, the control of radiation leakage through the box's apertures or open areas (like cooling holes), and the use of filters or shields at entry or exit spots of cables.
A box skin is typically fabricated from sheet metal or metallized plastic. Normally sheet metal skin that is 1 mm thick is more than adequate; it has a shielding effectiveness of more than 100 dB throughout the high-frequency spectrum from 1 MHz to 20 GHz . Conductive coatings on plastic boxes are another matter. Table I shows that at 10 MHz the shielding effectiveness can be as low as 27 dB if a carbon composite is used, or it can run as high as 106 dB for zinc sprayed on plastic by an electric arc process. Plastic filled materials or composites having either conductive powder, flakes, or filament are also used in box shielding; they have an effectiveness similar to that of metalized plastics.

TABLE 1
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Shielding \\
Material
\end{tabular}} & \begin{tabular}{c} 
Surface \\
Resistance,* \\
Ohms/ \\
Square
\end{tabular} & \multicolumn{4}{|c|}{\begin{tabular}{c} 
Shielding \\
Effectiveness, dB
\end{tabular}} \\
\cline { 3 - 5 } \(\mathbf{1 0 ~ M H z}\) & \begin{tabular}{c} 
At \\
100 MHz
\end{tabular} & \begin{tabular}{c} 
At \\
\(\mathbf{1 G H z}\)
\end{tabular} \\
\hline \begin{tabular}{l} 
Silver Acrylic \\
Paint
\end{tabular} & 0.004 & 67 & 93 & 97 \\
\hline \begin{tabular}{l} 
Silver Epoxy \\
Paint
\end{tabular} & 0.1 & 59 & 81 & 87 \\
\hline \begin{tabular}{l} 
Silver \\
Deposition
\end{tabular} & 0.05 & 57 & 82 & 89 \\
\hline \begin{tabular}{l} 
Nickel \\
Composite
\end{tabular} & 3.0 & 35 & 47 & 57 \\
\hline \begin{tabular}{l} 
Carbon \\
Composite
\end{tabular} & 10.0 & 27 & 35 & 41 \\
\hline \begin{tabular}{l} 
Arc-Sprayed \\
Zinc
\end{tabular} & 0.002 & 106 & 92 & 98 \\
\hline \begin{tabular}{l} 
Wire Screen \\
(0.64 mm Grid)
\end{tabular} & N.A. & 86 & 66 & 48 \\
\hline
\end{tabular}
*Effectiveness of shielding materials with \(25-\mu \mathrm{m}\) thickness and for frequencies for which the largest dimension of the shielding plate is less than a quarter of a wavelength.

In many cases shielding effectiveness of at least 40 dB is required of plastic housings for microcontroller-based equipment to reduce printed-circuit board radiation to a level that meets FCC regulations in the United States or those of the VDE in Europe. Such skin shielding is easy to achieve. The problem is aperture leakage. The larger the aperture, the greater its radiation leakage because the shield's natural attenuation has been reduced. On the other hand, multiple small holes matching the same area as the single large aperture can attain the same amount of cooling with little or no loss of attenuation properties.

\section*{Filtering}

Filters are used to eliminate conducted interference on cables and wires, and can be installed at either the source or the victim. Figure 18 shows an AC power-line filter. The values of the components are not critical; as a guide, the capacitors can be between 0.01 and \(0.001 \mu \mathrm{~F}\), and the inductors are nominally \(6.3 \mu \mathrm{H}\). Capacitor C 1 is designed to shunt any high-frequency differential-mode currents before they can enter the equipment to be protected. Capacitors C 2 and C3 are included to shunt any common-mode currents to ground. The inductors, L1 and L2, are called common-mode chokes, and are placed in the circuit to impede any com-mon-mode currents.


FIGURE 18. Filtering

\section*{Wiring}

Now that the equipment in each box can be successfully designed to combat EMI emission and susceptibility separately, the boxes may be connected together to form a system. Here the input and output cables and, to a lesser extent, the power cable form an "antenna farm" that greatly threatens the overall electromagnetic compatibility of the system. Most field remedies for EMI problems focus on the coupling paths created by the wiring that interconnects systems. By this time most changes to the individual equipment circuits are out of the question.
Let us address five coupling paths that are encountered in typical systems comprised of two or more pieces of equipment connected by cables. These should adequately cover most EMI susceptibility problems. They are:
- A common ground impedance coupling-a conducting path in which a common impedance is shared between an undesired emission source and the receptor.
- A common-mode, radiated field-to-cable coupling, in which electromagnetic fields penetrate a loop formed by two pieces of equipment, a cable connecting them, and a ground plane.
- A differential-mode, radiated field-to-cable coupling, in which the electromagnetic fields penetrate a loop formed by two pieces of equipment and an interconnecting transmission line or cable.
- A crosstalk coupling, in which signals in one transmission line or cable are capacitively or inductively coupled into another transmission line.
- A conductive path through power lines feeding the equipment.
The first coupling path is formed when two pieces of equipment are connected to the same ground conductor at different points, an arrangement that normally produces a voltage difference between the two points. If possible, connecting both pieces of equipment to a single-point ground eliminates this voltage. Another remedy is to increase the impedance along a loop that includes the path between the ground connections of the two boxes. Examples include the isolation of printed-circuit boards from their cabinet or case, the use of a shielded isolation transformer in the signal path, or the insertion of an inductor between one or both boxes and the ground conductor. The use of balanced circuits, differential line drivers and receivers, and absorbing ferrite beads and rods on the interconnecting cable can further reduce currents produced by this undesirable coupling path.

\section*{Common Ground Impedance Coupling}


TL/DD/10562-27
A balanced circuit is configured so its two output signal leads are electrically symmetrical with respect to ground, as the signal increases on one output the signal on the other decreases. Differential line drivers produce a signal that is electrically symmetrical with respect to ground from a sin-gle-ended circuit in which only one lead is changing with respect to ground. Ferrite beads, threaded over electrical conductors, substantially attentuate electromagnetic interference by turning radio-frequency energy into heat, which is dissipated in them.
In the second coupling path, a radiated electromagnetic field is converted into a common-mode voltage in the ground plane loop containing the interconnect cable and both boxes. This voltage may be reduced if the loop area is trimmed.

\section*{Common-Mode, Radiated Field-to-Cable Coupling}


TL/DD/10562-28

The third coupling path produces a differential-mode voltage that appears across the input terminals of the EMI receptor. One way of controlling this is to cancel or block the pickup of differential-mode radiation. In a balanced transmission line, this is done by use of twisted-wire pairs and a shielded cable.
As for crosstalk, the fourth coupling path-the reduction of capacitive coupling can be achieved by the implementation of at least one of these steps:
- Reducing the spacing between wire pairs in either or both of the transmission lines.
- Increasing the separation between the two transmission lines.
- Reducing the frequency of operation of the source, if possible.
- Adding a cable shield over either or both transmission lines.
- Twisting the source's or receptor's wire pairs.
- Twisting both wire pairs in opposite directions.

The fifth coupling path conductively produces both com-mon-mode and differential-mode noise pollution on the power mains. Among several remedies that can suppress the EMI here are the filters and isolation transformers.
There are only about 50 common practical remedies that can be used in most EMI situations. Of these, about 10 suffice in 80 percent of the situations. Most engineers are aware of at least some of these remedies-for example, twisting wires to reduce radiation pickup.
In order to attack the EMI problem, one can make use of the information contained in Table II. First, decide what coupling path has the worst EMI interference problem. From the 11 most common coupling paths listed at the top of the table, find the problem coupling path. Using the numbers found in that table entry, locate the recommended remedy or remedies from the 12 common EMI fixes identified at the bottom of the table. This procedure should be repeated until all significant coupling paths have been properly controlled and the design goal has been met.

\section*{Inter-System EMI Control Techniques}

There are many EMI controls that may be carried out to enhance the chances of inter-system EMC. They can be grouped into four categories which we will discuss briefly. The following discussion is not intended to be complete but merely provide an overview of some EMI control techniques available to the intersystem designer and user.
Frequency management suggests both transmitter emission control and improvement of receptors against spurious responses. The object is to design and operationally maintain transmitters so that they occupy the least frequency spectrum possible in order to help control electromagnetic pollution. For example, this implies that long pulse rise and fall times should be used. Quite often one of the most convenient, economic and rapid solutions to an EMI problem in the field, is to change frequency of either the victim receiver or the culprit source.
In those applications where information is passed between systems, a possible time management technique could be utilized where the amount of information transferred is kept to a minimum. This should reduce the amount of time that the receptor is susceptible to any EMI. In communication protocols, for example, essential data could be transmitted in short bursts or control information could be encoded into fewer bits.
Location management refers to EMI control by the selection of location of the potential victim receptor with respect to all other emitters in the environment. In this regard, separation distance between transmitters and receivers is one of the most significant forms of control since interfering source emissions are reduced greatly with the distance between them. The relative position of potentially interfering transmitters to the victim receiver are also significant. If the emitting source and victim receiver are shielded by obstacles, the degree of interference would be substantially reduced.
Direction management refers to the technique of EMI control by gainfully using the direction and attitude of arrival of electromagnetic signals with respect to the potential victim's receiving antenna.

TABLE II. Electromagnetic Interference Coupling Paths
Radiated Field to Interconnecting Cable
(Common-Mode)
Radiated Field to Interconnecting Cable
(Differential-Mode)
Interconnecting Cable to Radiated Field
(Common-Mode)
Interconnecting Cable to Radiated Field
(Differential-Mode)
Cable-to-Cable Crosstalk
\begin{tabular}{lll}
\(2,7,8,9,11\) & Radiated Field to Box & 12,13 \\
\(2,5,6\) & Box to Radiated Field & 12,13 \\
\(1,3,9,11\) & Box-to-Box Radiation & 12,13 \\
\(1,3,5,6,7\) & Box-to-Box Conduction & \(1,2,7,8,9\) \\
\(1,2,3,4,5,6,10,11\) & \begin{tabular}{l} 
Power Mains to Box Conduction \\
Box to Power Mains Conduction
\end{tabular} & 4,11 \\
\hline
\end{tabular}

Electromagnetic Interference Fixes
8. Install Differential Line Drivers and Receivers
9. Float Printed Circuit Board(s)
10. Separate Wire Pair
11. Use Ferrite Beads
12. Use a Multilayer Instead of a Single-Layer Printed Circuit Boards

\section*{DESIGN GUIDELINES}

The growth of concern over electromagnetic compatibility (EMC) in electronic systems continues to rise in the years since the FCC proclaimed that there shall be no more pollution of the electromagnetic spectrum. Still, designers have not yet fully come to grips with a major source and victim of electromagnetic interference-the printed circuit board. The most critical stage for addressing EMI is during the circuit board design. Numerous tales of woe can be recounted about the eleventh hour attempt at solving an EMI problem by retrofit because EMC was given no attention during design. This retrofit ultimately costs much more than design stage EMC, holds up production, and generally makes managers unhappy. With these facts in mind, let's address electromagnetic compatibility considerations in printed circuit board design.

\section*{Logic Selection}

Logic selection can ultimately dictate how much attention must be given to EMC in the total circuit design. The first guideline should be: use the slowest speed logic that will do the job. Logic speed refers to transition times of output signals and gate responses to input signals. Many emissions and susceptibility problems can be minimized if a slow speed logic is used. For example, a square wave clock or signal pulse with a 3 ns rise time generates radio frequency ( 100 MHz and higher) energy that is gated about on the PC board. It also means that the logic can respond to comparable radio frequency energy if it gets onto the boards.
The type of logic to be used is normally an early design decision, so that control of edge speeds and, hence, emissions and susceptibility is practical early. Of course, other factors such as required system performance, speed, and timing considerations must enter into this decision. If possible, design the circuit with a slow speed logic. The use of slow speed logic, however, does not guarantee that EMC will exist when the circuit is built; so proper EMC techniques should still be implemented consistently during the remainder of the circuit design.

\section*{Component Layout}

Component layout is the second stage in PC board design. Schematics tell little or nothing about how systems will perform once the board is etched, stuffed, and powered. A circuit schematic is useful to the design engineer, but an experienced EMC engineer refers to the PC board when troubleshooting. By controlling the board layout in the design stage, the designer realizes two benefits: (1) a decrease in EMI problems when the circuit or system is sent for EMI or quality assurance testing; and (2) the number of EMI coupling paths is reduced, saving troubleshooting time and effort later on.
Some layout guidelines for arranging components according to logic speed, frequency, and function are shown in Figure 19. These guidelines are very general. A particular circuit is likely to require a combination and/or tradeoffs of the above arrangements. Isolation of the I/O from digital circuitry is important where emissions or susceptibility may be a problem. For the case of emissions, a frequently encountered coupling path involves a digital energy coupling through 1/O circuitry and signal traces onto I/O cables and wires, where the latter subsequently radiate. When susceptibility is a problem, it is common for the EMI energy to couple from I/O circuits onto sensitive digital lines, even though the I/O lines may be "opto-coupled" or otherwise supposedly isolated. In both situations, the solution often lies in the proper
electrical and physical isolation of analog and low speed digital lines from high speed circuits. When high speed signals are designed to leave the board, the reduction of EMI is usually performed via shielding of I/O cables and is not considered here.
Therefore, a major guideline in laying out boards is to isolate the I/O circuitry from the high speed logic. This method applied even if the logic is being clocked at "only" a few MHz. Often, the fundamental frequency is of marginal interest, with the harmonics generated from switching edges of the clock being the biggest emission culprits. Internal system input/output PCB circuity should be mounted as close to the edge connector as possible and capacitive filtering of these lines may be necessary to reduce EMI on the lines.
High speed logic components should be grouped together. Digital interface circuitry and I/O circuitry should be physically isolated from each other and routed on separate connectors, if possible as shown in Figure 19d.
- No High Frequency Signals to the Backplane

(a)
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Low \\
Frequency \\
Circuits
\end{tabular} & \begin{tabular}{c} 
Medium \\
Frequency \\
Circuits
\end{tabular} & \begin{tabular}{c} 
High \\
Frequency \\
Circuits
\end{tabular} \\
\hline I/O & \begin{tabular}{c} 
Card Interface \\
Circuits
\end{tabular} & Internal \\
Connector \\
\hline \multicolumn{3}{|c|}{}
\end{tabular}
(b)
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
Analog \\
Circuits
\end{tabular} & \begin{tabular}{c} 
Logic \\
Circuits
\end{tabular} \\
\hline \begin{tabular}{c} 
Analog \\
Interface \\
Circuits
\end{tabular} & Logic Interface Circuits \\
\hline
\end{tabular}
(c)

(d)

FIGURE 19. Board Layout

\section*{Power Supply Bussing}

Power supply bussing is the next major concern in the design phase. Isolated digital and analog power supplies must be used when mixing analog and digital circuitry on a board. The design preferably should provide for separate power supply distribution for both the analog and digital circuitry. Single point common grounding of analog and digital power supplies should be performed at one point and one point only-usually at the motherboard power supply input for multi-card designs, or at the power supply input edge connector on a single card system. The fundamental feature of good power supply bussing, however, is low impedance and good decoupling over a large range of frequencies. A low impedance distribution system requires two design features: (1) proper power supply and return trace layout and (2) proper use of decoupling capacitors.
At high frequencies, PCB traces and the power supply busses ( \(+\mathrm{V}_{\mathrm{CC}}\) and OV ) are viewed as transmission lines with associated characteristic impedance, \(Z_{0}\), as modeled in Figure 20. The goal of the designer is to maximize the capacitance between the lines and minimize the self-inductance, thus creating a low \(\mathrm{Z}_{\mathrm{O}}\). Table III shows the characteristic impedance of various two-trace configurations as a function of trace width, W , and trace separation, h .

TABLE III
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{W} / \mathrm{h}\) or D/W &  &  &  \\
\hline 0.5 & 377 & 377 & NA \\
\hline 0.6 & 281 & 281 & NA \\
\hline 0.7 & 241 & 241 & NA \\
\hline 0.8 & 211 & 211 & NA \\
\hline 0.9 & 187 & 187 & NA \\
\hline 1.0 & 169 & 169 & 0 \\
\hline 1.1 & 153 & 153 & 25 \\
\hline 1.2 & 140 & 140 & 34 \\
\hline 1.5 & 112 & 112 & 53 \\
\hline 1.7 & 99 & 99 & 62 \\
\hline 2.0 & 84 & 84 & 73 \\
\hline 2.5 & 67 & 67 & 87 \\
\hline 3.0 & 56 & 56 & 98 \\
\hline 3.5 & 48 & 48 & 107 \\
\hline 4.0 & 42 & 42 & 114 \\
\hline 5.0 & 34 & 34 & 127 \\
\hline 6.0 & 28 & 28 & 137 \\
\hline 7.0 & 24 & 24 & 146 \\
\hline 8.0 & 21 & 21 & 153 \\
\hline 9.0 & 19 & 19 & 160 \\
\hline 10.0 & 17 & 17 & 166 \\
\hline 12.0 & 14 & 14 & 176 \\
\hline 15.0 & 11.2 & 11.2 & 188 \\
\hline 20.0 & 8.4 & 8.4 & 204 \\
\hline 25.0 & 6.7 & 6.7 & 217 \\
\hline 30.0 & 5.6 & 5.6 & 227 \\
\hline 40.0 & 4.2 & 4.2 & 243 \\
\hline 50.0 & 3.4 & 3.4 & 255 \\
\hline
\end{tabular}

TL/DD/10562-30
*Mylar dielectric assumed: DC = 5.0
D \(>\) nearby ground plane
**Paper base phenolic or glass epoxy assumed: \(D C=4.7\)
\(Z 01=(377 / \sqrt{D C}) \times(h / W)\), for \(W>3 h\) and \(h>3 t\)
\(Z 02=(377 / \sqrt{D C}) \times(h / W)\), for \(W>3 h\)
\(Z 03=(120 / \sqrt{D C}) \operatorname{Ine}\left(D / W+\sqrt{D / W^{2}-1}\right)\) for \(W>t\)


TL/DD/10562-29
where \(L_{O}\) and \(C_{O}\) are, respectively, the distributed inductance and capacitance per unit length of the line

FIGURE 20
Any one of the three configurations may be viewed as a possible method of routing power supply (or signal) traces. The most important feature of Table III is the noticeable difference in impedance between the parallel strips and strip over ground plane compared with the side-by-side configurations.
As an example of the amount of voltage that can be generated across the impedance of a power bus, consider TTL logic which pulls a current of approximately 16 mA from a supply that has a \(25 \Omega\) bus impedance (this assumes no decoupling present). The transient voltage is approximately \(\mathrm{dV}=0.016 \times 25 \Omega=400 \mathrm{mV}\), which is equal to the noise immunity level of the TTL logic. A \(25 \Omega\) (or higher) impedance is not uncommon in many designs where the supply and return traces are routed on the same side of the board in a side-by-side fashion. In fact, it is not uncommon to find situations where the power supply and return traces are routed quite a distance from each other, thereby increasing the overall impedance of the distribution system. This is obviously a poor layout.
Power and ground planes offer the least overall impedance. The use of these planes leads the designer closer to a mul-ti-layer board. At the very least, it is recommended that all open areas on the PC board be "landfilled" with a OV reference plane so that ground impedance is minimized.
Multi-layer boards offer a considerable reduction in power supply impedance, as well as other benefits. As shown in Table III, the impedance of a multi-layer power/ground plane bus grows very small (on the order of an ohm or less), assuming a \(\mathrm{W} / \mathrm{h}\) ratio greater than 100. Multi-layer board designs also pay dividends in terms of greatly reduced EMI, and they provide close control of line impedances where impedance matching is important. In addition, shielding benefits can be realized. For high-density, high-speed logic applications, the use of a multi-layer board is almost mandatory. The problem with multi-layer boards is the increased cost of design and fabrication and increased difficulty in board repair.

\section*{Decoupling}

High-speed CMOS has special decoupling and printed circuit board layout requirements. Adhering to these requirements will ensure the maximum advantages are gained with CMOS devices in system performance and EMC performance.
Local high frequency decoupling is required to supply power to the chip when it is transitioning from a LOW to a HIGH value. This power is necessary to charge the load capacitance or drive a line impedance.
For most power distribution networks, the typical impedance can be between 50 and \(100 \Omega\). This impedance appears in series with the load impedance and will cause a droop in the
\(V_{C C}\) at the part. This limits the available voltage swing at the local node, unless some form of decoupling is used. This drooping of rails will cause the rise and fall times to become elongated. Consider the example presented in Figure 21 used to help calculate the amount of decoupling necessary. This circuit utilizes an octal buffer driving a \(100 \Omega\) bus from a point somewhere in the middle.


Worst Case Octal Drain \(=8 \times 94 \mathrm{~mA}=0.75 \mathrm{Amp}\)
TL/DD/10562-31

\section*{FIGURE 21}

Being in the middle of the bus, the driver will see two \(100 \Omega\) loads in parallel, or an effective impedance of \(50 \Omega\). To switch the line from rail to rail, a drive of 94 mA is needed ( \(4.8 \mathrm{~V} / 50 \Omega\) ) and more than 750 mA will be required if all eight lines switch at once. This instantaneous current requirement will generate a voltage drop across the impedance of the power lines, causing the actual \(\mathrm{V}_{\mathrm{CC}}\) at the chip to droop. This droop limits the voltage swing available to the driver. The net effect of the voltage droop will be to lengthen device rise and fall times and slow system operation. A local decoupling capacitor is required to act as a low impedance supply for the driver chip during high current demands. It will maintain the voltage within acceptable limits and keep rise and fall times to a minimum. The necessary values for decoupling capacitors can be calculated with the formula given in Figure 22.
In this example, if the \(\mathrm{V}_{\mathrm{CC}}\) droop is to be kept below 0.1 V and the edge rate equals 4 ns , we can calculate the value of the decoupling capacitor by use of the charge on a capacitor equation: \(\mathrm{Q}=\mathrm{CV}\). The capacitor must supply the high demand current during the transition period and is represented by \(1=C(d V / d t)\). Rearranging this somewhat yields \(C=I(d t / d V)\).


TL/DD/10562-32
\(\mathrm{Q}=\mathrm{CV}\) charge on capacitor
\(I=\mathrm{CdV} / \mathrm{dt}\)
\(\mathrm{C}=I \mathrm{dt} / \mathrm{dV}=750 \mathrm{~mA} \times 4 \mathrm{~ns} / 0.1 \mathrm{~V}=0.030 \mu \mathrm{~F}\)
Select \(\mathrm{C}_{\mathrm{B}}=0.047 \mu \mathrm{~F}\) or greater

\section*{FIGURE 22}

Now, \(\mathrm{I}=750 \mathrm{~mA}\) assuming all 8 outputs switch simultaneously for worst case conditions, \(\mathrm{dt}=\) switching period or 4 ns , and dV is the specified \(\mathrm{V}_{\mathrm{CC}}\) droop of 0.1 V . This yields
a calculated value of \(0.030 \mu \mathrm{~F}\) for the decoupling capacitor. So, a selection of \(0.047 \mu \mathrm{~F}\) or greater should be sufficient. It is good practice to distribute decoupling capacitors evenly throughout the logic on the board, placing one capacitor for every package as close to the power and ground pins as possible. The parasitic induction in the capacitor leads can be greatly reduced or eliminated by the use of surface mount chip capacitors soldered directly onto the board at the appropriate locations. Decoupling capacitors need to be of the high K ceramic type with low equivalent series resistance (ESR), consisting primarily of series inductance and series resistance. Capacitors using 5ZU dielectric have suitable properties and make a good choice for decoupling capacitors; they offer minimum cost and effective performance.

\section*{Proper Signal Trace Layout}

Although crosstalk cannot be totally eliminated, there are some design techniques that can reduce system problems resulting from crosstalk. In any design, the distance that lines run adjacent to each other should be kept as short as possible. The best situation is when the lines are perpendicular to each other. Crosstalk problems can also be reduced by moving lines further apart or by inserting ground lines or planes between them.
For those situations where lines must run parallel as in address and data buses, the effects of crosstalk can be minmized by line termination. Terminating a line in its characteristic impedance reduces the amplitude of an initial crosstalk pulse by \(50 \%\). Terminating the line will also reduce the amount of ringing.
There are several termination schemes which may be used. They are series, parallel, AC parallel and Thevenin terminations. AC parallel and series terminations are the most useful for low power applications since they do not consume any DC power. Parallel and Thevenin terminations experience high DC power consumption.
Series terminations are most useful in high-speed applications where most of the loads are at the far end of the line. Loads that are between the driver and the end of the line will receive a two-step waveform. The first wave will be the incident wave. The amplitude is dependent upon the output impedance of the driver, the value of the series resistor and the impedance of the line according to the formula:
\[
V_{W}=V_{C C} * Z_{o e} /\left(Z_{o e}+R_{S}+Z_{S}\right)
\]

\[
V_{w}=v_{C C} \times Z_{o \theta} /\left(Z_{o e}+R_{S}+Z_{S}\right)
\]
where \(R_{S}\) is the series resistor
\(Z_{S}\) is the output impedance of the driver
\(Z_{o e}\) is the equivalent line impedance
The amplitude will be one-half the voltage swing if \(R_{S}\) (the series resistor) plus the output impedance \(\left(Z_{\mathrm{S}}\right)\) of the driver is equal to the line impedance ( \(Z_{o e}\) ). The second step of the waveform is the reflection from the end of the line and will have an amplitude equal to that of the first step. All devices on the line will receive a valid level only after the wave has
propagated down the line and returned to the driver. Therefore, all inputs will see the full voltage swing within two times the delay of the line.
Parallel terminations are not generally recommended for CMOS circuits due to their power consumption, which can exceed the power consumption of the logic itself. The power consumption of parallel terminations is a function of the resistor value and the duty cycle of the signal. In addition, parallel termination tends to bias the output levels of the driver towards either \(V_{C C}\) or ground depending on which bus the resistor is connected to. While this feature is not desirable for driving CMOS inputs because the trip levels are typically \(\mathrm{V}_{\mathrm{CC}} / 2\), it can be useful for driving TTL inputs where level shifting is desirable in order to interface with CMOS devices.

\section*{Parallel Termination}


TL/DD/10562-34
AC parallel terminations work well for applications where the increase in bus delays caused by series terminations are undesirable. The effects of AC parallel terminations are similar to the effects of standard parallel terminations. The major difference is that the capacitor blocks any DC current path and helps to reduce power consumption.
Thevenin terminations are not generally recommended due to their power consumption.

AC Parallel Termination


TL/DD/10562-35

Thevenin Termination


TL/DD/10562-36
Like parallel terminations, a DC path to ground is created by the terminating resistors. The power consumption of a Thevenin termination, though, will generally be independent of the signal duty cycle. Thevenin terminations are more applicable for driving CMOS inputs because they do not bias the output levels as paralleled terminations do. It should be noted that output lines with Thevenin terminations should not be left floating since this will cause the undriven input levels to float between \(V_{C C}\) and ground, increasing power consumption.

\section*{Ground Bounce}

Observing either one of the following rules is sufficient to avoid running into any of the problems associated with ground bounce:
- First, use caution when driving asynchronous TTL-level inputs from CMOS octal outputs. Ground bounce glitches may cause spurious inputs that will alter the state of nonclocked logic.
- Second, use caution when running control lines (set, reset, load, clock, chip select) which are glitch-sensitive through the same devices that drive data or address lines. When it is not possible to avoid the above conditions, there are simple precautions available which can minimize ground bounce noise. These are:
- Choose package outputs that are as close to the ground pin as possible to drive asynchronous TT-level inputs.
- Use the lowest \(\mathrm{V}_{\mathrm{CC}}\) possible or separate the power supplies.
- Use board design practices which reduce any additive noise sources, such as crosstalk, reflections, etc.

\section*{Components}

The interference effect by rectifier diodes, typically found in power supply sections of PC boards, can be minmized by one or more of the following measures:
- Placing a bypass capacitor in parallel with each rectifier diode.
- Placing a resistor in series with each rectifier diode.
- Placing an R-F bypass capacitor to ground from one or both sides of each rectifier diode.
- Operating the rectifier diodes well below their rated current capability.


Connectors


\section*{Cables and Connectors}

Several options are available to reduce EMI from a typical ribbon cable used to interconnect pieces of equipment. These include:
- Reduce spacing between conductors ( h in the figure) by reducing the size of wires used and reducing the insulation thickness.
- Join alternate signal returns together at the connectors at each end of the cable.
- Twist parallel wire pairs in ribbon cables.
- Shield ribbon cable with metal foil cover (superior to braid).
- Replace discrete ribbon cable with stripline flexprint cable.

In the case of joining alternate signal returns, wire N is carryig the signal current, \(i_{n}\), whereas its mates, \(\mathrm{N}-1\) and \(\mathrm{N}+1\) wires are each carrying one half of the return currents, \(\mathrm{i}_{\mathrm{n}-1}\) and \(i_{n+1}\), respectively. Thus, radiation from pair \(N\) and \(N-1\) is out of phase with radiation from pair \(N\) and \(N+1\) and will tend to cancel. In practice, however, the net radiation is reduced by \(20-30 \mathrm{~dB}\) with 30 dB being a good default value.

\section*{Alternating Signal Returns Minimizes Radiation}


TL/DD/10562-39
The opposite of this is to conserve signal returns by only using one, or two, wires to service N data lines in a ribbon cable. For data lines farther from the return line, the differential mode radiation becomes so great that this cable tends to maximize EMI radiation. Another disadvantage of this approach is poor impedance control in the resulting transmission line. This could result in distortion of pulses and cause reflections, especially for high-speed logic, and common return impedance noise in this single ground wire.

\section*{Single Signal Return Maximizes Radiation}


TL/DD/10562-40
Ideally, connectors should have negligible resistance for obvious reasons other than EMI control. They should provide foolproof alignment to minimize the possibility of contact damage over time and use which would increase the resistance and be prone to vibration and shock. Adequate force to provide good mating between contacts which will insure low resistance and limit likelihood of damage. Connectors should mate with little friction to minimize the effects of continual disconnections and connections increasing the contact resistance with use as the contacts wear out. A contamination free design should be used to avoid corrosion and oxidation increasing resistance and susceptibility to shock and vibration causing intermittent contact.

\section*{Special Considerations with Development Tools}

The following set of guidelines have been compiled from the experiences of the Development Systems Group and the Microcontroller Applications Group in Santa Clara. They should be considered additional techniques and guidelines to be followed concurrently with the standard ones already presented. Some are general and some may be specific to development systems use.
Ground bounce prevention and minimization techniques presented in this Application Note should be strictly adhered to when using ' 373 type transparent latches on the HPC's external address/data bus. Multiple simultaneously switching outputs could produce ground bounce significant enough to cause false latching. Observe good EMI planning by locating the latches as close to the HPC as possible. The use of multi-layer printed circuit boards with good ground planes and following appropriate layout techniques is
also essential, especially if emulation will be done at frequencies above 10 MHz . With the foregoing discussions about "antenna farms", radiated noise, and ideal connector characteristics, it becomes obvious that wire-wrap boards and the use of IC sockets is absolutely out of the question. The concern here is not so much EMI affecting the outside world but EMI strangling the operation of the module itself. The inputs to the buffers in a '244 type octal buffer package are placed adjacent or side-by-side outputs of other buffers in the package. This configuration would tend to maximize the crosstalk or noise coupling from the inputs to the outputs. On the other hand, the buffer inputs in a '544 type package are on one side of the package and the outputs are on the other. The use of these package types in high speed designs can facilitate board layout to help reduce the effects of crosstalk.
Use extra heavy ground wires between emulator and target board. Rely on the ground returns in the emulator cable for reduction of differential-mode noise radiated from the cable but heavy-duty help is required for reducing power line impedance in the integrated development system.
Unused HPC inputs, most importantly NMI and RDY/ \(\overline{\mathrm{HLD}}\), must be tied to \(\mathrm{V}_{\mathrm{CC}}\) directly or through a pull-up resistor. This not only tends to reduce power consumption, but will avoid noise problems triggering an unwanted action.
In order to reduce the effects of noise generated by high speed signal changes, a sort of Frequency Management technique might be applied. If possible, develop application hardware and software at a slower crystal operating frequency. If ringing, crosstalk, or other combinations of radiated and conducted noise problems exist, the result may be to move the problem from one point in the affected signal waveform to a different point. Thus, apparent "noise glitches" that caused a latch to erroneously trigger when the input data was still changing, may now come at a time when they are non-destructive such as at a point when the input data is now stable.
Some applications require driving the HPC clock input, CKI, with an external signal. The emulator tools are all clocked using a crystal network with the HPC so that the generation of the system timing is contained on the tool itself. Consequently, there is no connection between the emulator cable connector on the tool and the CKI pin at the HPC. However, when the emulator cable is now inserted into the target board, the target board's clock signal travelling along the cable couples noise onto adjacent signal lines causing symptoms pointing to an apparent failure of the emulator tool. The recommendation is to disable the clock drive to the CKI pin at the HPC pad on the target board whenever the emulator tool is connected. The emulator tools supply the system clock so there is no need for the clock on the target and signal crosstalk on the emulator cable can be greatly reduced with minimal implementation. If one insists that the emulator tool and the target be synchronous, then bring the clock signal from the target to the emulator tool external to the emulator cable via twisted wire pair or coax cable. Remove the clock drive connection to CKI at the target to prevent the signal from entering the cable. Finally, remove crystal components on emulator tool to prevent problems with the signal.
Connecting boards and modules together to make a totally unique system in which EMC was practiced is necessary to ensure little problem with the environment. But, connecting
an emulator tool makes it an entirely new and unique system, both in physical and electrical properties. Treat the emulator tool as part of the system during the design phase and development phase.

\section*{NOISE MEASUREMENT}

The basic purpose of FCC Part 15 J is to minimize the jamming of commercial broadcasting systems by computer devices. Toward this end, the FCC has established test limits, for both conducted and radiated emissions, which must be met. These two tests together span the frequency range from 450 kHz to 1000 MHz . To accomplish FCC Part 15J testing requires the following equipment and associated support items:
- EMC Receivers or Spectrum Analyzers to cover the frequency range from 450 kHz to 1000 MHz .
- Dipole antennas (2) to cover the frequency range from 30 MHz to 1000 MHz .
- Masts or supports which will allow antenna elevation to be increased to at least 4 meters and also allow the polarization to be changed.
- Line impedance stabilization networks (LISN) built in accordance with CISPR requirements. These are 50 , \(50 \mu \mathrm{H}\) devices and are inserted between power mains and test item to permit making repeatable conducted EMI measurements.
- Power line filters.
- An appropriate test site.

\section*{Environment}

The most controversial item on the test requirement list is the appropriate test site. The FCC required emission limits are comparable with the ambient RF level. These low limits and the noisy ambient would indicate that the tests should be made in a shielded enclosure. Unfortunately, all shielded enclosures introduce significant errors into the radiated measurements because of room reflections, room resonances, and antenna loading. To reduce the magnitude of these problems, the FCC has specified that measurements should be made at an open-field test site. Open-field test sites frequently have high ambient levels especially in the FM broadcast band. They may also have ground reflection variations as a function of soil moisture.
The FCC will permit the use of anechoic shielded enclosures which have reduced reflections, provided an error analysis is made to show correlation of interior RF levels with those of an open-field test site. The cost of an anechoic enclosure is its major drawback. For measurements other than for certification, the test site does not have to be in accordance with government regulations. There are also alternatives where an agency or private company will perform the tests for you at their facility for a nominal fee.
Many manufacturers are using shielded enclosures that they have constructed on site or purchased from one of the shielded enclosures manufacturers. The measurement requirement is that the RF ambient levels should be 6 dB or more below the specifications limits. This may require 20 dB worth of aluminum foil or 160 dB worth of electrical seals. Only a site survey can provide that answer. In any case, some margin of safety should be made, \(6-10 \mathrm{~dB}\), plus periodic check for reflection problems.

\section*{Instrumentation}

After the appropriate test site has been obtained, whether a room or a quiet open field, then the testing can begin. If the
equipment to be tested is not floor standing, the test sample is placed on a non-conducting stand 80 cm high and at least 40 cm from the wall of the enclosure. Antennas are then set up so that radiated emission levels can be measured. The test sample should be loaded with full electrical and mechanical loads and operated in a manner that closely approximates normal operation. During operation of the equipment under test, the EMI measuring equipment is used to determine the amplitude of the radiated emission.
At NSC, we have a spectrum analyzer than can be attached to a Personal Computer that runs software to control experiments and report results. It automatically marks the computer display with FCC limits for quick comparison with the amplitude of the emissions signal. This setup is outside the shielded enclosure and can be used to determine if the equipment under test is failing any FCC requirements.
If the test sample fails, we can move inside the room and use near-field probes to help pinpoint the source of emissions. The spectrum analyzer samples the signal generated by the source at many different frequencies. The scale across the bottom of the screen is frequency and the scale along the side is signal amplitude in \(\mathrm{dBuV} / \mathrm{m}\). Thus, we can quickly determine where the peak amplitude of the generated noise is located, read what level that is, and at what frequency it is being generated.

A little analysis and thought should then allow you to determine what signal could be the culprit. For example, if the noise problem is at 16 MHz and the system clock is 16 MHz , then the basic clock signal is causing the problem. If the noise problem is at even multiples of 16 MHz it could be caused by rise and fall times on the 16 MHz clock or overshoot and undershoot on that clock. In the case of the HPC, since it generates a clock output that is the system clock divided by \(2(C K 2=C K I / 2)\), the noise frequency generated at the multiple of the 16 MHz signal could also be due to CK2 or any device that is clocked by that signal. Unfortunately for the investigator, everything else inside the part is clocked by CK2, which includes bus transitions and input sampling.

\section*{Cost}

Basically, the risks of no EMI control will include the following:
- Vehicle/System Performance Degradation
- Degradation to outside world equipment
- Personal Hazards
- Ordinance Hazards
- Acceptance Delays

The sum which can mean anything from a minor system or equipment performance compromise to the total cancellation of a project.
The cost of EMI control will vary and include the following:
- Government procurement requirements
- Company proposal preparation
- EMI Control Plan
- Test Plan
- EMI Tests and Reports

A rough guideline that can be used might be:
\(1 \%-3 \% \%\) of \(\$ 100\) Million projects
\(3 \%-7 \%\) of \(\$ 1\) Million to \(\$ 10\) Million projects \(7 \%-12 \%\) of small items

\section*{SUMMARY}

The design and construction of an electromagnetically compatible printed circuit board does not necessarily require a big change in current practices. On the contrary, the implementation of EMC principles during the design process can fit in with the ongoing design. When EMC is designed into the board, the requirements to shield circuitry, cables, and enclosures, as well as other costly eleventh hour surprises, will be drastically reduced or even eliminated. Without EMC in the design stage, production can be held up and the cost of the project increases.

\section*{REFERENCES}
1. Atkinson, Kenn-Osburn, John-White, Donald, Taming EMI in Microprocessor Systems, IEEE Spectrum, December 1985, pp 30-37
2. Balakrishnan, R. V., Reducing Noise on Microcomputer Buses, National Semiconductor Application Note 337, May 1983
3. Brewer, Ron W., Test Methodology to Determine Levels of Conducted and Radiated Emissions from Computer Systems, EMC Technology, July 1982, p 10
4. Engineering Staff, Don White Consultants, Inc., The Role of Cables \& Connectors in Control of EMI, EMC Technology, July 1982, pp 16-26
5. Fairchild Semiconductor, Design Considerations, Falrchild Advanced CMOS Technology Logic Data Book, 1987, pp 4-3 to 4-12
6. Fairchild Semiconductor, Understanding and Minimizing Ground Bounce, Application Note DU-6, August 1987
7. Interference Control Technology, Introduction to EMI/ RFI/EMC, Course Notebook on Electromagnetic Compatiblility, August 1988
8. Violette, Michael F. and J.L., EMI Control in the Design and Layout of Printed Circuit Boards, EMC Technology, March-April 1986, pp 19-32
9. Violette, Michael F., Curing Electromagnetic Interference, Radio-Electronics, November 1985, pp 50-56
10. Wakeman, Larry, High-Speed-CMOS Designs Address Noise and I/O Levels, National Semiconductor Applicatlon Note 375, September 1984
11. White, Donald R. J., EMI Control Methods and Techniques, Electromagnetic Interference and Compatlbility - Vol 3, copyright 1988 by Interference Control Technologies

\section*{Interfacing the HPC46064 to the DP83200 FDDI Chip Set}

\section*{TABLE OF CONTENTS}

\subsection*{1.0 INTRODUCTION}

\subsection*{2.0 FDDI INTELLIGENT STATION ARCHITECTURE}
3.0 DP83200 FDDI CHIPSET

\subsection*{4.0 HPC46064 HIGH PERFORMANCE} MICROCONTROLLER (HPCTM)
5.0 CONTROL BUS INTERFACE

\subsection*{1.0 INTRODUCTION}

Fiber Distributed Data Interface (FDDI) is a high bandwidth ( 100 Mbits per second) local area network (LAN) which uses a dual redundant ring architecture. The network consists of a number of point to point links connected to form a ring. The physical and electrical characteristics of the ring protocol are covered by the Physical Media Dependent (PMD), Physical (PHY) and Media Access Control (MAC) Standards as defined by the American National Standards Institute (ANSI) X3T9.5 committee, and can be implemented using the DP83200 FDDI chipset from National Semiconductor. The on-line verification of these point to point links, and the formation of a ring is covered by the FDDI Station Management (SMT) Standard.
This application note covers the use of the HPC46064 High Performance Microcontroller from National Semiconductor to provide the local processing power required within a Fiber Distributed Data Interface (FDDI) node for Station Management (SMT). The note covers the interface between the HPC and the FDDI chipset from National Semiconductor and a possible system architecture.

\subsection*{2.0 FDDI INTELLIGENT STATION ARCHITECTURE}

In FDDI, the Station Management (SMT) service is split into three main sections, SMT Frame Services, Ring Management (RMT) and Connection Management (CMT). Within the National Semiconductor implementation of FDDI, any controller handling RMT and CMT services need only access the Control Bus directly, although a communications channel to the host is also required. An architecture using the HPC from National Semiconductor is shown in Figure 1. This can be implemented directly using the interface shown in Figure 2. Using this architecture, the SMT frame services are provided by the host.
The architecture shown is one of several that could be implemented with the HPC and the National FDDI chipset. This architecture connects the HPC multiplexed address/ data bus to the control bus of the FDDI devices, allowing the HPC to access these devices directly with single instructions. The 16 Kbyte ROM of the HPC46064 is used to minimize chip count, though this architecture allows external ROM or RAM to be used if additional functions are implemented.
The HPC has sufficient performance to handle all of SMT, including frame based management, but this would require that the HPC have access to the frame buffer memory. This requires an arbitration scheme to resolve conflicts between the host and the HPC in accessing the buffer RAM. The arbitration scheme could be simply implemented using the HOLD and HLDA (Hold Acknowledge) pins of the HPC.
An advantage of putting all of SMT on the board is that the SMT function need not be resident in the host memory. The removal of TSRs or daemons from host memory leaves more room for applications.
An alternative architecture would run the HPC in single chip mode, reducing the chip count and allowing the Universal Peripheral Interface (UPI) port to be used as the host interface. This would require software drivers to simulate the FDDI control bus signals using the I/O ports of the HPC.


FIGURE 1. FDDI Station Architecture Using HPC for Partial Station Management


\subsection*{3.0 DP83200 FDDI CHIPSET}

The DP83200 FDDI chipset from National Semiconductor implements the PHY and MAC Standards as defined by the American National Standards Institute (ANSI) X3T9.5 committee. The chipset includes the following devices.

\section*{DP83231 Clock Recovery Device (CRDTM DEVICE)}

The Clock Recovery Device extracts a 125 MHz clock from the incoming data of the upstream station. Its features include on-chip loopback control, on-chip PLL, ability to lock to a Master Line State in less than \(100 \mu \mathrm{~s}\), and a single +5 V supply.

\section*{DP83241 Clock Distribution Device (CDDTм DEVICE)}

From a 12.5 MHz reference, the CDD generates the \(125 \mathrm{MHz}, 25 \mathrm{MHz}\) and 12.5 MHz clocks required by the PLAYERTM and BMACTM devices.

\section*{DP83251/DP83255 Physical Layer Controller (PLAYERTM DEVICE)}

The PLAYER device converts the BMAC 12.5 Mbyte/s stream into a 125 Mbaud 4B/5B encoded bit stream as specified in the FDDI PHY Standard. It synchronizes the received bit stream to the local 12.5 MHz clock and decodes the 4B/5B data into internal code. The DP83255 PLAYER device also contains a configuration switch for use in dual attachment stations and concentrators.

\section*{DP83261 Basic Media Access Controller (BMACTM DEVICE)}

The BMAC implements the functions defined by ANSI X3T9.5 FDDI Media Access Control Standard. The BMAC consists of the transmit and receive state machines, an address magnitude compare unit, a CRC checker, a CRC generator, protocol timers and diagnostic counters.

\section*{DP83265 BMAC System Interface (BSITM DEVICE)}

The BSI device provides a multiframe, multiple channel interface between the BMAC device and a host system. The BSI device interfaces directly to the system bus or through low-cost DRAMs. The efficient data structures employed provide high throughput with minimal host intervention.
For more information on these and other devices in the chipset please consult the appropriate data sheets and application notes.

\subsection*{4.0 HPC46064 High Performance Microcontroller (HPC DEVICE)}

The HPC46064 is a member of the HPC family of High Performance Microcontrollers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC46064 has 16 Kbytes of on-chip ROM and is fabricated in National's microCMOS technology. This process combined with the advanced architecture provides fast, flexible 1/O, efficient data manipulation, and high speed computation.

The HPC46064 features include 16 bit internal architecture, 16- or 8 -bit external data bus, 16 bit address and up to 52 general purpose I/O lines. The HPC46064 also includes a full duplex UART, four 16 -bit timers, 16 Kbytes of ROM and 512 bytes of RAM.
The HPC46064 is used in this design because its 16 Kbytes of on-chip ROM remove the need for an external EPROM.
For prototyping or small production runs the pin compatible HPC467064 may be used, which has 16 Kbytes of on-chip EPROM.
Devices in the HPC family can directly address 64 Kbytes of external memory. This address range can be expanded to over 500 Kbytes without additional devices by using I/O pins to implement a simple bank switching technique.
This additional addressing range may be needed if the HPC implements the whole SMT function. The HPC development tools support this bank switching technique, allowing this low-cost microcontroller to handle the whole SMT function while minimizing the software development effort.
The performance of the system will not be affected by using this bank switching approach because many of the SMT functions are never performed simultaneously. The HPC could, for example, run the Physical Connection Management (PCM) from one memory bank, then switch to the bank containing the frame-based management functions at its leisure.

\subsection*{5.0 CONTROL BUS INTERFACE}

The FDDI chipset from National Semiconductor provides the PHY and MAC services as detailed in the FDDI Standard. The chipset does not provide the Station Management (SMT) services, but does provide access to all the necessary data through a large array of 8-bit registers located onboard the PLAYER, BMAC, and BSI devices. The interface to these registers is via the Control Bus defined in the data sheet for the BMAC Device (Media Access Controller). The interface consists of an 8 -bit address bus, 8 -bit data bus and several control lines. The control lines consist of a read/write signal, a chip enable signal and an acknowledge signal. There is also an interrupt signal and a parity bit, which for this application, has been disabled. The interrupt signal and the acknowledge signal are open drain signals and can be wire-ORed.
A transfer cycle on the bus is started when the processor drives the Chip Enable ( \(\overline{\mathrm{CE}}\) ) signal low. Within 20 ns , the data (write cycle only), address and read/write signals must all be valid. The device being accessed will respond by driving the Acknowledge ( \(\overline{\text { ACK }}\) ) signal low when data is valid (read cycle) or when the data has been clocked in (write cycle). The processor can now end the transfer by driving \(\overline{\mathrm{CE}}\) high and the device will complete the cycle by driving \(\overline{A C K}\) TRI-STATE \({ }^{\oplus}\).

The HPC provides a multiplexed 16 bit bus for interfacing to external memory. As only 8 bits are required for the Control Bus, the interface can be achieved with minimal components (see Figure 2). The multiplexed address is latched by the flow-through latch, U3. The data bus is buffered by the bi-directional buffer, U2, which is enabled whenever either read or write signals is asserted by the HPC. The direction is controlled by the Write (WR) signal. Two chip enables are provided (PCE and BCE) by decoding the read, write and upper address bits. The chip enables are delayed until the next Clock (CK2) falling edge so that during a write cycle, the data is available within 20 ns of the chip enable. The Ready (RDY) signal forces the HPC to insert wait states until an \(\overline{\text { ACK }}\) is received from the Control Bus. (See Figures 3 and 4 for interface waveforms.)

No polling of the Control Bus is required as the interrupt signals for each device are brought into the HPC separately. A simple host interface is provided consisting of two interrupt signals and two eight bit ports, one for read and one for write.
Device U 1 is a GAL16V8 (a programmable logic device) and performs all of the logic functions required to generate the control signals used by this system. The programming of this device using the ABEL language is straightforward, as shown by Figure 5.


FIGURE 3. Control Bus Interface READ Cycle

```

Title 'HPC to C Bus Interface
Simon Stanley National Semiconductor 12 Dec. 1990
U01 device 'GALI6V8';
CK2,WR,RD,ACK pin 2,3,4,8;
Al5,Al4,Al3
RDY,NCK2,PCE,BCE, BSICE, BOE pin 18,19,16,17,14,15;
Address = [Al5,Al4,Al3,x,x,x,x,x,x,x,x,x,x,x,x,x];
equations
!PCE := (!RD\# !WR) \& (Address >= h8000) \& (Address <= h9FFF);
!BCE := (!RD\# !WR) \& (Address >= hAOOO) \& (Address <= hBFFF);
RDY = (WR \& RD)\# !ACK;
!BOE = !WR\# !RD;
NCK2 = !CK2;

```

FIGURE 5. ABEL Source File for HPC FDDI Interface PAL

\section*{LCD Direct Drive Using HPC}

\section*{INTRODUCTION}

Liquid Crystal Displays (LCD) are used in a wide variety of applications. They are extremely popular because of their low power consumption. Manufacturers of Automobiles to Measuring Equipment have taken advantage of these low power displays. Driving LCDs has always been done with dedicated driver chips which not only increase the system cost, but also increase the chip count and board space. This note is developed to demonstrate a low cost solution using the HPC to directly drive LCDs without any driver interface in applications involving LCD display control. A customized 2-way multiplexed LCD (I3420) is being used to illustrate the above capability of HPC microcontrollers in the form of a simple decimal counter.

\section*{DRIVING AN LCD}

An LCD consists of a backplane and any number of segments which will be used to form the image being displayed. Applying a voltage (nominally \(4 \mathrm{~V}-5 \mathrm{~V}\) ) between any segment and the backplane causes the segment to darken. The only catch is that the polarity of the applied voltage has to be periodically reversed, or else a chemical reaction takes place in the LCD which causes deterioration and eventual failure of the liquid crystal. (DC components higher than 100 mV can cause electrochemical reactions in LCDs). To prevent this from happening, the backplane and all the segments are driven with an AC signal, which is derived from a rectangular waveform. To turn a segment OFF, it is driven by the same waveform as the backplane. Thus it is always at backplane potential. If a segment is to be \(O N\), it is driven with a waveform that is the inverse of the backplane waveform. Thus it has periodically changing polarity between it and the backplane.

\section*{MULTIPLEXED LCDs}

Today a wide variety of LCDs ranging from static to multiplex rates of 1:64 are available on the market. The MULT/PLEX rate of an LCD is determined by the number of backplanes. The higher the multiplex rate the more individual segments can be controlled using only one line e.g., a static LCD has only one backplane and hence only one segment can be controlled using one line. A two way multiplexed LCD has two backplanes and two segments can be controlled with one line. In general if the multiplex ratio of the LCD is \(N\) and the number of available outputs is \(M\), the number of segments that can be driven is:
\[
S=(M-N)^{*} N
\]
i.e., \(N\) lines out of \(M\) outputs will be used to drive \(N\) backplanes, the rest ( \(M-N\) ) outputs are available for segment control. Each line can control \(N\) segments, so ( \(M-N\) ) lines can drive \((M-N)^{*} N\) segments. So the maximum number of segments in a 2-way MUX LCD that can be driven with an HPC (if all outputs-16 PortA, 16 PortB, and 4 PortP are used) is:
\[
S=(36-2)^{*} 2=68
\]

The number of backplanes in the LCD also determines the number of levels to be generated for their control signals,

National Semiconductor
Application Note 786
Santanu Roy

e.g., three different voltage levels \(\mathrm{V}, 1 / 2 \mathrm{~V}\), and 0 are to be generated for a 1:2 LCD device ( \(\mathrm{V}=\) operating voltage of the LCD). A Refresh Cycle of LCDs (also known as "Scan Frequency") is the time period during which all backplanes and segments have to be updated. Typically this is between \(39 \mathrm{~Hz}-208 \mathrm{~Hz}\). During each half of the refresh cycle (Frame Time), the polarities of the voltages driving the backplanes and the segments are reversed because of the reason stated above. The current consumption of typical LCDs is in the range of \(3 \mu \mathrm{~A}-4 \mu \mathrm{~A}\) (at \(V=4.5\), refresh rate 60 Hz ) per square centimeter of activated area. Thus the backplane and segment terminals can be treated as \(\mathrm{Hi}-\mathrm{Z}\) loads. At high refresh rates the current consumption of LCDs increases dramatically, a reason why many LCD manufacturers recommend not to exceed a refresh rate of 60 Hz .

\section*{LCD CONTROL AND HPC}

Figure 1 shows the schematic of the system. With the HPC, each I/O pin can be set individually to TRI-STATE \({ }^{\circledR}\), "HI" or "LO". Here, in this application, B4 and B5 on the HPC's PortB are selected for backplane control of a \(1: 2\) multiplexed customized LCD-13420. The three different voltage levels viz. V, V/2, and 0 required for backplane control are achieved through an external voltage divider circuit. The procedure is to set B4 and B5 to "LO" for \(0, \mathrm{Hi}-\mathrm{Z}\) (configuring them as inputs) for 0.5 V , and " HI " for V at the backplane electrodes. For segment control: 8 PortA lines (A0-A7), 4 PortP lines ( \(\mathrm{PO}-\mathrm{P} 3\) ) and 3 PortB lines ( \(\mathrm{BO}-\mathrm{B} 2\) ) are used. All are used as outputs to drive individual segments of the LCD. The HPC in this application is used in single-chip mode to maximize the I/O pin count for LCD control.

\section*{TIMING CONSIDERATIONS}

Figure 2 shows the backplane and segment waveforms of a typical 1:2 multiplexed LCD. One Refresh Cycle \(\mathrm{T}_{\text {scan }}\) is subdivided into four equally spaced time slots ta, tb, tc and td during which the backplane and segment terminals have to be updated in order to switch a specific segment "ON" or "OFF". The voltage waveform during BP- is the mirror image of the waveform during BP+ which satisfies polarity reversal every \(T_{\text {frame }}\). Considering a refresh frequency of 50 Hz i.e., \(\mathrm{T}_{\text {scan }}=20 \mathrm{~ms}\) : ta, tb, tc and td are each equal to 5 ms . The timer T2 is used to mark off one time phase ( \(1 / 4\) of \(\mathrm{T}_{\text {scan }}\) ) of the driving voltage waveform. The timer and autoreload value to get 5 ms time-out is 4999 (decimal) at an operating frequency of 16.0 MHz .

\section*{SEGMENT CONTROL}

In Figure 2a, BP1 and BP2 are the typical backplane waveform of a 2 -way multiplexed LCD. During BP+ time, backplane outputs are \(O N\) for driving voltage level \(V\) and \(O F F\) for the level \(1 / 2 \mathrm{~V}\). Again for BP - frame time, backplane outputs are \(O N\) for " 0 " and OFF for " \(1 / 2 \mathrm{~V}\) ". Voltage at a particular LCD segment is the resultant of the backplane output and voltage at the line driving that segment. Figure 2(b) shows the waveform at an LCD segment. Figure 2(c) and 2(d) are the resultant waveforms with respect to BP1 and BP2 obtained by subtracting the segment waveform in Figure 2(b) from the backplane waveforms BP1 and BP2 respectively.

Figure 3 shows the four different waveforms which must be generated at the segments to meet all possible combinations \(O N\) and OFF sequence viz. OFF-OFF, ON-ON, ONOFF, and OFF-ON. A segment is ON if the resultant voltage across it periodically oscillates between +V and -V and is OFF if the swing is between \(+\mathrm{V} / 2\) and \(-\mathrm{V} / 2\). The result of the combination is showed in form of white and black circles, representing OFF and ON segments respectively e.g., a waveform pattern " 1 " will always turn a segment OFF with respect to both the backplanes. However, the waveform " 2 " will keep it ON with respect to BP1 and BP2. Figurea \(4 a\) and Figure \(4 b\) show the resultant voltage waveforms at an LCD segment for the above possible combinations and the status of the segment during display operation. Figures 5 and 6 shows the internal segment and backplane connections for a typical 2-way LCD. Figure 7 gives the details of the LCD used in this application.

\section*{LCD DRIVE SUBROUTINE}

The software for the LCD drive is provided at the end of this application note. The drive subroutine DISPL converts a 16bit binary value to a 20 -bit BCD value for easier display data fetch. This subroutine itself is comprised of a main routine for backplane refresh and seven subroutines (SEGTA, SEGTB, SEGTC, SEGTD, SEGOUT, TMPND, and DISPD). The subroutines SEGTA through SEGTD are used to fetch LCD segment data from a lookup table in ROM for time phases ta, tb, tc, and td respectively. In the table, the subroutine SEGOUT writes these data for each time phase to the respective ports of the HPC connected to the LCD
device. For a refresh cycle of \(50 \mathrm{~Hz}(20 \mathrm{~ms})\), each time phase ( \(1 / 4\) of \(T_{\text {scan }}\) ) is equal to 5.0 ms . This time base is generated by the HPC timer T2 with the associated autoreload register R2. The polling routine TMPND checks for timer underflow flag at the end of each time phase. If the flag is set, it is reset and the program returns to the calling routine. This way a 5 ms time delay is created before the segment and backplane data for the next time phase is updated. The DISPD subroutine switches the LCD OFF by driving the segment and backplane ports to logic "LO". In this application, the display is initialized with "399.9" (which uses all LCD segments) for a BCD down counter. Each count is displayed for a fixed period of time (here a present time of 100 ms is chosen) which is user programmable. The special segments e.g., " \(m\) ", " \(A\) ", " \(V\) " . . . etc. which are not used are all connected together to a common port pin (B2) of the HPC and kept turned OFF throughout the display. It is mandatory to drive any unused segment lines to the OFF state rather than leaving them open or grounded which might result in ghost images.
Note: Selecting the resistors for the voltage divider circuits on B4 and B5 will depend on the type of LCD used.

\section*{TYPICAL APPLICATIONS}
- Automotive test and control systems
- Weighing scales
- Control Panel
- Microwave
- Clocks and watches etc.


TL/DD/11250-1
FIGURE 1

\section*{LCD Waveforms}



FIGURE 2 D.

Segment and Backplane Waveforms


FIGURE 3. Segment Waveforms


Segment and Backplane Distribution


DIGIT 0-2


FIGURE 5

Special Segments
Segment and Backplane Distribution


TL/DD/11250-10


FIGURE 6
;MEMAP.INC
; This is the memory map of different RAM areas used in the ; LCD program.
;*********************** RAM DEFINITIONS ******************
BCDLO = 02:b ;Measured period in BCD (lo byte)
BCDHI = 03:b ;High Byte
MWBUFO = 05:b ;A-port data (7-segment)
MWBUF1 = 06:w ;P-port data
MWBUF2 \(=08: b \quad\);B-port data
OFF1 = Oa:b ;offset reg. for 7-seg code table
OFF2 \(=0 \mathrm{O}: \mathrm{b}\)
;
OFF3 \(=0 \mathrm{c}: \mathrm{b}\);
EVAL = Oe:w ;end value lo-byte (period)
SVAL = 010:w ;hi-byte
COUNT \(=020: \mathrm{b}\); counter \#1
COUNT2 = 021:b ;counter \#2
BCNT \(=022: \mathrm{w}\)

BP1 = 05 ;Backplane 1
BP2 \(=04\);Backplane 2
; File Name:CNTR.ASM
; Function: Counter displayed on a 2-way muxed LCD display ; directly driven by the HPC16083.
.incld reg16083.inc
;HPC register def. file ; Chip - HPC16083
.incld memap.inc
.extrn DISPL,DISPD, COPY
. sect cntr,rom16
BEGIN:

BINIT:
ld sp,\#01c0
jsr DISPD
OKI:
BLOOP:
ld BCNT,\#Of9f
ld b,\#BCNT
ld \(x, \# E V A L\)
jsr COPY
ld COUNT2,\#01
jsr DISPL
; set the stack pointer
; define port config, ;switch diplay OFF
;set counter to 3999 decimal
; copy the decimal value
; to the location which ; undergoes conversion ; display time=100 ms ;Display 399.9 first

\section*{BLOOP2:}
\begin{tabular}{ll} 
decsz BCNT \\
jp & BLOOP \\
ld & b, \#BCNT \\
ld & X, \#EVAL \\
jsr & COPY \\
ld & COUNT2,\#01 \\
jsr & DISPL \\
jp & BINIT
\end{tabular}
; display till
; counter=0
;display "O" also
; and then restart ; the session
;
; go back and start
.endsect
.end BEGIN
;Title: DISPL.ASM
; COUNT2 = Contains display time in seconds e.g if "1" -> ; display time is 1 second.
; SEGTA: Gets LCD segment data for time phase Ta
; SEGTB: .... Time phase Tb
;SEGTC: .... Time phase Tc
;SEGTD: .... Time phase Td
;OFF1: .... Offset register for DIGIT 0+1
;OFF2: .... Offset register for DIGIT 2
;OFF3: .... Offset register for DIGIT 3
.incld reg16083.inc
.incld memap.inc
. extrn TMPND,TBL, BINBCD
.public DISPL,DISPD
.sect drive,rom16

SEGTA:
ld OFF1.w,\#0
ld a,\#042
\$APORT:
st a,OFF3
ld \(\mathrm{x}, \#\) BCDLO
ld \(\quad\), \#MWBUFO
ld a,[x].b
and \(a, \# 0 f\)
add a, OFF1
ld a,TBL[a].b
st \(a,[b] . b\)
ld \(a,[x+] . b\)
and \(a, \# 0 f 0\)
swap a
and \(a, \# 00 f\)
add a, OFF2
Id \(a, T B L[a] . b\)
swap a
and \(a, \# 0 f 0\)
or MWBUFO,a
\$PPORT:
\begin{tabular}{ll} 
ld & b,\#MWBUF1 \\
ld & \(a,[x] \cdot b\) \\
and & a,\#Of \\
add & \(a, O F F 2\) \\
ld & \(a\), TBL[a].b \\
st & \(a,[b] \cdot \mathrm{w}\) \\
ifbit & \(1,[b] \cdot b\)
\end{tabular}

> ;clear OFF1 and OFF2 ;point to DIG3 data
; put it in OFF3 reg. ; point to BCDLO byte ; point to MWBUFO ; get the bcd lo byte ; get low nibble ;add to the offset reg1
; get the 7-seg code
; save the data in MWBUFO
; \(x\) reg points to BCDLO+1
; upper nibble of lower
;byte of BCDLO
; clear other bits
; add to the OFF2 reg ;
; position upper nibble
;clear all other bits
;data (+ dec. point)
; point to MWBUF1
; get BCDLO+1 data
; get the lower nibble
;add the reqd. offset
; get the 7-seg data
;
; rearrange as PORTP
sbit 4, MWBUF1
ifbit \(2,[b] . b\)
sbit \(0, M W B U F 1+1 . b\)
ifbit \(3,[b] . b\)
sbit \(4, M W B U F 1+1 . b\)
\$BPORT:
\begin{tabular}{ll} 
ld & b,\#MWBUF2 \\
ld & a, [x].b \\
and & \(a, \# 0 f 0\) \\
swap & \(a\) \\
and & \(a, \# 0 f\) \\
add & \(a, O F F 3\) \\
ld & \(a, T B L[a] . b\) \\
or & \(a, \# 0 f 8\) \\
st & \(a,[b] . b\) \\
ret &
\end{tabular}

SEGTB:
\begin{tabular}{ll} 
ld & OFF1, \#016 \\
ld & OFF2, \#00b \\
ld & a,\#046 \\
jp & SAPORT
\end{tabular}

SEGTC:
\begin{tabular}{ll} 
ld & OFF1,\#021 \\
ld & OFF2,\#021 \\
ld & a,\#O4a \\
jp & SAPORT
\end{tabular}

SEGTD:
\begin{tabular}{ll} 
ld & OFF1, \#037 \\
ld & OFF2,\#02c \\
ld & a,\#04e \\
jp & SAPORT
\end{tabular}

DISPL:
\begin{tabular}{ll} 
jsr & BINBCD \\
ld & COUNT,\#05 \\
ld & irpd,\#0 \\
ld & tmmode, \#04440 \\
ld & pwmode,\#04444 \\
ld & tmmode,\#0ccc8 \\
ld & pwmode,\#0cccc \\
ld & divby,\#02222 \\
ld & t2reg,\#01387 \\
ld & r2reg,\#01387 \\
& \\
rbit 2, tmmodeh
\end{tabular}

DISP1:
\[
\begin{array}{ll}
\text { jsr } & \text { SEGTA } \\
\text { jsr } & \text { TMPND }
\end{array}
\]

TPO:
sbit BP1, portbl
rbit BP2, dirbl
sbit BP1, dirbl
rbit BP2, portbl
jsr
jsEGOUT
jsr
jsr
SEGTB

TP1:
```

sbit BP2,portbl
rbit BP1,dirbl
sbit BP2,dirbl
rbit BP1,portbl
jsr SEGOUT
jsr SEGTC
jsr TMPND

```

TP2:
\[
\begin{aligned}
& \text { rbit BP1, portbl } \\
& \text { rbit BP2, dirbl } \\
& \text { sbit BP1, dirbl } \\
& \text { rbit BP2, portbl } \\
& \text { jsr } \\
& \text { jEGOUT } \\
& \text { jsr } \\
& \text { jsr } \\
& \text { SEGPD } \\
& \text { TMPND }
\end{aligned}
\]

TP3:
rbit BP2, portbl
rbit BP1,dirbl
sbit BP2,dirbl
rbit BP1, portbl
jsr SEGOUT
decsz COUNT
jp DISP1
ld COUNT, \#5
decsz COUNT2
jp DISP1
ret
DISPD:
ld portal,\#00
ld diral, \#Off
ld portbl, \#0
ld dirbl,\#037
ld portp,\#0
ret
SEGOUT:
; get 7 seg. dat for ; refresh time phase Ta ; test pending T2
```

;backplane refresh Ta
;make it i/p (Hi-z)
;
; BP1=1, BP2=.5
;
;time phase Tb
;

```
```

;BP2 data = 1
;make BP1 i/p
; send BP2=1
;Hi-z
; BP1=.5, BP2=1
;
;

```
```

;BP1 data=0
;BP2 i/p
;o/p "O" on BP1
; BP2 = 0.5
;
;
;

```
```

;BP1 data=0
;BP2 data=0
;make BP1 Hi-z (0.5)
; BP1=.5, BP2=0
;
;do the loop N times
;
;
;COUNT2 = X*N = set time
;
;

```
;switch display OFF
; as o/p
;
;B0-B2,B5,B4 = outputs
;
; portA data (DIG 4+5)
portp,MWBUF1
ld \(x, \#\) portbl
ld \(a,[x] . b\)
and \(a,[b] . b\)
ld k,MWBUF2
st \(a,[b] . b\)
ld a,k
and a,\#007
or \(a,[b] . b\)
st a,portbl
ret
; portP data (16-bit reg) ;
; read portb low byte ; and it with MWBUF2
;save original MWBUF2 in
; K register
;store MWBUF2\&PORTBL in
;MWBUF2
; get orig. MWBUF2 and ;extract \(\mathrm{BO}-\mathrm{B} 2\), OR it ; with new MWBUF2 and ;send it
.endsect
```

;Title : BINBCD.ASM

```
; Function: This program takes a 16 -bit binary number and
; converts into a 20-bit BCD number.
;

;INPUT DATA -> BINLO+1 BINLO
; \(B C D\) OUTPUT \(->\) BCDLO+2 BCDLO+1 BCDLO
.incld memap.inc
BINLO \(=\) EVAL
. public BINBCD
.sect code, rom8

BINBCD:
ld COUNT, \#16
ld bk \#BCDLO, \#BCDLO+2
\$CBCD:
\begin{tabular}{lll} 
clr & a & ; clear \(B C D\) ram space \\
xs & a, \([b+] . b\) & \(;\)
\end{tabular}
\$LSH:
ld bk,\#BINLO, \#BINLO+1 rc
SLSHFT:
\begin{tabular}{lll} 
ld & \(a,[b] . b\) & ;start shifting \\
adc & \(a,[b] . b\) & ;if MSB=1, set \(C\) \\
xs & \(a,[b+] . b\) & ;do for all 4 nibbles \\
jp & SLSHFT & ;of the Binary data \\
ld & \(b k, \# B C D L O, \# B C D L O+2\) & ;
\end{tabular}
\$BCDADD:
\begin{tabular}{ll} 
ld & \(a,[b] . b\) \\
\(d a d c\) & \(a,[b] . b\) \\
xs & \(a,[b+] . b\) \\
\(j p\) & SBCDADD \\
decsz & COUNT
\end{tabular}
; get the BCD data
;decimal add with carry
;put it back
;loop for all 3 bytes
;is shift \(=16 ?\)

COUNTER:
\(\operatorname{jp}_{\text {ret }}\) \$LSH ; no - go back
.endsect
; Lookup table for customized 2-way MUX LCD 13420 ;
.incld reg16083.inc
- public TBL, TMPND, COPY
. sect table, rom8
TBL:
;Timephase Ta ---- 7 segment data

;Timephase Tb ---- 7 segment data
\begin{tabular}{|c|c|c|}
\hline . byte & 04 & ; \({ }^{\prime \prime}\) \\
\hline . byte & Oe & ; '1' \\
\hline . byte & 05 & ; \({ }^{\prime}\) ' \\
\hline . byte & 0 c & ; \({ }^{\prime}\) \\
\hline . byte & Oe & ; '4' \\
\hline . byte & Oc & ; \({ }^{\prime}\) \\
\hline . byte & 04 & ;'6' \\
\hline . byte & Oe & ;'7' \\
\hline . byte & 04 & ;'8' \\
\hline . byte & Oc & ;'9' \\
\hline . byte & Of & \\
\hline
\end{tabular}

;Timephase Td ---- 7 segment data
\begin{tabular}{|c|c|c|}
\hline . byte & Ob & ;'0' \\
\hline . byte & 01 & ;'1' \\
\hline . byte & Oa & ; \({ }^{\prime}\) ' \\
\hline . byte & 03 & ; '3' \\
\hline . byte & 01 & ;'4' \\
\hline . byte & 03 & ;'5' \\
\hline . byte & Ob & ;'6' \\
\hline . byte & 01 & ;'7' \\
\hline . byte & Ob & ;'8' \\
\hline . byte & 03 & ;'9' \\
\hline . byte & 00 & ;' \\
\hline . byte & Of & ;'.0' \\
\hline . byte & 05 & ; '1' \\
\hline . byte & 0 e & ;'.2' \\
\hline . byte & 07 & ; '. \({ }^{\prime}\) \\
\hline . byte & 05 & ;'.4' \\
\hline - byte & 07 & ; '.5' \\
\hline . byte & Of & ; '.6' \\
\hline . byte & 05 & ; '.7' \\
\hline . byte & Of & ; ' \(8^{\prime}\) \\
\hline . byte & 07 & ; '. \(9^{\prime}\) \\
\hline . byte & 04 & ;'.' \\
\hline
\end{tabular}
;
;Digit '3' codes
;Time phase Ta
.byte 07
.byte 06
.byte 04
.byte 04
;Timephase Tb
\begin{tabular}{lll}
.byte & 07 & ' '' \(^{\prime}\) \\
. byte & 06 & ' \(^{\prime}\) \\
.byte & 05 & ' \(^{\prime}\) \\
. byte & 06 & ' \(^{\prime}\)
\end{tabular}
; Timephase Tc
\begin{tabular}{lll}
.byte & 00 & '' \(^{\prime}\) \\
.byte & 01 & \(; ' 1 '\) \\
.byte & 03 & ' \(^{\prime}\) \\
. byte & 03 & ' \(^{\prime}\)
\end{tabular}

\footnotetext{
;Timephase Td
}
\begin{tabular}{|c|c|c|}
\hline . byte & 00 & ;'' \\
\hline . byte & 01 & ; 1 ' \\
\hline . byte & 02 & ; \({ }^{\prime}\) ' \\
\hline . byte & 01 & ;'3' \\
\hline
\end{tabular}

TMPND:
\$LOOP:
ifbit 1,[b].b
jp SEND
jp \(\$\) LOOP
\$END:

COPY:
sbit 3,[b].b
ret
\(\begin{array}{ll}\text { ld } & a,[b] \cdot w \\ x & a,[x] \cdot w\end{array}\)
ret
. endsect


FIGURE 7

\section*{Improved UART Clocking \\ Techniques on New Generation HPCs}

National Semiconductor Application Note 798 Ravi Kumar


The new generation HPCs have on-chip UARTs with much better baud rate generation techniques and better status reporting capabilities. This article explains in detail, accurate baud rate generation on HPC46400E and HPC+ UARTs with appropriate examples.

UART implemented on the HPC46400E and HPC+ is an upward compatible enhancement of the UART present on the HPC46083. Unlike the UART on HPC46083, the operating mode may be selected as either Asynchronous or Synchronous. Here we can also select the baud rate through software in conjunction with both prescalar and baud select registers.


TL/DD/11292-1
FIGURE 1

\section*{COMMON FEATURES SUPPORTED BY HPC46083 UART} AND THE NEWER VERSION OF UART ON HPC46400E AND HPC +
- Fully programmable serial interface characteristics, including:
- 8- or 9-bit characters
-1 or 2 stop bits
- Two interrupt sources (Receiver buffer full, Transmit buffer empty)
- Independent clock inputs (either on-chip or off-chip) for the transmitter and receiver
- Error reporting capabilities (Data overrun error, framing error)
- Attention or wake up mode for receiver to enhance networking capability

\section*{ADDITIONAL UART FEATURES AVAILABLE ON HPC46400E AND HPC+}
- Upwardly compatible from earlier HPC UARTs such as HPC16083
- Fully programmable serial interface characteristics, including:
- Accurate baud rate generation without the penalty of using an expensive crystal up to 625 k baud
- 7-bit characters possible
- \(7 / 8,17 / 8\) stop bit lengths
- Odd, Even, Mark, Space or no parity bit generation and detection
- Selectable Asynchronous or Synchronous mode of operation
- Loopback Diagnostic test capability

Now lets see various methods of BAUD Rate generation.
First we shall discuss how DIVBY can be used to generate required baud-rate.

\subsection*{1.0 UART CLOCK SOURCE FROM DIVBY REGISTER}

Clock for DIVBY register can be generated using precise value crystals or T3 underflow. Referring to Figure 2, we see that baud rate is from internal source for DIVBY register.


FIGURE 2. Simplified UART Clock Routing

The following is a sample assembly language routine illustrating BAUD Rate generation using DIVBY register through precise value crystal.
;This program will test the HPCl6400E UART for 9600 baud. ;using 10.0 MHz crystal and DIVBY (baud clock from internal source). ;************************************************************
;The power-up default setup is:
;a) Baud clock from internal source DIVBY
;b) Frame format is 1 start, 8 dta, and 1 stop bit.
;The clock should be a 10.0 MHz crystal
. sect uart, roml6
begin:
\begin{tabular}{ll} 
sbit 0,0f2,b & ;DIRB reg pin l outward direction \\
sibit 0,0f4.b & ;BFUNL reg, turns on TDX bit \\
rbit 2,0xl22.b & ;xtclk \\
rbit 3,0xl22.b & ;xrclk \\
ld \(018 e . b, \# 040\) & ;Load DIVBY from table to generate \\
& \\
& \\
&
\end{tabular}
;The baud clock \(=\) baud rate * 16
;So, for 9600 baud, bclk \(=9600 * 16=153600 \mathrm{~Hz}\)
;With 10.0 MHz clock \(\rightarrow 10.0 \mathrm{MHz} / 64=156250 \mathrm{~Hz}\) (within \(5 \%\) )
\begin{tabular}{llll} 
xmit: & ld & a,\#041 & ;load char \({ }^{n \prime \prime}\) \\
chk: & st & a,0126.b & ; Load TBUF reg to transmit \\
& ifbit \(0,0120 . b\) & \\
& \(j p\) & xmit & \\
& \(j p\) & \(c h k\) &
\end{tabular}
- endsect
. end begin

Hence we see the percentage error of Baud Rate produced is:
\[
\begin{aligned}
\% \text { error } & =(156250-153600) / 15360 \\
& =1.72
\end{aligned}
\]
which is within the error limits.

\section*{A) Baud Rate Calculation Using DIVBY Register through Precise Value Crystal}

Table I gives the bit values to be loaded into UART section of the DIVBY register. This table defines the baud rates for two different crystals at 9.304 MHz and 19.6608 MHz .

We see that more care in selecting the crystal frequency is necessary to generate exact baud rates. Obviously the baud rate generation is restricted by the crystal frequency.

TABLE I
\begin{tabular}{c|c|c|c|c|c|c|c|c}
\hline Bit 7 & Bit 6 & Bit 5 & Bit 4 & \begin{tabular}{c} 
Baud Clock \\
(x16 Clock)
\end{tabular} & \begin{tabular}{c} 
Baud Rate \\
9.8304 MHz \\
Crystal
\end{tabular} & \begin{tabular}{c} 
Baud Rate \\
17.6603 MHz \\
Crystal
\end{tabular} \\
\hline 0 & 0 & 0 & 0 & & \multicolumn{2}{|c|}{\(\leftarrow\) Not Allowed \(\rightarrow\)}
\end{tabular}

\section*{B) Baud Rate Calculation Using DIVBY Register and Timer T3 Underflow}

Suppose we want to generate 9600 baud. In the DIVBY register, load the UART bits with value 0001, which means Baud Clock is defined by T3 underflow (refer to Table I). Once again referring to Figure 2, we see BAUD clock is from internal source.
Let's calculate the Pre-Scale value to be loaded into T3 register ( \(0 \times 018 \mathrm{C}\) ) and R3 register ( 0 X 018 A )
Baud Clock \(=\) Required baud rate \(\times 16\)
\[
\begin{gathered}
\text { Clock Input }=\frac{\text { Crystal Freq }}{16} \\
\text { Pre-Scale Value }=\frac{\text { Clock Input }}{\text { Baud Clock }}
\end{gathered}
\]

In our specific case
required BAUD Rate \(=9600\)
crystal freq \(=20 \mathrm{MHz}\)
\[
\begin{aligned}
& \rightarrow \text { Baud Clock }=9600 \times 16=15360 \\
& \text { Clock Input }=20 / 16=1.25 \mathrm{MHz}=1.25 \times 10^{6} \mathrm{~Hz} \\
& \text { Pre-Scale Value }=\frac{1.25 \times 10^{6}}{153600} \approx 8
\end{aligned}
\]

Pre-Scale Value \(=8\)
Actual value to be loaded into T3 and R3 register is (Prescale value - 1) i.e., 7 in this case.
Percentage error of Baud Rate produced is:
\[
\begin{aligned}
& \text { Pre-Scale Value }=8 \\
& \text { Baud Rate = Baud Clock/16 } \\
& \text { Baud Clock }=\text { Clock Input/Pre-Scale Value } \\
& \text { Clock Input }=\mathrm{CKI} / 16=20 \mathrm{MHz} / 16 \\
& =1.25 \mathrm{MHz} \\
& \text { Baud Clock }=1.25 \mathrm{MHz} / 8=156250 \\
& \text { Therefore Baud Rate }=156250 / 16=9765.62 \\
& \text { Hence \% error }=(9765.62-9600) / 9600 \\
& =1.72 \\
& \text { Which is within the error limits. }
\end{aligned}
\]

The following is a sample assembly language routine illustrating BAUD Rate generation through DIVBY and T3 underflow.
```

;******** Generation of BAUD clock through timer3 without triggering timer intrpt *********
.sect uart, roml6
tmr: ld_tmmode.w,\#Oxcccc ;stop timers t3, t2, tl
ld_divby.w,\#0x2010 ;Clk to T3 thru DIVBY as CKI/16
;with reload val Ton \& Toff as 7
ld_t3reg.w.\#Ox7 ;Reload Ton as 7
ld_r3reg.w,\#Ox7 ;Reload Toff as 7
;and BAUD rate = 9600
;uart internal xmit clk
;uart internal rov clk
;config BFUN pin as TDX
;config DIRB pin l outward
;Start timer T3 \& stop T1, T2 \& Ack'em.
;Loop to continuously xmit char "A" at specified baud rate
xmit: ld a,\#041 ;load char "A"
st a,0126.b ;load TBUF reg to transmit
chk: ifbit 0,_enu.b
jp xmit
jp chk
.endsect
.end tmr

```

\subsection*{2.0 BAUD RATE CALCULATION USING PUT (PRECISION UART TIMER)}

The Precision UART Timer (PUT) is now obsolete and kept only for compatibility with software developed for those earlier components. PUT has two registers i.e., BAUDR with 15-bit divisor field and BAUDC, a 15-bit free-running down counter. These can be programmed to divide the CK2 (CKI/2) clock by a factor of from 3 to 32767 , in units of CK2, thus yielding a time base to the UART of higher resolution than that available through the DIVBY register.
Referring to Figure 2 we see that BAUD clock source for PUT is external.
Suppose the Clock input is 16 MHz and the required baud rate is 9600 , then the value to be loaded into BAUDR register will be
\[
\text { Required Baud Rate }=\frac{(\text { CK2 } 2 / 16)}{(\text { BAUDR }+1)}
\]

Where CK2 \(=\mathrm{CKI} / 2\)
Given CKI \(=16 \mathrm{MHz}\)
Hence CK2 \(=8 \mathrm{MHz}\)
\[
\begin{gathered}
(\text { BAUDR }+1)=\frac{C K 2 / 16}{\text { Required Baud Rate }} \\
(B A U D R+1)=\frac{8 \mathrm{MHz} / 16}{(9600)}
\end{gathered}
\]
\[
\therefore \text { BAUDR } \approx 52-1 \quad 51 \text { in decimal }
\]
and here value to be loaded into BAUDR register will be 33 hex.
Now to select PUT timer as external clock source MSB of BAUDR register must be 1 .
\[
\begin{array}{ccccl}
1000 & 0000 & 0011 & 0011 & \text { - Binary } \\
8 & 0 & 3 & 3 & \text {-Hex }
\end{array}
\]

Note: BAUDC must also be loaded with same value (Reload Value).
Percentage error of Baud Rate produced is:
\[
\begin{aligned}
& \begin{aligned}
& \text { BAUDR }=51 \\
& \text { Therefore Baud Rate }=\frac{8 \mathrm{MHz} / 16}{(51+1)} \\
&=9615.38
\end{aligned}
\end{aligned}
\]

Required Baud Rate \(=9600\)
Hence \% Error \(=(9615.38-9600) / 9600\)
\[
=0.16
\]

Which is well within the error limits.

The following is a sample assembly language routine illustrating BAUD Rate generation through PUT.
```

;This program will test the HPCl6400E UART for 9600 baud.
;Using PUT for generating 9600 baud at 20 MHz
.sect code, rom 16
This is for 20 MHz CKI
;
;Using PUT for generating 9600 baud at 20 MHz
.sect code, rom l6
main:

| ld 0x017e.w,\#0x0000 | ;for 9600 baud @ 20 MHz <br> ;UDIV w/xtclk or xrclk (baud count) <br> ;baud div value to generate 9600 baud |
| :--- | :--- |
| 1d 0x017c.w,\#0x8033 | ;UDIVR (baud div) register <br> ;xtclk <br> ;xrclk |
| sbit 2, 0xl22.b |  |
| 1d 0f2.b,\#0x05 | ;DIRB reg pin 1 outward direction. |
| 1d 0f4.b,\#0x05 | ;BFUNL reg, turns on TDX bit |

;char xmission
1d a,\#041
xmit:
st a,0126.b
jp xmit ;Continue to xmit
.endsect

```

\subsection*{3.0 BAUD RATE CALCULATIONS USING BRG (BAUD RATE GENERATOR).}

The most flexible and accurate on-chip clocking is provided by the BAUD Rate generator and (BRG). The BAUD Rate generator is controlled by the register pair PSR and BAUD, shown below. The Prescale factor is selected by the upper 5 bits of the PSR register (the PRESCALE field), in units of the CK2 clock from 1 to 16 in \(1 / 2\) step increments. The lower 3
bits of the PSR register, in conjunction with the 8 bits of the baud register, form the 11-bit BAUDRATE field, which defines a baud rate divisor ranging from 1 to 2048, in units of the prescaled clock selected by the PRESCALE field. In Asynchrnous Mode, the resulting baud rate is \(1 / 16\) of the clocking rate selected through the BRG circuit. The maximum baud rate generated using BRG is 625 kbaud.

TL/DD/11292-3
From formula stated earlier for required baud rate, we have
\[
\begin{aligned}
& 9600=\frac{20 \mathrm{MHz}}{30^{*} \mathrm{~N}^{*} \mathrm{P}} \\
& \rightarrow N^{*} P=\frac{20 \times 10^{6}}{32^{*} 9600}
\end{aligned}
\]

N * \(\mathrm{P}=65.1\)
or \(N=65.1 / P\)
\(P\), which is a prescaler factor, should be selected from Table II in such a way that " N " should be close to an integer. Therefore substituting values of \(P\) in the table and calculating \(N\) we have the following table.

Formula:
\[
\text { Required Baud Rate }=\frac{\mathrm{CKI}}{32 * \mathrm{~N}^{*} \mathrm{P}}
\]
where CK = Input Clock
\(\mathrm{N}=\) Baud Rate Divisor
P = Prescaler Division Factor
Note: This calculation is for Asynchronous mode of UART operation.
Suppose we need 9600 Baud with given Clock i.e., \(\mathrm{CKI}=20 \mathrm{MHz}\)
then
Required Baud Rate \(=9600\)
\[
\mathrm{CKI}=20 \mathrm{MHz}
\]

TABLE II
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c}
\(\mathbf{P}\) \\
Prescaler
\end{tabular} & \begin{tabular}{c}
\(\mathbf{N}\) \\
\(\mathbf{N}=\mathbf{( 6 5 . 1 0 4 / P )}\)
\end{tabular} \\
\hline 1 & 65.104 \\
\hline 1.5 & 43.402 \\
\hline 2 & 32.552 \\
\hline 2.5 & 26.041 \\
\hline 3 & 21.701 \\
\hline 3.5 & 18.601 \\
\hline 4 & 16.276 \\
\hline 4.5 & 14.467 \\
\hline 5 & 13.020 \\
\hline 5.5 & 11.837 \\
\hline 6 & 10.850 \\
\hline 6.5 & 10.016 \\
\hline 7 & 9.300 \\
\hline 7.5 & 8.680 \\
\hline 8 & 8.138 \\
\hline 8.5 & 7.659 \\
\hline 9 & 7.233 \\
\hline 9.5 & 6.853 \\
\hline 10 & 6.510 \\
\hline 10.5 & 6.200 \\
\hline 11 & 6.918 \\
\hline 11.5 & 5.661 \\
\hline 12 & 5.425 \\
\hline 12.5 & 5.203 \\
\hline 13 & 5.008 \\
\hline 13.5 & 4.822 \\
\hline 14 & 4.650 \\
\hline 14.5 & 4.489 \\
\hline 15 & 4.340 \\
\hline 15.5 & 4.200 \\
\hline 16 & 4.069 \\
\hline \\
\hline \\
\hline
\end{tabular}

Now choose N in such a way that it's closest to an integer. Obviously \(\mathrm{N}=5.008\) is the closest to being an integer therefore, the value of \(P\) when \(N=5.008\) is 13
\[
\rightarrow P=13 \text { and } N=5
\]

Now from the table "UART Prescaler Factors" select the binary "Prescale field" using the value of \(N\) derived above. Percentage error of the Baud Rate produced is:
from the above table \(P=13\) and \(N=5.008\)
\[
\begin{aligned}
& \therefore \text { Baud Rate }=\frac{20 \mathrm{MHz}}{32 \times \mathrm{N} \times \mathrm{P}} \\
& \frac{20 \times 10^{6}}{32 \times 5.008 \times 12}=9600.02
\end{aligned}
\]
\(\%\) error \(=(9600.02-9600) / 9600\)
\[
=0.0002 \%
\]

Which is obviously negligible.

UART Prescaler Factors
\begin{tabular}{|c|c|}
\hline Prescale Field (Binary) & Prescaler Factor \\
\hline 00000 & (Compatibility Mode) \\
\hline 00001 & 1 \\
\hline 00010 & 1.5 \\
\hline 00011 & 2 \\
\hline 00100 & 2.5 \\
\hline 00101 & 3 \\
\hline 00110 & 3.5 \\
\hline 00111 & 4 \\
\hline 01000 & 4.5 \\
\hline 01001 & 5 \\
\hline 01010 & 5.5 \\
\hline 01011 & 6 \\
\hline 01100 & 6.5 \\
\hline 01101 & 7 \\
\hline 01110 & 7.5 \\
\hline 01111 & 8 \\
\hline 10000 & 8.5 \\
\hline 10001 & 9 \\
\hline 10010 & 9.5 \\
\hline 10011 & 10 \\
\hline 10100 & 10.5 \\
\hline 10101 & 11 \\
\hline 10110 & 11.5 \\
\hline 10111 & 12 \\
\hline 11000 & 12.5 \\
\hline 11010 & 13.5 \\
\hline 11010 & 13.5 \\
\hline 11011 & 14 \\
\hline 11100 & 14.5 \\
\hline 11101 & 15 \\
\hline 11110 & 15.5 \\
\hline 11111 & 16 \\
\hline
\end{tabular}
in Binary format
\[
P=11001 \quad(N-1)=100
\]

Therefore Prescaler field is \(\mathrm{P}=11001\) and baud rate divisor or baud rate field \(N=100\)
Referring to BRG register format in page 7 we can combine 5 bits of \(P\) and 11 bits of baud rate field to load Prescaler bits (PSR) and Baud Rate generate bits (BRG) respectively.
\[
P S R=11001
\]

Baud Rate field ( \(\mathrm{N}-1\) ) \(=00000000100\)
Combined value in binary format is
\[
1100 \quad 1000 \quad 0000 \quad 0100
\]
which in hex is
\[
\begin{array}{llll}
C & 8 & 0 & 4
\end{array}
\]
therefore load BRG register with C804.
The following is a sample assemble language routine illustrating BAUD Rate generation through BRG.
```

;Baud rate generation using BRG register
;BAUD RATE = CKI/(32 * N * P) where P = 5 bit prescalar value and N = ll bit
;baud rate filed. For 9600 baud at 20 MHz -> NP=52.083 and so P = 13 and N = 4
;
;At 16 MHz crystal (CKI) for PSR use \#0c8 and for BAUD use \#07
;At 20 MHz crystal (CKI) for PSR use \#0c8 and for BAUD use \#04
;**************************************************************
.sect code, roml6
main: ;First exit compatibility mode
;by writing to PSR register
ld 0l2a.b,\#0c8 ;load prescalar i.e., PSR reg
ld 0l2c.b,\#04 ;load baudrate field i.e., BAUD at 20 MHz
ld 0l20.b,\#000 ;8 bit data, space (0) parity in ENU register.
ld 0122.b,\#080 ;ENUI register, 2 stop bits
ld Of2.b,\#Ol ;DIRB register pin l outward direction
ld Of4.b,\#Ol ;BFUNL register, turns on TDX bit
;Loop to continuously xmit chars at specified baud rate.
xmit: Id a,\#041 ;load char "A"
st a,0126.b ;Load TBUF reg to transmit
jp xmit ;Continue to xmit.
.endsect
.end main

```

Performance Comparison of PUT and BRG Regarding Higher Baud Rate Generation.
Let's take a case where the required Baud rate is 625 k baud at 20 MHz .

PUT:
\[
\begin{aligned}
& \text { BAUDR }+1=\frac{\mathrm{CK} 2 / 16}{\text { Required Baud Rate }} \\
& \text { Therefore BAUR }+=\frac{10 \times 10^{6 / 16}}{625 \times 10^{3}} \\
& \text { BAUDR }+1=0.1 \\
& \text { BAUDR }=-(0.9)
\end{aligned}
\]

Therefore we see that, PUT can not be used to generate 6.25 k baud limit on PUT is 208.3 baud.

\section*{BRG:}
\[
\begin{aligned}
& \text { Baud Rate Required }=\frac{C K I}{32^{*} N^{*} P} \\
& 625 k=\frac{20 \times 10^{6}}{32 * N^{*} P} \\
& N \times P=1 \\
& N=1 \quad P=1
\end{aligned}
\]
i.e. Prescale field \(=00001 \quad N-1=000\) i.e., \(000100000000000=0 \times 0800\)

Therefore load BRG register with \(0 \times 0800\) to generate 625 k baud @ 20 MHz

\section*{Conclusion:}

Thus we see that the clocking techniques on new generation HPCs are more accurate and very flexible. Generation of higher rates can be done with relative ease. We can also observe that, using newer UART clocking techniques the percentage error i.e., difference between the required baud rate and the actual baud rate produced goes down significantly.

Section 6
MICROWIRE and
MICROWIRE/PLUS

\section*{Peripherals}

\section*{Section 6 Contents}
MICROWIRE and MICROWIRE/PLUS: 3-Wire Serial Interface ..... 6-3
COP472-3 Liquid Crystal Display Controller ..... 6-7

\section*{MICROWIRE \({ }^{\text {TM }}\) and MICROWIRE/PLUS \({ }^{\text {TM }}\) : 3-Wire Serial Interface}

National's MICROWIRE and MICROWIRE/PLUS provide for high-speed, serial communications in a simple 3-wire implementation.
Originally designed to interface COP400 microcontrollers to peripheral devices, the MICROWIRE protocol has been extended to both the COP800 and HPCTM families with the enhanced version, MICROWIRE/PLUS.
Because the shift clock in MICROWIRE/PLUS can be internal or external, the interface can be designated as either bus master or slave, giving it the flexibility necessary for distributed and multiprocessing applications.
With its simple 3 -wire interface, MICROWIRE/PLUS can connect a variety of nodes in a serial-communication network.
This simple 3 -wire design also helps increase system reliability while reducing system size and development time.
MICROWIRE/PLUS consists of an 8-bit serial shift register (SIO), serial data input (SI), serial data output (SO), and a serial shift clock (SK).
Because the COP800 and HPC families have memorymapped architectures, the contents of the SIO register can be accessed through standard memory-addressing instructions.

The control register (CNTRL) is used to configure and control the mode and operation of the interface through userselectable bits that program the internal shift rate. This greatly increases the flexibility of the interface.
MICROWIRE/PLUS can also provide additional I/O capability for COP800 and HPC microcontrollers by connecting, for example, external 8 -bit parallel-to-serial shift registers to 8 bit serial-to-parallel shift registers.
And it can interface a wide variety of peripherals:
- Memory (CMOS RAM and EEPROM)
- A/D converters
- Timers/counters
- Digital phase locked-loops
- Telecom peripherals
- Vacuum fluorescent display drivers
- LED display drivers
- LCD display drivers

Both MICROWIRE and MICROWIRE/PLUS give all the members of National's microcontroller families the flexibility and design-ease to implement a solution quickly, simply, and cost-effectively.

\section*{MICROWIRE and MICROWIRE/PLUS Peripherals}
\begin{tabular}{|c|c|c|}
\hline Part Number & Description & Databook \\
\hline \multicolumn{3}{|l|}{A/D CONVERTERS AND COMPARATORS} \\
\hline ADC0811 & 11 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0819 & 19 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0831 & 1 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0838 & 8 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0832 & 2 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0833 & 4 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0834 & 4 Channel 8-Bit A/D Converter with Multiplexer & Linear \\
\hline ADC0852 & Multiplexed Comparator with 8-Bit Reference Divider & Linear \\
\hline ADC0854 & Multiplexed Comparator with 8-Bit Reference Divider & Linear \\
\hline \multicolumn{3}{|l|}{DISPLAY DRIVERS} \\
\hline COP472-3 & \(3 \times 12\) Multiplexed Expandable LCD Display Driver & Microcontroller \\
\hline MM5450 & 35 Output LED Display Driver & Interface \\
\hline MM5451 & 34 Output LED Display Driver & Interface \\
\hline MM5483 & 31 Segment LCD Display Driver & Interface \\
\hline MM5484 & 16 Segment LED Display Driver & Interface \\
\hline MM5486 & 33 Output LED Display Driver & Interface \\
\hline MM58201 & 8 Backplane and 24 Segment Multiplexed LCD Driver & Interface \\
\hline MM58241 & 32 Output High Voltage Display Driver & Interface \\
\hline MM58242 & 20 Output High Voltage Display Driver & Interface \\
\hline MM58248 & 35 Output High Voltage Display Driver & Interface \\
\hline MM58341 & 32 Output High Voltage Display Driver & Interface \\
\hline MM58342 & 20 Output High Voltage Display Driver & Interface \\
\hline MM58348 & 35 Output High Voltage Display Driver & Interface \\
\hline \multicolumn{3}{|l|}{MEMORY DEVICES} \\
\hline NMC9306 & \(16 \times 16\) NMOS EEPROM & Memory \\
\hline NMC9313B & \(16 \times 16\) NMOS EEPROM & Memory \\
\hline NMC9314B & \(64 \times 16\) NMOS EEPROM & Memory \\
\hline NMC9346 & \(64 \times 16\) NMOS EEPROM & Memory \\
\hline NMC93C06 & \(16 \times 16\) CMOS EEPROM & Memory \\
\hline NMC93C46 & \(64 \times 16\) CMOS EEPROM & Memory \\
\hline NMC93CS06 & \(16 \times 16\) CMOS EEPROM with Write Protect & Memory \\
\hline NMC93CS46 & \(64 \times 16\) CMOS EEPROM with Write Protect & Memory \\
\hline NMC93CS56 & \(128 \times 16\) CMOS EEPROM with Write Protect & Memory \\
\hline NMC93C56 & \(128 \times 16\) CMOS EEPROM & Memory \\
\hline NMC93CS66 & \(256 \times 16\) CMOS EEPROM with Write Protect & Memory \\
\hline NMC93C66 & \(256 \times 16\) CMOS EEPROM & Memory \\
\hline
\end{tabular}

MICROWIRE and MICROWIRE/PLUS Peripherals (Continued)
\begin{tabular}{|c|c|c}
\hline \multicolumn{2}{|c|}{ Part Number } & \multicolumn{2}{c}{ Description } & Databook \\
\hline TELECOM DEVICES & S Interface Device (SID) & \\
\hline TP3420 & & Telecom \\
\hline AUDIO AND RADIO DEVICES & AM/FM Digital PLL Synthesizer & \\
\hline DS8906 & AM/FM Digital PLL Frequency Synthesizer & Interface \\
\hline DS8907 & AM/FM Digital PLL Frequency Synthesizer & Interface \\
\hline DS8908 & AM/FM/TV Sound Up-Conversion Frequency Synthesizer & Interface \\
\hline DS8911 & Stereo Volume/Tone/Fade with Source Select & Interface \\
\hline LMC1992 & Stereo Volume/Tone/Fade/Loudness with Source Select & Linear \\
\hline LMC1993 & 7 Band Graphic Equalizer & Linear \\
\hline LMC835 & & Linear \\
\hline
\end{tabular}

\section*{COP472-3 Liquid Crystal Display Controller}

\section*{General Description}

The COP472-3 Liquid Crystal Display (LCD) Controller is a peripheral member of the COPSTM family, fabricated using CMOS technology. The COP472-3 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. The COP472-3 contains an on-chip oscillator and generates all the multi-level waveforms for backplanes and segment outputs on a triplex display. One COP472-3 can drive 36 segments multiplexed as \(3 \times 12\) ( \(41 / 2\) digit display). Two COP472-3 devices can be used together to drive 72 segments \((3 \times 24)\) which could be an \(81 / 2\) digit display.

\section*{Features}
- Direct interface to TRIPLEX LCD
- Low power dissipation ( \(100 \mu \mathrm{~W}\) typ.)

■ Low cost
- Compatible with all COP400 processors
- Needs no refresh from processor
- On-chip oscillator and latches
- Expandable to longer displays
- Software compatible with COP470 V.F. Display Driver chip
- Operates from display voltage
- MICROWIRETM compatible serial I/O
- 20-pin Dual-In-Line package

Block Diagram


TL/DD/6932-1

\section*{Absolute Maximum Ratings}

Voltage at CS, DI, SK pins
Voltage at all other Pins Operating Temperature Range
-0.3 V to +9.5 V
-0.3 V to \(\mathrm{V}_{D D}+0.3 \mathrm{~V}\)
\(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)

Storage Temperature \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temp. (Soldering, 10 Seconds) \(300^{\circ} \mathrm{C}\)

\section*{DC Electrical Characteristics}
\(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) to \(5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) (depends on display characteristics)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Max & Units \\
\hline Power Supply Voltage, \(\mathrm{V}_{\text {DD }}\) & & 3.0 & 5.5 & Volts \\
\hline Power Supply Current, IDD (Note 1) & \(\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}\) & & 250 & \(\mu \mathrm{A}\) \\
\hline & \(V_{D D}=3 \mathrm{~V}\) & & 100 & \(\mu \mathrm{A}\) \\
\hline \[
\begin{gathered}
\text { Input Levels } \\
\text { DI, SK, CS } \\
\mathrm{V}_{\mathrm{IL}} \\
\mathrm{~V}_{\mathrm{IH}} \\
\hline
\end{gathered}
\] & & \(0.7 \mathrm{~V}_{\text {DD }}\) & \[
\begin{aligned}
& 0.8 \\
& 9.5
\end{aligned}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline \[
\begin{gathered}
\text { BPA (as Osc. in) } \\
V_{I L} \\
V_{I H} \\
\hline
\end{gathered}
\] & & \(\mathrm{V}_{\mathrm{DD}}-0.6\) & \[
\begin{gathered}
0.6 \\
\mathrm{~V}_{\mathrm{DD}}
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline ```
Output Levels, BPC (as Osc. Out)
    VOL
    VOH
``` & & \(\mathrm{V}_{\mathrm{DD}}-0.4\) & \[
\begin{gathered}
0.4 \\
V_{D D} \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline ```
Backplane Outputs (BPA, BPB, BPC)
    \(\mathrm{V}_{\mathrm{BPA}}, \mathrm{BPB}, \mathrm{BPC}\) ON
    \(V_{\text {BPA, } B P B, B P C}\) OFF
``` & During BP+ Time & \[
\begin{gathered}
V_{D D}-\Delta V \\
1 / 3 V_{D D}-\Delta V \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
V_{D D} \\
1 / 3 V_{D D}+\Delta V \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline \begin{tabular}{l}
\(V_{B P A, B P B, B P C} O N\) \\
\(V_{B P A, B P B, B P C}\) OFF
\end{tabular} & During BP-Time & \[
\begin{gathered}
0 \\
2 / 3 V_{D D}-\Delta V
\end{gathered}
\] & \[
\begin{gathered}
\Delta V \\
2 / 3 V_{D D}+\Delta V
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { Segment Outputs }\left({S A_{1}} \sim S_{4}\right) \\
& V_{\text {SEG }} O N \\
& V_{\text {SEG }} O F F \\
& \hline
\end{aligned}
\] & During
BP+ Time & \[
\begin{gathered}
0 \\
2 / 3 V_{D D}-\Delta V \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\Delta V \\
2 / 3 V_{D D}+\Delta V \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{V}_{\mathrm{SEG}} O N \\
& \mathrm{~V}_{\mathrm{SEG}} \mathrm{OFF} \\
& \hline
\end{aligned}
\] & During BP-Time & \[
\begin{gathered}
V_{D D}-\Delta V \\
1 / 3 V_{D D}-\Delta V
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{DD}} \\
1 / 3 \mathrm{~V}_{\mathrm{DD}}+\Delta \mathrm{V}
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline Internal Oscillator Frequency & & 15 & 80 & kHz \\
\hline Frame Time (Int. Osc. - 192) & & 2.4 & 12.8 & ms \\
\hline Scan Frequency (1/TSCAN) & & 39 & 208 & Hz \\
\hline SK Clock Frequency & & 4 & 250 & kHz \\
\hline SK Width & & 1.7 & & \(\mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
DI \\
Data Setup, tsetup \\
Data Hold, thold
\end{tabular} & & \[
\begin{gathered}
1.0 \\
100
\end{gathered}
\] & & \[
\begin{aligned}
& \mu \mathrm{s} \\
& \mathrm{~ns}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
\(\overline{\mathrm{CS}}\) \\
tsetup thold
\end{tabular} & & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & & \[
\begin{aligned}
& \mu \mathrm{s} \\
& \mu \mathrm{~s}
\end{aligned}
\] \\
\hline Output Loading Capacitance & & & 100 & pF \\
\hline
\end{tabular}

Note 1: Power supply current is measured in stand-alone mode with all outputs open and all inputs at VDD.
Note 2: \(\Delta \mathrm{V}=0.05 \mathrm{~V} D\).

\section*{Absolute Maximum Ratings}

If Military／Aerospace specified devices are required， please contact the National Semiconductor Sales Office／Distributors for availability and specifications．

Voltage at CS，DI，SK Pins
Voltage at All Other Pins
Operating Temperature Range
\begin{tabular}{lr} 
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature \\
（Soldering， 10 seconds） & \(300^{\circ} \mathrm{C}\)
\end{tabular}

\section*{DC Electrical Characteristics}
\(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) to \(5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)（depends on display characteristics）
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Max & Units \\
\hline Power Supply Voltage， \(\mathrm{V}_{\text {DD }}\) & & 3.0 & 5.5 & Volts \\
\hline Power Supply Current，IDD（Note 1） & \(V_{D D}=5.5 \mathrm{~V}\) & & 300 & \(\mu \mathrm{A}\) \\
\hline & \(V_{D D}=3 \mathrm{~V}\) & & 120 & \(\mu \mathrm{A}\) \\
\hline \[
\begin{gathered}
\text { Input Levels } \\
\text { DI, SK, CS } \\
V_{I L} \\
V_{I H} \\
\hline
\end{gathered}
\] & & \(0.7 \mathrm{~V}_{\mathrm{DD}}\) & \[
\begin{aligned}
& 0.8 \\
& 9.5 \\
& \hline
\end{aligned}
\] & Volts Volts \\
\hline \[
\begin{gathered}
\text { BPA (as Osc. In) } \\
V_{I L} \\
V_{I H} \\
\hline
\end{gathered}
\] & & \(V_{D D}-0.6\) & \[
\begin{gathered}
0.6 \\
V_{D D} \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline ```
Output Levels, BPC (as Osc. Out)
    VOL
    VOH
``` & & \(V_{D D}-0.4\) & \[
\begin{gathered}
0.4 \\
V_{D D} \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline \begin{tabular}{l}
Backplane Outputs（BPA，BPB，BPC） \\
\(V_{B P A, B P B, B P C} O N\) \\
\(V_{B P A, ~ B P B, ~ B P C ~ O F F ~}^{\text {O }}\)
\end{tabular} & During BP＋Time & \[
\begin{gathered}
V_{D D}-\Delta V \\
1 / 3 V_{D D}-\Delta V \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
V_{D D} \\
1 / 3 V_{D D}+\Delta V
\end{gathered}
\] & Volts Volts \\
\hline \begin{tabular}{l}
\(V_{B P A, ~ B P B, ~ B P C ~ O N ~}^{\text {O }}\) \\
\(V_{B P A, B P B, ~ B P C ~ O F F ~}^{\text {O }}\)
\end{tabular} & During
\[
\mathrm{BP}-\mathrm{Time}
\] & \[
\begin{gathered}
0 \\
2 / 3 V_{D D}-\Delta V
\end{gathered}
\] & \[
\begin{gathered}
\Delta V \\
2 / 3 V_{D D}+\Delta V
\end{gathered}
\] & Volts Volts \\
\hline ```
Segment Outputs ( \(\mathrm{SA}_{1} \sim \mathrm{SA}_{4}\) )
    \(V_{\text {SEG }} O N\)
    \(V_{\text {SEG }}\) OFF
``` & During
\[
B P+\text { Time }
\] & \[
\begin{gathered}
0 \\
2 / 3 V_{D D}-\Delta V
\end{gathered}
\] & \[
\begin{gathered}
\Delta V \\
2 / 3 V_{D D}+\Delta V
\end{gathered}
\] & \begin{tabular}{l}
Volts \\
Volts
\end{tabular} \\
\hline \[
\begin{aligned}
& V_{\text {SEG }} \text { ON } \\
& V_{\text {SEG }} O F F
\end{aligned}
\] & During
BP- Time & \[
\begin{gathered}
V_{D D}-\Delta V \\
1 / 3 V_{D D}-\Delta V
\end{gathered}
\] & \[
\begin{gathered}
V_{D D} \\
1 / 3 V_{D D}+\Delta V
\end{gathered}
\] & Volts Volts \\
\hline Internal Oscillator Frequency & & 15 & 80 & kHz \\
\hline Frame Time（Int．Osc．-192 ） & & 2.4 & 12.8 & ms \\
\hline Scan Frequency（ \(1 / \mathrm{T}_{\text {SCAN }}\) ） & & 39 & 208 & Hz \\
\hline SK Clock Frequency & & 4 & 250 & kHz \\
\hline SK Width & & 1.7 & & \(\mu \mathrm{S}\) \\
\hline \begin{tabular}{l}
DI \\
Data Setup，tseTUP \\
Data Hold，thOLD
\end{tabular} & & \[
\begin{gathered}
1.0 \\
100
\end{gathered}
\] & & \[
\begin{aligned}
& \mu \mathrm{s} \\
& \mathrm{~ns}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \overline{\mathrm{CS}} \\
& \mathrm{t}_{\text {SETUP }} \\
& \mathrm{t}_{\text {HOLD }} \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mu \mathrm{s} \\
& \mu \mathrm{~s} \\
& \hline
\end{aligned}
\] \\
\hline Output Loading Capacitance & & & 100 & pF \\
\hline
\end{tabular}

Note 1：Power supply current is measured in stand－alone mode with all outputs open and all inputs at \(V_{D D}\) ．
Note 2：\(\Delta \mathrm{V}=0.05 \mathrm{VDD}\) ．


Top View
\begin{tabular}{ll}
\multicolumn{1}{c}{ Pin } & \multicolumn{1}{c}{ Description } \\
CS & Chip select \\
\(V_{\mathrm{DD}}\) & Power supply (display voltage) \\
GND & Ground \\
DI & Serial data input \\
SK & Serial clock input \\
\(\mathrm{BP}_{\mathrm{A}}\) & Display backplane A (or oscillator in) \\
\(\mathrm{BP}_{\mathrm{B}}\) & Display backplane B \\
BP & Display backplane C (or oscillator out) \\
\(\mathrm{SA} 1 \sim \mathrm{SC} 4\) & 12 multiplexed outputs
\end{tabular}

Order Number COP472MW-3 or COP472N-3 See NS Package Number M20A or N20A

FIGURE 2. Connection Diagram


TL/DD/6932-3
FIGURE 3. Serial Load Timing Diagram


FIGURE 4. Backplane and Segment Waveforms


FIGURE 5. Typical Display Internal Connections
Epson LD-370

\section*{Functional Description}

The COP472-3 drives 36 bits of display information organized as twelve segments and three backplanes. The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described below. Display information format is a function of the LCD interconnections. A typical segment/backplane configuration is illustrated in Figure 5, with this configuration the COP472-3 will drive 4 digits of 9 segments.
To adapt the COP472-3 to any LCD display configuration, the segment/backplane multiplex scheme is illustrated in Table 1.
Two or more COP472-3 chips can be cascaded to drive additional segments. There is no limit to the number of COP472-3's that can be used as long as the output loading capacitance does not exceed specification.

TABLE I. COP472-3 Segment/Backplane Multiplex Scheme
\begin{tabular}{|c|c|c|c|}
\hline Bit Number & Segment, Backplane & \multicolumn{2}{|r|}{Data to Numeric Display} \\
\hline 1 & SA1, BPC & SH & \multirow{8}{*}{Digit 1} \\
\hline 2 & SB1, BPB & SG & \\
\hline 3 & SC1, BPA & SF & \\
\hline 4 & SC1, BPB & SE & \\
\hline 5 & SB1, BPC & SD & \\
\hline 6 & SA1, BPB & SC & \\
\hline 7 & SA1, BPA & SB & \\
\hline 8 & SB1, BPA & SA & \\
\hline 9 & SA2, BPC & SH & \multirow{8}{*}{Digit 2} \\
\hline 10 & SB2, BPB & SG & \\
\hline 11 & SC2, BPA & SF & \\
\hline 12 & SC2, BPB & SE & \\
\hline 13 & SB2, BPC & SD & \\
\hline 14 & SA2, BPB & SC & \\
\hline 15 & SA2, BPA & SB & \\
\hline 16 & SB2, BPA & SA & \\
\hline 17 & SA3, BPC & SH & \multirow{8}{*}{Digit 3} \\
\hline 18 & SB3, BPB & SG & \\
\hline 19 & SC3, BPA & SF & \\
\hline 20 & SC3, BPB & SE & \\
\hline 21 & SB3, BPC & SD & \\
\hline 22 & SA3, BPB & SC & \\
\hline 23 & SA3, BPA & SB & \\
\hline 24 & SB3, BPA & SA & \\
\hline 25 & SA4, BPC & SH & \multirow{8}{*}{Digit 4} \\
\hline 26 & SB4, BPB & SG & \\
\hline 27 & SC4, BPA & SF & \\
\hline 28 & SC4, BPB & SE & \\
\hline 29 & SB4, BPC & SD & \\
\hline 30 & SA4, BPB & SC & \\
\hline 31 & SA4, BPA & SB & \\
\hline 32 & SB4, BPA & SA & \\
\hline 33 & SC1, BPC & SPA & Digit 1 \\
\hline 34 & SC2, BPC & SP2 & Digit 2 \\
\hline 35 & SC3, BPC & SP3 & Digit 3 \\
\hline 36 & SC4, BPC & SP4 & Digit 4 \\
\hline 37 & not used & & \\
\hline 38 & Q6 & & \\
\hline 39 & Q7 & & \\
\hline 40 & SYNC & & \\
\hline
\end{tabular}

\section*{SEGMENT DATA BITS}

Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:
\begin{tabular}{|l|l|l|l|l|l|l|l|} 
SA & SB & SC & SD & SE & SF & SG & SH \\
\hline
\end{tabular}

Data is shifted into an eight bit shift register. The first bit of the data is for segment H , digit 1 . The eighth bit is segment A, digit 1. A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches, and the fourth set is loaded into digit four latches.

\section*{CONTROL BITS}

The fifth set of 8 data bits contains special segment data and control data in the following format:
\begin{tabular}{|l|l|l|l|l|l|l|l|} 
SYNC & Q7 & Q6 & X & SP 4 & SP 3 & SP 2 & SP 1 \\
\hline
\end{tabular}

The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. BPC of the master is connected to BPA of each slave. The following table summarizes the function of bits six and seven:
\begin{tabular}{cclll}
\hline Q7 & Q6 & Function & BPC Output & BPA Output \\
\hline 1 & 1 & Slave & \begin{tabular}{l} 
Backplane
\end{tabular} & Oscillator \\
0 & 1 & Stand Alone & \begin{tabular}{l} 
Output \\
Backplane \\
Output
\end{tabular} & \begin{tabular}{l} 
Input \\
Backplane
\end{tabular} \\
1 & 0 & Not Used & \begin{tabular}{l} 
Internal
\end{tabular} & Oscillator \\
0 & 0 & Master & \begin{tabular}{l} 
Osc. Output \\
Internal \\
Osc. Output
\end{tabular} & \begin{tabular}{l} 
Input \\
Oackplane \\
Output
\end{tabular} \\
\hline
\end{tabular}

The eighth bit is used to synchronize two COP472-3's to drive an \(81 / 2\)-digit display.

\section*{LOADING SEQUENCE TO DRIVE A 4½-DIGIT DISPLAY}

Steps:
1. Turn \(\overline{\mathrm{CE}}\) low.
2. Clock in 8 bits of data for digit 1 .
3. Clock in 8 bits of data for digit 2.
4. Clock in 8 bits of data for digit 3 .
5. Clock in 8 bits of data for digit 4.
6. Clock in 8 bits of data for special segment and control function of BPC and BPA.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
0 & 0 & 1 & 1 & SP 4 & SP 3 & SP 2 & SP 1 \\
\hline
\end{tabular}
7. Turn \(\overline{\mathrm{CS}}\) high.

Note: ©S may be turned high after any step. For example to load only 2 digits of data, do steps \(1,2,3\), and 7.
\(\overline{\mathrm{CS}}\) must make a high to low transition before loading data in order to reset internal counters.

\section*{LOADING SEQUENCE TO DRIVE AN} 81/2-DIGIT DISPLAY
Two or more COP472-3's may be connected together to drive additional segments. An eight digit multiplexed display is shown in Figure 7. The following is the loading sequence to drive an eight digit display using two COP472-3's. The right chip is the master and the left the slave.
Steps:
1. Turn \(\overline{\mathrm{CS}}\) low on both COP472-3's.
2. Shift in 32 bits of data for the slave's four digits.
3. Shift in 4 bits of special segment data: a zero and three ones.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
1 & 1 & 1 & 0 & SP 4 & SP 3 & SP 2 & SP 1 \\
\hline
\end{tabular}

This synchronizes both the chips and BPA is oscillator input. Both chips are now stopped.
4. Turn CS high to both chips.
5. Turn CS low to master COP472-3.
6. Shift in 32 bits of data for the master's 4 digits.
7. Shift in four bits of special segment data, a one and three zeros.
\begin{tabular}{|l|l|l|l|l|l|l|l|}
0 & 0 & 0 & 1 & SP 4 & SP 3 & SP 2 & SP 1 \\
\hline
\end{tabular}

This sets the master COP472-3 to BPA as a normal backplane output and BPC as oscillator output. Now both the chips start and run off the same oscillator.
8. Turn \(\overline{C S}\) high.

The chips are now synchronized and driving 8 digits of display. To load new data simply load each chip separately in the normal manner, keeping the correct status bits to each COP472-3 (0110 or 0001).

\section*{Example Software}

Example 1
COP420 Code to load a COP472-3 [Display data is in \(M(0,12)-M(0,15)\), special segment data is in \(M(0,0)\) ]
\begin{tabular}{|c|c|c|}
\hline & LBI 0, 12 & ; POINT TO FIRST DISPLAY DATA \\
\hline & OBD & ; TURNCS LOW (DO) \\
\hline LOOP: & CLRA & \\
\hline & LQID & ; LOOK UP SEGMENT DATA \\
\hline & CQMA & ; COPY DATA FROM Q TO M \& A \\
\hline & SC & ; SET C TO TURN ON SK \\
\hline & XAS & ; OUTPUT LOWER 4 BITS OF DATA \\
\hline & NOP & ; DELAY \\
\hline & NOP & ; DELAY \\
\hline & LD & ; LOAD A WITH UPPER 4 BITS \\
\hline & XAS & ; OUTPUT 4 BITS OF DATA \\
\hline & NOP & ; DELAY \\
\hline & NOP & ; DELAY \\
\hline & RC & ; RESET C \\
\hline & XAS & ; TURN OFF SK CLOCK \\
\hline & XIS & ; INCREMENT B FOR NEXT DATA \\
\hline & JP LOOP & ; SKIP THIS JUMP AFTER LAST DIGIT \\
\hline & SC & ; SETC \\
\hline & LBI 0,0 & ; ADDRESS SPECIAL SEGMENTS \\
\hline & LD & ; LOAD INTO A \\
\hline & XAS & ; OUTPUT SPECIAL SEGMENTS \\
\hline & NOP & ; \\
\hline & CLRA & ; \\
\hline & AISC 12 & ; 12 to A \\
\hline & XAS & ; OUTPUT CONTROL BITS \\
\hline & NOP & ; \\
\hline & LBI 0, 15 & ; 15 to B \\
\hline & RC & ; RESETC \\
\hline & XAS & ; TURN OFF SK \\
\hline & OBD & ; TURN CS HIGH (DO) \\
\hline
\end{tabular}

Example Software (Continued)

\section*{Example 2}

COP420 Code to load two COP472-3 parts [Display data is in \(M(0,12)-M(0,15)\) and \(M(1,12)-M(1,15)\), special segment data is in \(M(0,0)\) and \(M(1,0)\) ]

INIT:
LBI

OBD
LEI
RC
XAS
LBI
STII
LBI
JSR

0,15
8 ; ENABLE SO OUT OF S.R.

\section*{MAIN DISPLAY SEQUENCE}

DISPLAY LBI
STII
LBI
JSR
LBI
STII
LBI
JSR

\section*{OUTPUT SUBROUTINE}

OUT:
OBD
AISC
CAB
LOOP
CLRA
LQID
CQMA
SC
XAS
NOP

\section*{NOP}

LD
XAS
NOP
NOP
RC
XAS
XIS
JP
SC
NOP

\section*{LD}

XAS

\section*{NOP}

LBI
LD
XAS
NOP
NOP
RC
XAS
OBD
RET
```

; TURN OFF SK CLOCK
; USE M $(3,15)$ FOR CONTROL BITS
; STORE 7 TO SYNC BOTH CHIPS
; SET B TO TURN BOTH CS'S LOW ; CALL OUTPUT SUBROUTINE
; TURN BOTH CS'S HIGH
; ENABLE SO OUT OF S. R.
;TURN OFF SK CLOCK

```
                                    3,15 ; USE M(3, 15) FOR CONTROL BITS
                                    \(\begin{array}{ll}7 & \text {; STORE } 7 \text { TO SYNC BOTH CHIPS } \\ 0,12 & \text {; SET B TO TURN BOTH CS'S LOW }\end{array}\)
                                    OUT ; CALL OUTPUT SUBROUTINE
                                    3, 15
                                    8 ; SET CONTROL BITS FOR SLAVE
                                    0,13 ; SET B TO TURN SLAVE CS LOW
                                    OUT ; OUTPUT DATA FROM REG. 0
                                    3, 15
                                    6
                                    1,14
                                    OUT
                                    ; SET CONTROL BITS FOR MASTER
                                    ; SET B TO TURN MASTER CS LOW
                                    ; OUTPUT DATA FROM REG. 1
                                    ; OUTPUT B TO CS'S
                                    ; 12 TO A
                                    ; POINT TO DISPLAY DIGIT \((B D=12)\)
                                    ; LOOK UP SEGMENT DATA
                                    : COPY DATA FROM Q TO M \& A
                                    ; OUTPUT LOWER 4 BITS OF DATA
                                    ; DELAY
                                    ; DELAY
                                    ; LOAD A WITH UPPER 4 BITS
                                    ; OUTPUT 4 BITS OF DATA
                                    ; DELAY
                                    ; DELAY
                                    ; RESETC
                                    ; TURN OFF SK
                                    ; INCREMENT B FOR NEXT DISPLAY DIGIT
                                    ; SKIP THIS JUMP AFTER LAST DIGIT
                                    ;SETC
                                    ; LOAD SPECIAL SEGS. TO A ( \(\mathrm{BD}=0\) )
                                    ; OUTPUT SPECIAL SEGMENTS
                                    ; LOAD A
                                    ; OUTPUT CONTROL BITS
                                    ; TURN OFF SK
; TURN CS'S HIGH \((B D=15)\)
                                    ; TURN OFF SK
; TURN CS'S HIGH (BD=15)

\section*{Section 7 \\ Microcontroller \\ Development Support}


\section*{Section 7}

Microcontroller Development Support

\section*{Section 7 Contents}
Development Support ..... 7-3
COP400 Microcontroller Development Support ..... 7-5
COP800 Development System ..... 7-12
HPC Microcontroller Development System ..... 7-22
HPC Software Support Package ..... 7-35
ISDN Basic Rate Interface Software for the HPC16400 High Performance DataCommunications Microcontroller7-45

Our job doesn't end when you buy a National microcontroller, it only begins.
The next step is to help you put that microcontroller to work-delivering real-world performance in a real-world application.
That's why we offer you such a comprehensive, powerful, easy-to-use package of development tools.

\section*{Microcontroller Development Support COP400 Family}

The COPSTM Microcontroller Development system is a complete, inexpensive system, designed to support both hardware and software development of the COP400 family of microcontrollers.
Using a standard IBM \({ }^{\otimes}\) PC® platform as a host, this system provides the tools to write, assemble, debug and emulate software for user target design.
The development system itself consists of two circuit boards that interface with each other and to the host computer using a software package. The first board is called the Brain Board. It provides the major functional features of the system, linking the various elements of the host system. The other board is called the Personality Board and it is common for all members of the COP400 family of microcontrollers.

\section*{Microcontroller Development Support COP800 Family}

MetaLink Corporation's iceMASTERTM COP8 Model 400 InCircuit Emulator provides complete real-time full speed emulation of all COP8 family devices. It consists of a base unit and interchangeable probe cards, which support various configurations and packages. The source symbolic debugger with a window based user interface is a powerful tool to accomplish software and hardware debug and integration tasks.
COP800 code development is supported by a macro crossassembler running DOS on the IBM compatible PC.
COP800 development is also supported with a low cost Designer's Kit. The Designer's Kit includes a simulator with a window based menu driven user interface and the COP8 cross-assembler. It is a tool designed for product evaluation and code development and debug. It comes equipped with complete debug capability and full assembler. The host for the designer kit is an IBM PC/XT/AT or compatible running DOS.

\section*{Microcontroller Development Support HPCTM Family}

HPC-MDS is a complete packaged system for all members of the HPC family except for HPC46100. The host system is IBM PC/AT \({ }^{\circledR}\) (PC-DOS, MS-DOS) and Sun \({ }^{\oplus}\) SPARCstation (SunOSTM). It provides true real time in-system emulation with support tools such as ANSI compatible C-Compiler, assembler, Linker and Source/Symbolic debugger. The debugger interface is based on MS-Windows 3.0 for IBM PC/AT and a line debugger for Sun SPARCstation users.
HPC-MDS gives the user the flexibility to symbolically debug his code and download it to the target hardware. The user can set breakpoints and traces, can execute time measurements and examine and modify internal registers and I/O.
A low cost HPC designer's kit is also available. The kit has complete in-system emulation capability and is packaged with an evaluation version of C compiler and full package of Assembler/Linker.
The HPC46100 DSP-Microcontroller, is supported by a development kit for ROM emulation, logic and timing analysis, code debug with inverse assembly and PC based debug monitor. The kit consists of a Logic Analyzer Interface Board, a Target Board, Assembler/Linker/Librarian software, an inverse assembler to run on Hewlett-Packard 1650 and 16500A/B logic analyzers and PC based debug monitor, "The Serial Hook".
Third Party development support is also available for various sources for the HPC family.
Hewlett Packard offers HP64775 emulator/analyzer for 30 MHz HPC \(16083 / 16064\) and 20 MHz 16400E emulation. The stand alone HP system provides a very fast serial link to the host system and offers complete emulation and timing and logic analysis capability. The software tools for HP emulator are provided by National Semiconductor \({ }^{\circledR}\).
Signum System offers a USP-HPC in-circuit emulator for the HPC46100 with 40 MHz 1 wait state real time emulation. This system is supported with 256 kbyte overlay emulation memory, 32k frames deep trace buffer memory, complex breakpoints, high level language source/symbolic debugger, fast serial download and a window based menu driven user interface.
The language tools hosted on the IBM PC/AT and compatibles and Sun SPARCstation are available from National Semiconductor to support third party emulation systems.

Emulation Technology offers a passive preprocessor and inverse assembler package for HP1650 and 16500A series of Logic analyzers．The preprocessor provides a low cost and convenient way of doing timing and state analysis of the HPC based design．
Emulation Technology also offers debug tool accessories for 68－pin PLCC and 80－pin（QFP）Quad Flat Packages．This includes PLCC to QFP adapter，QFP test clip and a QFP surface mount replacement base．
Programming support for the HPC emulator devices is avail－ able from Data I／O on their Unisite models．
For more details on the third party support tools for NSC＇s microcontroller products，please contact the third party of－ fice in your area or the National Semiconductor sales office．

\section*{Dlal－A－Helper On－LIne Applications Support}

Dial－A－Helper lets you communicate directly with the Micro－ controller Applications Engineers at National．
Using standard computer communications software，you can dial into the automated Dial－A－Helper Information Sys－ tem 24 hours a day．
You can leave messages on the electronic bulletin board for the Applications Engineers，then retrieve their responses．
You can select and then download specific applications data．

Dlal－A－Helper
Voice：（408）721－5582（8 a．m．－5 p．m．PST）
Modem：（408）739－1162（24 Hrs．／day）
Setup：Baud rate 300 bps or 1200 bps 8 bits，no parity， 1 stop

\section*{Dedicated Applications Engineers}

We＇ve assembled a dedicated team of highly trained，highly experienced engineering professionals to help you imple－ ment your solution quickly，effectively，efficiently and to en－ sure that it＇s the best solution for your specific application．
At National，we believe that the best technology is also the most usable technology．That＇s why our microcontrollers provide such practical solutions to such real design prob－ lems．And that＇s why our microcontroller development sup－ port includes such comprehensive tools and such powerful engineering resources．
No one makes more microcontrollers than National and no one does more to help you put those microcontrollers to work．

\title{
COP400 (COPS \({ }^{\text {TM }}\) DS) Microcontroller Development Support
}


\section*{Development Tools}

The NSC Microcontroller On Line Emulator Development System is designed to support the development of NSC COPS Microcontroller products. This system provides effective support for the development of both software and hardware in Microcontroller-based applications.
A system consists of three components: a Brain Board, a Personality Board, and software for a host computer. The host may be an IBM \({ }^{\oplus}-\mathrm{PC}\), or one of a number of inexpensive PC compatibles. The cross-assemblers and debugger provided by National Semiconductor will run under control of the host computer MS-DOS operating system.
The Brain Board provides the development system with the capability of communicating with the user's Host CPU. Resident firmware on the Brain Board allows the user to download assembled load modules over the RS-232 link from the host computer, display and alter code initiate Breakpoints, Traces, and timing on addresses and external events, examine and modi-
fy the internal resources of the microcontroller being emulated. The Brain Board also provides all the hardware and firmware to program standard EPROMs up to 27256 's ( \(32 \mathrm{k} \times 8\) ).
The Personality Board supports the emulation of the COP 400 family of microcontrollers.
The host CPU contributes cost effective bulk storage and high speed processing. Disk editing and assembly operations are controlled by the host CPU. The results are down loaded to the Brain Board over the RS-232 link.
The Microcontroller On-Line Emulator Development System concept provides the user with a powerful development system based around a familiar host. The Brain Board/Personality Board/Host combination provides FULL emulation capability. This modular design provides maximum flexibility and maximum utility for the development of Microcontroller based systems.

COP400 Microcontroller Development Support


TL/DD/8830-3


\section*{Brain Board}


\section*{General Description}

The Brain Board is the pivotal component of the development system concept. In conjunction with a terminal and Personality Board it provides the user with a freestanding workstation for Microcontroller emulation. It ties the system together by communicating with the Personality Board, printers, modems, optional host computer, and other Brain Boards. Multiple Brain Boards, tied to a common host, can function as emulators for individual projects where each Brain Board is a separate workstation. They can also function as individual Microcontroller emulators within a multicontroller system.
The Brain Board utilizes a NSC800TM Microprocessor with 64k RAM and firmware ROM. It has an EPROM programmer for on-line changes. There are three RS-232 ports and a bus to connect the Brain to the Personality Board for actual emulation of code in the user's application system.
The RS-232 ports are used via the communication routines in firmware to interface with a host computer, terminal, modem, printer, or other development systems, for greater flexibility during system development.
The development system firmware is controlled by an EXEC. There are three major sets of EXEC commands. The first set of commands are calls to other main programs. These are:
\begin{tabular}{ll} 
COMM & Invoke Communications Program \\
DIAG & Invoke Diagnostics Program \\
MONITOR & Invoke Personality Emulation Moni- \\
tor \\
PROG & \begin{tabular}{l} 
Invoke PROM Programming Pro- \\
gram
\end{tabular}
\end{tabular}

The second set of EXEC commands are:
\begin{tabular}{ll} 
CALC & \begin{tabular}{l} 
Adds/Subtracts decimal and hex \\
numbers
\end{tabular} \\
COMPARE & Compares one buffer with another \\
ERASE & \begin{tabular}{l} 
Used to erase all or part of a buffer
\end{tabular} \\
HELP & \begin{tabular}{l} 
Prints a summary of EXEX com- \\
mands
\end{tabular} \\
MOVE & \begin{tabular}{l} 
Moves data from one buffer to an- \\
other
\end{tabular} \\
STATUS & \begin{tabular}{l} 
Display status of buffers, display and \\
alter RS-232 parameters
\end{tabular}
\end{tabular}

The third set of commands are used exclusively for multiple system configurations and they are:
CONNECT Connect the user with the requested system
DISCONNECT Disconnects the system
IDENT Identifies the system
The Brain Board supports NSC's COP4 development system Personality board.

\section*{Features}
- Single 5V operation
- Ability to interface to host computers
- Full communication control of other systems with host computer and a modem
- Three RS-232 ports
- Auto baud selection (110, 300, 600, 1200, 2400, 4800, 9600, 19200 baud)
- Self diagnostics
- Program EPROMS
- MM2716, NMC27C16
- MM2732, NMC27C32
- NMC2764
- NMC27256

PHYSICAL SIZE
\(10^{\prime \prime} \times 12^{\prime \prime}\)
POWER REQUIREMENTS
+5 V DC @ 3.5A
\(+12.5 /+21 \mathrm{~V}\) or +25V @ 50 mA
(Optional-required only for PROM programming)

\section*{COP400 Family Personality Board}


\section*{General Description}

The COPS Family Personality Board supports the emulation of COP400 family of Microcontrollers. The Personality Board allows the user to emulate the appropriate Microcontroller in the user's end system for fast development of application code and hardware. The Personality Board consists of: a Monitor, the hardware to control the operation of the Microcontroller in the emulation system, and an emulation cable to connect the emulator to the application system. The cable has the same pin configuration as the final masked part.
The Personality Board Monitor is contained in firmware ROM, contains an assembler and disassembler and is directly executable by the NSC800 on the Brain Board. The Monitor commands will allow the user to execute the application code, examine and modify internal registers and I/O, examine and alter object code in hex or mnemonic format, execute Time measurements, and set Trace and Breakpoints.
The Personality Board also contains 2 k bytes of shared memory (RAM) for application code and the necessary hardware for Trace and Breakpoint operation.

Features
- Supports entire COPS CMOS and NMOS family
- Single 5 V operation
- Firmware monitor
- Firmware diagnostics
- Firmware Line-by-Line Assembler and Unassembler
- 2 k bytes of shared memory
- 256 deep trace memory
- Eight external event inputs
- Trace on multiple addresses, address ranges, or external events
- Breakpoint on multiple addresses, address ranges or external events
- List and alter shared memory
- Print and modify internal registers
- Singlestep
- Next-singlestep around subroutine calls
- Trigger output for logic analyzer
- Real time emulation

Features (Continued)
\begin{tabular}{|l|l|}
\multicolumn{2}{c|}{ Common Monitor Commands } \\
\hline Alter & \begin{tabular}{l} 
Alter consecutive bytes in shared \\
memory \\
AUtoprint \\
Specify information to be printed \\
on Breakpoint
\end{tabular} \\
Breakpoint & \begin{tabular}{l} 
Set trigger point(s) for Breakpoint \\
Clear \\
Clear Breakpoint, Time and Trace \\
functions
\end{tabular} \\
Deposit & \begin{tabular}{l} 
Deposit byte value into range of \\
shared memory
\end{tabular} \\
Dlagnostic & \begin{tabular}{l} 
On-board test routine for system \\
checkout
\end{tabular} \\
Find & \begin{tabular}{l} 
Find data or string in shared \\
memory
\end{tabular} \\
Go & \begin{tabular}{l} 
Start program execution or \\
enable function
\end{tabular} \\
Help & \begin{tabular}{l} 
On-screen Help menu \\
List data in shared memory
\end{tabular} \\
Modify & \begin{tabular}{l} 
Listify on-chip RAM or Registers \\
during Breakpt
\end{tabular} \\
Next & \begin{tabular}{l} 
Singlestep through subroutine \\
Put
\end{tabular} \\
One-line assembler \\
Reset & Reset chip \\
RGo & Reset chip and execute Go \\
automatically
\end{tabular}

\section*{COP400 Development System}

HOST SYSTEM REQUIREMENTS
IBM PC-XT®/PC-AT® or compatibles, 640 kbytes memory with \(5.25^{\prime \prime}\) double density floppy drive. RS-232 Serial port

MS-DOS or PC-DOS operating system Power Supply for emulator operation +5V DC For EPROM Programming 12.5 V or 21 V DC
\begin{tabular}{|l|l|l|l|l|}
\hline \multicolumn{6}{|c|}{ Development Tools Selection Table } \\
\hline Microcontroller & \multicolumn{1}{|c|}{ NSID } & \multicolumn{1}{c|}{ Description } & \multicolumn{1}{c|}{ Includes } & Manual Number \\
\hline COP400 Family & MOLE-BRAIN & Brain Board & \begin{tabular}{l} 
Brain Board User's \\
Manual. RS-232 Cable, \\
Power Cable
\end{tabular} & \(420408188-001\) \\
\cline { 2 - 5 } & MOLE-COPS-PB1 & Personality Board & \begin{tabular}{l} 
COP400 Personality \\
User's Manual \\
COP400 User's \\
Manual \\
Emulator Cables \\
20 DIP, 24 DIP, 28 DIP
\end{tabular} & \(420408189-001\) \\
& & MOLE-COPS-IBM & \begin{tabular}{l} 
Assembler Software \\
for IBM
\end{tabular} & \begin{tabular}{l} 
COP400 Software \\
User's Manual and \\
Software \\
PC-DOS Comm. User's \\
Manual
\end{tabular} \\
\hline
\end{tabular}

\section*{EMULATOR DEVICES}

COP4 family provides Piggy-back devices for form, fit and function of the COP4XX products in 28-lead DIP packages.
\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ NSID } & Package & Description & \multicolumn{1}{c|}{ Emulates } \\
\hline COP420P & 28-Lead DIP & Piggy-back & COP420/421/422 \\
\hline COP444CP & 28-Lead DIP & Piggy-back & \begin{tabular}{l} 
COP410C/411C/413C, COP424C/425C/426C, \\
COP444C/445C
\end{tabular} \\
\hline COP444LP & 28-Lead DIP & Piggy-back & COP410L/411L/413L/COP420L/421L/422L, COP444L/445L \\
\hline
\end{tabular}

\section*{ACCESSORIES}
\begin{tabular}{|c|c|c|}
\hline NSID & Part Type & Description \\
\hline MOLE-CBL-20DIP & 20-Pin DIP Cable & Cable Used In-System Emulation of COP4 \\
\hline MOLE-CBL-24DIP & 24-Pin DIP Cable & Cable Used In-System Emulation of COP4 \\
\hline MOLE-CBL-28DIP & 28-Pin DIP Cable & Cable Used In-System Emulation of COP4 \\
\hline
\end{tabular}

\section*{勾 National Semiconductor}

\section*{COP800 Development System}

IceMASTERTM COP8/400


TL/DD/11386-1

\section*{Product Overview}

The iceMASTER COP8/400 in-circuit emulator manufactured by MetaLink Corporation and marketed by National Semiconductor provides complete real-time emulation support for all members of the COP8 family. This stand-alone system is designed to provide maximum flexibility to the user through the interchangeable probe cards to support the various configurations and packages of the COP8 family. The interchangeable probe card connects to a common base unit which is linked with an IBM \({ }^{\circledR}\) PC® host through the RS-232 serial communications channel. Full assembly-level symbolic debugging is supported.

\section*{MetaLink COP8 iceMASTER Feature List}
- Flexible, easy-to-use windowed interface, with window size, position, contents and color being completely configurable.
- Fast serial download with 115.2 kBaud using a standard PC COMM port.
- Context-sensitive hypertext on-line help system.
- Commands can be accessed via pull-down menus and/or redefinable hot keys.
- Dynamically annotated code feature displays contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed when single-stepping.
- 4k-frame trace buffer captures data in real-time. Trace information consists of address and data bus values and user-selectable probe clips (external event lines). Trace buffer data can be viewed as raw hex or disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.
- Performance analyzer with a resolution better than \(6 \mu \mathrm{~s}\). Up to 15 independent memory areas based on code address, line number or label ranges can be defined. Analysis results can be viewed in bar graph format or as actual frequency count.
- 32k of break and trace triggers. Triggers can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together.
- Memory operations for program memory include single-line assembler, disassembler, view, change, and write to file.
- Memory operations for data memory include fill, move, change, compare, dump to file and examine, modify for registers and program variables.
- Complete status of debugger including breakpoints, trace triggers, etc. can be saved to file for later resumption of debugging process.

\section*{Specifications}

\section*{EMULATOR SYSTEM REQUIREMENTS}

Basic Emulator System Model 400
Interchangeable Probe Card
\(+5 \mathrm{~V}, 1.5 \mathrm{~A}\) Power Source

\section*{MODELS}

400 Emulator with:
4k Trace Buffer
2 Performance Analyzers
Full WATCHDOGTM Timer Support
FILE FORMATS
Intel HEX and National Semiconductor

\section*{MACRO}

Repetitive Routines
User-created and callable
MEMORY OPERATIONS
Program Memory:
Single Line Assembler
Disassemble
Disassemble to File
View/Change
Mapping
Data/Code Memory:
Dump
Dump to File
Fill
Move
Change
Compare
Registers:
Examine/Modify
Program Variables:
Examine/Modify
OPERATING CHARACTERISTICS
Electrically Transparent
Operationally Transparent

\section*{USER INTERFACE}

Keyboard or Mouse Control
Pull-Down and Pop-Up Menus
Main Screen Windows:
Registers/SFRs/PSW Bits
Stack
Up to 5 Internal Data Memory
Up to 5 Code Memory
Source Program
Watch
System Status

User Window Controls:
Selectable (On/Off)
Movable
Resizable
Scrollable
Color Selection
Highlighting
Function/Hot Key Access:
User-Assignable
EMULATION CONTROLS
Reset from Emulator
Reset from Target
Reset Processor
Go
Go From
Go Until
Slow Motion
Step
Step Line
Step Over
Step To
Repetition Counter

\section*{PERFORMANCE ANALYZER}

Real-Time Program Profiling
\(5.4 \mu \mathrm{~s}\) Sampling Period
7 Year Duration
Display Options:
Bar Graph
Frequency Count
Display Modes:
Raw
Symbolic
Up to 15 Bin Capacity:
Multiple Ranges per Bin
User-Controlled Bin Setup:
By Address
By Symbol
Automatic
TRACE
Trace Triggers:
Start
Center
End
Variable
4k-Frame Trace Buffer

Specifications (Continued)
Trace Contents:
Address
Data
External Clips
Trace Display Modes:
Raw Hex
Symbolic
Binary (Clips)
Digital Waveform (Clips)
Trace Buffer Operations:
Write Buffer to File Search Trace Buffer

\section*{HELP}

On-Line
Context Sensitive
Hypertext/Hyperlinked
SOURCE/SYMBOL SUPPORT
Source-Level Debug

\section*{ELECTRICAL SPECIFICATIONS}

Input Power (Maximum):
1.5 A @ \(+5 \mathrm{~V}_{\mathrm{DC}} \pm 5 \%\)

MECHANICAL SPECIFICATIONS
Emulator Dimensions: \(1.0^{\prime \prime} \times 7.0^{\prime \prime} \times 5.5^{\prime \prime}\) \((2.5 \mathrm{~cm} \times 17.8 \mathrm{~cm} \times 14 \mathrm{~cm})\)
Probe Card Cable Length: \(14.0^{\prime \prime}\) ( 35.6 cm )
Emulator Weight:
\(2.0 \mathrm{lbs} .(0.9 \mathrm{~kg})\)

\section*{WARRANTY}

One (1) year limited warranty, parts and labor, for registered users.
\begin{tabular}{|lc|}
\hline \multicolumn{1}{|c|}{ IceMASTER COP8 } & \\
\hline Emulation Memory & \\
Program & 32 k \\
Real Time: & DC -10 MHz \\
Breakpoints: & 32 k \\
Trace On: & 32 k \\
Trace Off: & 32 k \\
Pass Count & 32 K \\
Trigger Conditions: & X \\
PC Address and Range & X \\
Opcode Value & X \\
Opcode Class & X \\
SFRs/Registers & X \\
Direct Byte Address and Range & X \\
Direct Bit Address and Range & X \\
Immediate Operand Value & X \\
Read/Write to Bit Address & X \\
Register Address Modes & X \\
Read/Write to Register Address & X \\
Logical AND/OR of & X \\
Any of the Above & X \\
External Input & \\
Operating Modes & \\
Single-Chip/ROM & \\
\hline
\end{tabular}

HOST SYSTEM REQUIREMENTS
IBM PC-XT/PC-AT or compatibles, 640 kbytes of Memory with \(5.25^{\prime \prime}\) Double Density Floppy Drive.
RS-232 Serial Port
MS-DOS or PC-DOS Operating System
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Ordering Information} \\
\hline \multicolumn{5}{|c|}{Emulator Ordering Information} \\
\hline Part Number & \multicolumn{4}{|c|}{Description} \\
\hline IM-COP8/400 & \multicolumn{4}{|l|}{MetaLink base unit in-circuit emulator for all COP8 devices, symbolic debugger software and RS-232 serial interface cable} \\
\hline MHW-PS3 & \multicolumn{4}{|l|}{Power Supply: \(110 \mathrm{~V} / 60 \mathrm{~Hz}\)} \\
\hline MHW-PS4 & \multicolumn{4}{|l|}{Power Supply: 220V/50 Hz} \\
\hline \multicolumn{5}{|c|}{Probe Card Ordering Information} \\
\hline \multicolumn{2}{|r|}{Device} & Package & Voltage Range & Probe Card \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP880C, 8780C}} & \multirow[t]{2}{*}{44 PLCC} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-880C44D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-880C44DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP880C, 8780C}} & \multirow[t]{2}{*}{40 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-880C40D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-880C40DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP881C, 8781C, 840C, 820C}} & \multirow[t]{2}{*}{28 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-880C28D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-880C28DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP842C, 822C, 8742C}} & \multirow[t]{2}{*}{20 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-880C20D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-880C20DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP820CJ}} & \multirow[t]{2}{*}{28 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-820CJ28D5PC \\
\hline & & & \(2.3 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-820CJ28DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP822CJ}} & \multirow[t]{2}{*}{20 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-820CJ20D5PC \\
\hline & & & \(2.3 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-820CJ20DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP8640C, 8620C}} & \multirow[t]{2}{*}{28 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-8640C28D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-8640C28DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP8642C, 8622C}} & \multirow[t]{2}{*}{20 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-8640C20D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-8640C20DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP888CF}} & \multirow[t]{2}{*}{44 PLCC} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-888CF44D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-888CF44DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP888CF}} & \multirow[t]{2}{*}{40 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-888CF40D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-888CF40DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{COP884CF}} & \multirow[t]{2}{*}{28 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-884CF28D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-884CF28DWPC \\
\hline \multicolumn{2}{|l|}{\multirow[t]{4}{*}{COP888CL}} & \multirow[t]{2}{*}{44 PLCC} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-888CL44D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-888CL44DWPC \\
\hline & & \multirow[t]{2}{*}{40 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-888CL40D5PC \\
\hline & & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-888CL40DWPC \\
\hline
\end{tabular}

Ordering Information (Continued)
Probe Card Ordering Information (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Device & Package & Voltage Range & Probe Card \\
\hline \multirow[t]{2}{*}{COP884CL} & \multirow[t]{2}{*}{28 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-884CL28D5PC \\
\hline & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-884CL28DWPC \\
\hline \multirow[t]{4}{*}{COP888CG, 888CS} & \multirow[t]{2}{*}{44 PLCC} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-888CG44D5PC \\
\hline & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-888CG44DWPC \\
\hline & \multirow[t]{2}{*}{40 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-888CG40D5PC \\
\hline & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-888CG40DWPC \\
\hline \multirow[t]{2}{*}{COP884CG, 884CS} & \multirow[t]{2}{*}{28 DIP} & \(4.5 \mathrm{~V}-5.5 \mathrm{~V}\) & MHW-884CG28D5PC \\
\hline & & \(2.5 \mathrm{~V}-6.0 \mathrm{~V}\) & MHW-884CG28DWPC \\
\hline
\end{tabular}

LANGUAGE TOOLS
\begin{tabular}{|c|c|l|l|c|}
\hline Product & \multicolumn{1}{|c|}{ NSID } & \multicolumn{1}{|c|}{ Description } & \multicolumn{1}{c|}{ Includes } & Number \\
\hline COP800 Family & MOLE-COP8-IBM & \begin{tabular}{l} 
Assembly Language \\
Software for the COP800 \\
Family
\end{tabular} & \begin{tabular}{l} 
COP800 System \\
Software User's Manual
\end{tabular} & 424410527 \\
\hline
\end{tabular}

\section*{Single-Chip Emulator}

Form, Fit, Function Emulator Ordering Information
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Part Number} & \multicolumn{2}{|l|}{Emulator} & \multirow[t]{2}{*}{Clock Option} & \multirow[b]{2}{*}{Description} \\
\hline & Part Number & Package & & \\
\hline \multirow[t]{6}{*}{COP880C} & COP880CMHEL-X & 44 LDCC & \[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\] & Multi-Chip Module, UV Erasable \\
\hline & COP8780CV & 44 PLCC & \multirow[t]{2}{*}{Programmable} & One-Time Programmable \\
\hline & COP8780CEL & 44 LDCC & & UV Erasable \\
\hline & COP880CMHD-X & \multirow[t]{3}{*}{40 DIP} & \[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C \\
& \hline
\end{aligned}
\] & Multi-Chip Module, UV Erasable \\
\hline & COP8780CN & & \multirow[t]{2}{*}{Programmable} & One-Time Programmable \\
\hline & COP8780CJ & & & UV Erasable \\
\hline \multirow[t]{3}{*}{COP881C, COP840C, COP820C} & COP881CMHD-X & \multirow[t]{3}{*}{28 DIP} & \[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\] & Multi-Chip Module, UV Erasable \\
\hline & COP8780CN & & \multirow[t]{2}{*}{Programmable} & One-Time Programmable \\
\hline & COP8780CJ & & & UV Erasable \\
\hline
\end{tabular}

\section*{Single-Chip Emulator (Continued)}

Form, Fit, Function Emulator Ordering Information (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Part Number} & \multicolumn{2}{|l|}{Emulator} & \multirow[t]{2}{*}{Clock Option} & \multirow[b]{2}{*}{Description} \\
\hline & Part Number & Package & & \\
\hline \multirow[t]{3}{*}{COP881C, COP840C, COP820C} & COP881CMHEA-X & \begin{tabular}{l}
\[
28 \text { LCC }
\] \\
(Shoebox)
\end{tabular} & \[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\] & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline & COP8781CWN & \multirow[t]{2}{*}{28 SO} & \multirow[t]{2}{*}{Programmable} & One-Time Programmable \\
\hline & COP8781CMC & & & UV Erasable \\
\hline COP842C & COP842CMHD-X & \multirow[t]{2}{*}{20 DIP} & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\]} & \multirow[t]{2}{*}{Multi-Chip Module, UV Erasable} \\
\hline COP822C & COP822CMHD-X & & & \\
\hline \multirow[t]{4}{*}{COP842C, COP822C} & COP8742CN & \multirow[t]{2}{*}{20 DIP} & \multirow[t]{2}{*}{Programmable} & One-Time Programmable \\
\hline & COP8742CJ & & & UV Erasable \\
\hline & COP8742CWM & \multirow[t]{2}{*}{20 SO} & \multirow[t]{2}{*}{Programmable} & One-Time Programmable \\
\hline & COP8742CMC & & & UV Erasable \\
\hline \multirow[t]{2}{*}{COP8640C, COP8620C} & COP8640CMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP8640CMHEA-X & \begin{tabular}{l}
\[
28 \text { LCC }
\] \\
(Shoebox)
\end{tabular} & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline COP8642C, COP8622C & COP8642CMHD-X & 20 DIP & \[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\] & Multi-Chip Module, UV Erasable \\
\hline \multirow[t]{2}{*}{COP820CJ} & COP820CJMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP820CJMHEA-X & \begin{tabular}{l}
28 LCC \\
(Shoebox)
\end{tabular} & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline COP822CJ & COP822CJMHD-X & 20 DIP & \[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=2: \text { External } \\
& X=3: R / C
\end{aligned}
\] & Multi-Chip Module, UV Erasable \\
\hline \multirow[t]{2}{*}{COP888CL} & COP888CLMHEL-X & 44 LDCC & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & \multirow[t]{2}{*}{Multi-Chip Module, UV Erasable} \\
\hline & COP888CLMHD-X & 40 DIP & & \\
\hline \multirow[t]{2}{*}{COP884CL} & COP884CLMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP884CLMHEA-X & \begin{tabular}{l}
28 LCC \\
(Shoebox)
\end{tabular} & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline \multirow[t]{2}{*}{COP888CF} & COP888CFMHEL-X & 44 LDCC & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & \multirow[t]{2}{*}{Multi-Chip Module, UV Erasable} \\
\hline & COP888CFMHD-X & 40 DIP & & \\
\hline \multirow[t]{2}{*}{COP884CF} & COP884CFMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP884CFMHEA-X & \[
\begin{aligned}
& 28 \text { LCC } \\
& \text { (Shoebox) }
\end{aligned}
\] & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline \multirow[t]{2}{*}{COP888CG} & COP888CGMHEL-X & 44 LDCC & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & \multirow[t]{2}{*}{Multi-Chip Module, UV Erasable} \\
\hline & COP888CGMHD-X & 40 DIP & & \\
\hline
\end{tabular}

Single-Chip Emulator (Continued)
Form, Fit, Function Emulator Ordering Information (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Part Number} & \multicolumn{2}{|l|}{Emulator} & \multirow[t]{2}{*}{Clock Option} & \multirow[b]{2}{*}{Description} \\
\hline & Part Number & Package & & \\
\hline \multirow[t]{2}{*}{COP884CG} & COP884CGMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP884CGMHEA-X & \begin{tabular}{l}
28 LCC \\
(Shoebox)
\end{tabular} & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline \multirow[t]{2}{*}{COP888EG} & COP888EGMHEL-X & 44 LDCC & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & \multirow[t]{2}{*}{Multi-Chip Module, UV Erasable} \\
\hline & COP888EGMHD-X & 40 DIP & & \\
\hline \multirow[t]{2}{*}{COP884EG} & COP884EGMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP884EGMHEA-X & \begin{tabular}{l}
28 LCC \\
(Shoebox)
\end{tabular} & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline \multirow[t]{2}{*}{COP888CS} & COP888CSMHEL-X & 44 LDCC & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & \multirow[t]{2}{*}{Multi-Chip Module, UV Erasable} \\
\hline & COP888CSMHD-X & 40 DIP & & \\
\hline \multirow[t]{2}{*}{COP884CS} & COP884CSMHD-X & 28 DIP & \multirow[t]{2}{*}{\[
\begin{aligned}
& X=1: \text { Crystal } \\
& X=3: R / C
\end{aligned}
\]} & Multi-Chip Module, UV Erasable \\
\hline & COP884CSMHEA-X & \begin{tabular}{l}
28 LCC \\
(Shoebox)
\end{tabular} & & Multi-Chip Module, Same Footprint as 28 SO, UV Erasable \\
\hline
\end{tabular}

\section*{Programming Support}

The main board and scrambler boards can be purchased separately or as a set. The table below lists the product identification numbers of the Duplicator Board products.
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Product ID } & \multicolumn{1}{c|}{ Description } \\
\hline COP8-PRGM-28D & \begin{tabular}{l} 
COP8 Duplicator Board for \\
28-pin DIP Multi-Chip \\
Module (MCM) and for use \\
with Scrambler Boards
\end{tabular} \\
\hline COP8-SCRM-DIP & \begin{tabular}{l} 
MCM-Scrambler Board for \\
20-pin DIP and 40-pin DIP
\end{tabular} \\
\hline COP8-SCRM-PCC & \begin{tabular}{l} 
MCM-Scrambler Board for \\
44-pin PLCC/LDCC
\end{tabular} \\
\hline COP8-PRGM-DIP & \begin{tabular}{l} 
COP8 Duplicator Board with \\
DIP MCM Scrambler Board \\
(PRGM-28D and SCRM- \\
DIP)
\end{tabular} \\
\hline COP8-PRGM-PCC & \begin{tabular}{l} 
COP8 Duplicator Board with \\
PLCC/LDCC MCM \\
Scrambler Board (PRGM- \\
28D and SCRM-PCC)
\end{tabular} \\
\hline COP8-SCRM-87A & \begin{tabular}{l} 
Scrambler Board for \\
COP8780 devices, 28-pin \\
DIP, 40-pin DIP, 28-pin SO
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline Product ID & \multicolumn{1}{|c|}{ Description } \\
\hline COP8-SCRM-87B & \begin{tabular}{l} 
Scrambler Board for \\
COP8780 devices, 20-pin \\
IIP, 20-pin SO, 44-pin \\
PLCC/LDCC
\end{tabular} \\
\hline COP8-PRGM-87A & \begin{tabular}{l} 
COP8 Duplicator Board with \\
COP8-SCRM-87A \\
Scrambler Board
\end{tabular} \\
\hline COP8-PRGM-87B & \begin{tabular}{l} 
COP8 Duplicator Board with \\
COP8-SCRM-87B \\
Scrambler Board
\end{tabular} \\
\hline COP8-PRGM-SBX & \begin{tabular}{l} 
COP8 Duplicator Board with \\
COP8-SCRM-SBX \\
Scrambler Board
\end{tabular} \\
\hline COP8-SCRM-SBX & \begin{tabular}{l} 
Scrambler Board for 28-pin \\
LCC MCM Package \\
(Shoebox)
\end{tabular} \\
\hline
\end{tabular}

\section*{Programming Support (Continued)}

The COP device pin/package types, COP device numbers, and the Duplicator Board product identification number for each package type are listed in the table below.
\begin{tabular}{|c|c|c|}
\hline Package Type & COP Devices & COP Duplicator Product ID \# \\
\hline 20-Pin DIP & 842CMH, 8642CMH, 822CJMH & COP8-PRGM-DIP \\
\hline 28-Pin DIP & 884CLMH/CFMH/CGMH/EGMH/CSMH, 881CMH, 8640CMH, 820CJMH & COP8-PRGM-28D \\
\hline 28-Pin LCC (Shoebox) & 881CMH, 820CJMH, 8640CMH, 884CFMH/CLMH/CGMH/EGMH/CSMH & COP8-PRGM-SBX \\
\hline 40-Pin DIP & 888CLMH/CFMH/CGMH/EGMH/CSMH, 880CMH, 943CMH & COP8-PRGM-DIP \\
\hline 44-Pin PLCC/LDCC & 888CLMH/CFMH/CGMH/EGMH/CSMH, 880CMH & COP8-PRGM-PCC \\
\hline \[
\begin{aligned}
& \text { 28-Pin DIP or SO, } \\
& 40 \text {-Pin DIP }
\end{aligned}
\] & 8780C, 8781C & COP8-PRGM-87A \\
\hline 20-Pin DIP or SO, 44-Pin PLCC/LDCC & 8780C, 8742C & COP8-PRGM-87B \\
\hline
\end{tabular}


\section*{General Description}

The COP800 Designer's Tool Kit is available today to help you evaluate National's COP800 microcontroller family. The Kit contains programmer's manuals, device data sheets, application notes, and pocket reference guides for immediate in-circuit evaluation. The Designer Kit includes an assembler and simulator, which allow you to write, test and debug COP800 code before your target system is finalized.
The simulator can handle script files that simulate hardware inputs and interrupts to the device being simulated. Any simulator command and comments may be included in a script file. The simulator also supports an additional command called WAIT, used to simulate machine cycles to delay before continuing with the script file.
A capture file feature enables you to record current cycle count and changes to an output port which are caused by the program under test. When used in combination with script files, this feature provides powerful software testing and debug capability.

\section*{Features}
- Software simulator
- Assembler
- Programmer's manuals
- Device data sheets
- Application notes
- Assembler manual
- Tool kit user's guide
- Pocket reference guides
- COP8 SIM user's guide

Features (Continued)
Simulator Commands
\begin{tabular}{|c|c|c|c|}
\hline @RAM [ramadd] & Causes a break in execution to occur when a write to the & LISTON & Turns on screen listing during stepping. \\
\hline & specified RAM location is & LISTOFF & Turns off screen listing. \\
\hline ASM [add] & \begin{tabular}{l}
attempted. \\
Assembles directly to ROM at
\end{tabular} & LOAD filename & Loads Intel hex format file into simulator. \\
\hline & specified address or starting at last address used by command. & PRINTON & Sends all debug output to printer. \\
\hline BR [add] & Set breakpoint at the indicated ROM address. & PRINTOFF & Stops sending debug output to printer. \\
\hline CAPTURE fname & Saves all hardware outputs in the file specified. & RAM add [ \(n\) ] & Sets RAM location at indicated address to value specified. \\
\hline CAPTUREOFF & Stops capture and closes capture file. & REG & Shows register status in debug window. \\
\hline CY \(n\) & Sets cycle counter. & RESET & Simulates a hardware reset. \\
\hline DASM [add] & Disassembles memory to screen starting at specified address or last location disassembled. & RESTORE fname & Restores simulator state from a file created with the SAVE command. \\
\hline EVAL n [0p] [n] & Evaluates input in decimal, hex, and binary. Can do simple & ROM add [n] & Sets ROM location at indicated address to value specified. \\
\hline & and binary. Can do simple calculations where op may be ,,\(+- /\),or \({ }^{*}\). & SAVE filename & Saves the simulator state in the specified file. \\
\hline GO [add] [add] & Sets breakpoint at second address. Go from first address. & STEP [n] & Single step execution of \(n\) \\
\hline GOTIL add & Go from the current PC until the \(P C=\) add. & STEPTIL add QUIT, EXIT & Single step until the PC = add. Return to DOS. \\
\hline
\end{tabular}

\section*{Ordering Information}
\begin{tabular}{|c|c|c|}
\hline NSID & Description & Includes: \\
\hline COP8-TOOL-KIT & COP800 Designer's Tool Kit & \begin{tabular}{l}
Software Simulator \\
Assembler \\
Programmer's Manual \\
Assembler Manual \\
Tool Kit User's Guide
\end{tabular} \\
\hline
\end{tabular}

\title{
HPC \({ }^{\text {TM }}\) Microcontroller Development System
}


\section*{General Description}

The HPC Microcontroller Development System provides an optimized environment for real time emulation and software debugging for High Performance Controller (HPC) based designs. The system features National's powerful C and Assembly Source/Symbolic debugger. Development software consisting of an ANSI compatible C compiler/Assembler/Linker is hosted on an IBM \({ }^{\circledR}\) PC-AT \({ }^{\circledR}\) class computer as well as Sun \({ }^{\circledR}\) SPARCstations, with automatic download capability provided by the Source debugger through serial link to user target system. MicrosoftTM Window 3.0 is used as the user interface for IBM hosts. A line debugger is supported for Sun SPARCstation under Sunview. HPC-MDS gives you complete control over hardware/software development, integration and debug.
The Source/Symbolic debugger provides a pull down menu, multiple windows and on-line help to make the system easy to learn and use. The Source/Symbolic debugger supports real-time transparent emulation to 20 MHz , one wait state for the entire HPC microcontroller product family. The Source/Symbolic debugger
is also equipped with interactive tutorials which would allow faster learning of the HPC-MDS environment.
The Real time trace capability is fully supported by the Source/Symbolic debugger. The debugger will allow complete trace and breakpoint triggering on C or Assembly Source statements, labels, symbols or line numbers. The system offers 8 hardware breakpoints with capability to break on multiple addresses, address ranges or external events.

\section*{Features}
- 20 MHz 1 wait state real time emulation
- 2k x 48-bit Trace Memory
- 8 hardware breakpoints with break on 8 multiple addresses, address ranges or external events
- \(64 \mathrm{k} \times 8\)-bit emulation memory in 4 k bytes mapping
- Real time trace
- External input events captured in trace
- Single line assembly/disassembly
- Modular designed POD cable for optimum AC emulation and ease of upgrading
- Fully supports development of system using HPC in Extended Memory mode
- Complete Source/Symbolic debug
- Graphical user interface (MS-WINDOWS)

\section*{Physical Dimensions}

Weight: 22 lbs
Width \(77 / \mathrm{B}^{\prime \prime}\)
Cable Length:

Height \(151 / 2^{\prime \prime}\)
Depth \(171 / 2^{\prime \prime}\)

Emulator to POD POD to Target

HPC-MDS Monitor Commands
\begin{tabular}{|l|l|}
\hline Alter & Alter consecutive bytes in shared memory \\
AUtoprint & Specify information to be printed on Breakpoint \\
Breakpoint & Set trigger point(s) for Breakpoint \\
Clear & Clear Breakpoint, Time and Trace functions \\
Deposit & Deposit byte value into range of shared memory \\
Dlagnostic & On-board test routine for system checkout \\
Find & Find data or string in shared memory \\
Go & Start program execution or enable function \\
Help & On-screen Help menu \\
List & List data in shared memory \\
Modify & Modify on-chip RAM or Registers during Breakpt \\
Next & Singlestep through subroutine \\
Put & One-line assembler \\
Reset & Reset chip \\
RGo & Reset chip and execute Go automatically \\
SEarch & Search Trace memory for data or address \\
Singlestep & Execute one instruction, then Breakpoint \\
STatus & Show chip and development system Status \\
TIme & Time program execution or external events \\
TRace & Specify triggers for capturing Trace date \\
Type & Type Trace data or on-chip data during Breakpt \\
Unassemble & Disassembler for Trace or shared memory \\
AlterWord & Alter consecutive words in shared memory \\
BAnk & Specify bank trigger information \\
CHip & Select chip and specify system memory map \\
DepositWord & Deposit word value in range of shared memory \\
End & Exit Monitor and return to Exec \\
ERror & Enable/disable HPC access error checking \\
EXclusion & Specify address ranges to exclude from Trace \\
FindWord & Find word values in shared memory \\
ListWord & List shared memory or memory range as words \\
MAp & Specify address range of memory on-board development system \\
XMove & Move data from one address range to another \\
\hline
\end{tabular}

HP 64700 Series Emulators/Analyzers for National Semiconductor HPC16003, 16083, 16004, 16064, 16400E


Real-Time, Transparent Emulation and Analysis

\section*{Description}

HP 64700 Series Emulators/Analyzers provide realtime, transparent emulation and analysis for National Semiconductor's HPC family of 16 -bit microcontrollers.
Model 64775 emulator/analyzer is a self-contained emulation and analysis vehicle tuned for development of HPC16003, 16083, 16004, 16064, and 16400E based systems. HP 64775 emulator/analyzer focuses on powerful, nonintrusive analysis to trace complex program flow and characterize overall system performance. Choice of user interface plus high-speed program download maximize system integration efficiency. Reliable target system connection is made through a slim, flexible 1.5 -foot cable ending in a PLCC probe, with an adapter for PGA.
Software development tools from National Semiconductor include a C compiler, assembler, and linker hosted on both the PC and the HP 9000 Series 300 workstation. A PC-hosted debugger is also available, which runs under Microsoft Window 3.0.
Powerful real-time, nonintrusive logic analysis functions use HP's "logic analyzer on-a-chip" technology.

A 48-channel state analyzer traces address, data, and status conditions.
In expanded memory applications, addresses can be treated as a 4 -bit bank code plus a 16 -bit offset in user-selectable bank-switch models. Eight hardware and 32 software breakpoints give the user enhanced control over the analysis of complex instruction expressions, ranges, and sequences without altering program code. An optional 16-channel external analyzer allows for a choice of synchronous or asynchronous signal analysis.

\section*{Emulation Features}
- Real-time, zero-wait-state operation to 20 MHz with 32 k bytes of emulation memory for internal ROM support (not available for HPC16400E)
- 128 k bytes of real-time emulation memory for external memory support to 30 MHz ( 20 MHz for HPC16400E)
- Mapping terms of RAM, ROM, or guarded memory accesses
- Target/emulation memory mappable in 256 byte blocks
- 8 real-time hardware breakpoints

\section*{Emulation Features (Continued)}
- 32 software breakpoints
- Hybrid foreground/background monitor with shared NMI entry; both modifiable with user-supplied routines
- Full support for user-selectable bank-switching models-20-bit addressing range
- Emulation support for 8 - or 16 -bit memory and 16 bit on-chip memory
- 1.5 ft , slim, flexible cable ending in a PLCC emulation probe, with PGA adapter
- Full coordinated measurement bus for synchronizing or cross triggering up to 32 HP 647xx emulators
- 48 channels of state analysis with optional 16 channel external state/timing analysis
- Choice of user-interface software: firmware-based ASCII interface for true host-independent operation; MS-DOS multiwindow interface on IBM PC, HP Vectra PC, and compatibles enhances ease of use with popular low-cost platforms; or HP 9000 Series 300 computer offers the advantages of a powerful multiuser, multi-tasking platform
- For more Information call 1-800-447-3282

\section*{HPC Designer's Kits}


\section*{General Description}

The HPC Designer's Kit is a 16 -bit microcontroller Development System for program development and realtime emulation. An on-board HPC microcontroller executes monitor firmware and also acts as the target processor.
When used as the target processor, all of the features of the HPC are available for use in the application. All operating modes of the HPC are supported, with up to 8 k bytes of addressable memory available for application programs.
This kit contains all of the components, manuals, and software to design an HPC system. Just add an IBM or compatible PC, +5 V DC 1.0A power supply and RS232 cables.

The development package has a complete Assembler/Linker/Librarian with no code limitations and an evaluation C-Compiler.

\section*{Features}
- Supports HPC microcontrolier family
- Single 5V operation
- Firmware monitor directly executed by the HPC
- Firmware diagnostics directly executed by the HPC
- Firmware Line-by-Line Assembler and Unassembler
- 8 k bytes of user program memory
- Breakpoint on multiple addresses
- List and alter memory
- Print and modify internal registers
- Singlestep
- Real time emulation
- Evaluation module that allows up to 1000 lines of code to be developed for evaluation purposes
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Emulation Features HPC Development Board Monitor} \\
\hline Alter & Alter consecutive bytes in shared memory \\
\hline AUtoprint & Specify information to be printed on Breakpoint \\
\hline BAud & Set or display the host or terminal Baud rate \\
\hline BYpass & Connect terminal port to host port \\
\hline Breakpoint & Set trigger point(s) for Breakpoint \\
\hline Clear & Clear Breakpoint function \\
\hline Deposit & Deposit byte value into range of shared memory \\
\hline Dlagonstic & On-board test routine for system checkout \\
\hline Go & Start program execution \\
\hline Help & On-screen Help menu \\
\hline List & List data in shared memory \\
\hline ListUnassemble & List shared memory in mnemonic form \\
\hline LOad & Load hex object file from terminal or host port \\
\hline Modify & Modify on-chip RAM or Registers during Breakpt \\
\hline ModifyByte & Modify on-chip RAM or registers as bytes \\
\hline ModifyWord & Modify on-chip RAM or registers as words \\
\hline Put & One-line assembler \\
\hline Restart & Restart HPC chip \\
\hline Singlestep & Execute one instruction, then Breakpoint \\
\hline Type & Type on-chip data during Breakpoint \\
\hline Unassemble & Disassembler for shared memory \\
\hline
\end{tabular}

PHYSICAL SIZE
\(61 / 4^{\prime \prime} \times 41 / 2^{\prime \prime}\)
POWER REQUIREMENTS
+5 V @ 1.0 A


TL/DD/11211-4

\section*{General Description}

The HPC Plus Development kit is a low cost development tool package for HPC46100. The kit contains HPC software and hardware which enables the user to assemble, link and download the user programs and debug the code running on the application target with the help of the debug software hosted on IBM PC/AT compatible machines running DOS operating system.
The Development kit is a combination of PROM Emulator, Logic Analyzer Interface, with a PROM based Monitor and a Host software (Serial Hook) which communicates to the Development kit through the serial COM port on the PC. It also has an evaluation board (Design and Test Board) for the users who don't have their target board designed yet, but want to verify the program.
The Serial Hook and the Monitor Firmware together give the ability to debug the application run by the target HPC at full speed. The Logic Analyzer Interface helps the user to connect HP1650/16500 analyzer easily and trace the code execution. The kit also contains configuration and inverse assembly software for the HP analyzer with which one can analyze the code in the disassembled form.

The kit comes with all the necessary hardware components and user needs the IBM PC/AT running DOS 3.0 or above and \(\mathrm{a}+5 \mathrm{~V}\) DC 1.0A power supply.

The software package provided along with the kit contains the HPC Assembler/Linker/Librarian, Serial Hook Host interface software and the HP Logic Analyzer configuration/inverse assembly floppy.

\section*{Features}
- Supports HPC46100 microcontroller
- Single supply +5 V operation
- Compact Monitor Firmware executed by Target HPC
- Target Access through EPROM Socket
- 64 k bytes of emulation memory
- Monitor reserved address space mappable
- Program control through Break Point, Single Step
- Memory and Register examine and Alter commands
- Real Time emulation
- Honor Interrupts while break pointed
- Unrestricted Assembler package

\section*{Accessories from Emulation Technology}

HP PREPROCESSOR FOR HPC FAMILY
The preprocessor provided by Emulation Technology simplifies inter-connection between the HP-1650A/B, 16510A/B series of logic analyzers and the HPC family of microcontrollers when used in the ROMless mode. It will provide all clocking and status lines to capture and decode the operation of the HPC Microcontroller.
The preprocessor is available in 68-pin PLCC and 80-pin PQFP inserts. The inverse assembler software included in the package, configure logic analyzer and translate data into HPC specific mnemonics. The user can compare the resulting display to the original assembly language code to help debug the software.

HPC-Microcontroller Development System HOST SYSTEM REQUIREMENTS

IBM PC/AT Hosts
Without Source/Symbolic Debugger
IBM PC/AT or \(100 \%\) compatible with 512 k bytes of available user memory PC-DOS or MS-DOS 3.0 or above
5.25" floppy drive capable of reading double sided high density format diskette. One RS-232 synchronous serial port for Communication.

With Source/Symbolic Debugger with Graphical User Interface
2 Mbytes of available user memory MS-Windows 3.0
A Serial or Bus mouse
Sun Workstation Hosts
Sun SPARCstation 1 or 2
SunOSTM version 4.0.3 or later

Development Tools Selection Table
\begin{tabular}{|c|c|c|c|c|}
\hline Product & Order Number & Description & Included & Manual Number \\
\hline \multirow[t]{11}{*}{\[
\begin{aligned}
& \text { HPC16003/ } \\
& 16083
\end{aligned}
\]} & HPC-DEV-ISE1 & HPC In-System Emulator & HPC MDS User's Manual & 420420184-001 \\
\hline & \multirow[t]{3}{*}{HPC-DEV-ISE1-E} & \multirow[t]{3}{*}{HPC In-System Emulator for Europe and Southeast Asia} & MDS Comm User's Manual & 424420188-001 \\
\hline & & & HPC Emulator Programmer User's Manual & 420421313-001 \\
\hline & & & HPC16083/16004/16064 Manual & 424410897-001 \\
\hline & HPC-DEV-IBMA & Asssembler/Linker/Library Package for IBM PC/AT & HPC Assembler/Linker Librarian User's Manual & 424410836-001 \\
\hline & HPC-DEV-IBMC & C Compiler/Assembler/ Linker/Library Package for IBM PC/AT & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & \multirow[t]{3}{*}{HPC-DEV-WDBC} & Source Symbolic Debugger for IBM PC/AT & Source/Symbolic Debugger User's Manual & 424420189-001 \\
\hline & & \begin{tabular}{l}
C Compiler/Assembler/Linker \\
Library Package for IBM PC/AT
\end{tabular} & HPC C Compiler User's Manual & 424410883-001 \\
\hline & & & HPC Assembler/Linker Library User's Manual & 424410836-001 \\
\hline & HPC-DEV-SUNC & C-Compiler/Assembler/Linker Library Package for Sun SPARCstation & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline & HPC-DEV-SUNDB & \begin{tabular}{l}
Source/Symbolic Debugger for Sun SPARCstation \\
C Compiler/Assembler/Linker Library Package
\end{tabular} & \begin{tabular}{l}
Source/Symbolic Debugger User's Manual \\
HPC C Compiler User's Manual HPC Assembler/Linker Library User's Manual
\end{tabular} & \\
\hline \multicolumn{5}{|l|}{COMPLETE SYSTEM} \\
\hline \multirow[t]{5}{*}{\[
\begin{aligned}
& \text { HPC16003/ } \\
& 16083
\end{aligned}
\]} & \multirow[t]{4}{*}{HPC-DEV-SYS1} & HPC In-System Emulator with & & \\
\hline & & C Compiler/Assembler/ & & \\
\hline & & Linker/Library and Source & & \\
\hline & & Symbolic Debugger & & \\
\hline & HPC-DEV-SYS1-E & Same for Europe and Southeast Asia & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Development Tools Selection Table (Continued)} \\
\hline Product & Order Number & Description & Included & Manual Number \\
\hline \multirow[t]{11}{*}{\[
\begin{aligned}
& \text { HPC16004/ } \\
& 16064
\end{aligned}
\]} & HPC-DEV-ISE3 & \multirow[t]{4}{*}{\begin{tabular}{l}
HPC In-System \\
Emulator \\
HPC In-System Emulator for \\
Europe and South East Asia
\end{tabular}} & HPC MDS User's Manual & 420420184-001 \\
\hline & \multirow[t]{3}{*}{HPC-DEV-ISE3-E} & & MDS Comm User's Manual & 424420188-001 \\
\hline & & & \begin{tabular}{l}
HPC Emulator \\
Programmer User's
\end{tabular} & 420421313-001 \\
\hline & & & Manual HPC16083/16004/ 16064 Manual & 424410897-001 \\
\hline & HPC-DEV-IBMA & \begin{tabular}{l}
Assembler/Linker/Library \\
Package for IBM PC/AT
\end{tabular} & HPC Assembler/Linker Librarian User's Manual & 424410836-001 \\
\hline & HPC-DEV-IBMC & C Compiler/Assembler/ Linker/Library Package for IBM PC/AT & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \begin{tabular}{l}
424410883-001 \\
424410836-001
\end{tabular} \\
\hline & \multirow[t]{3}{*}{HPC-DEV-WDBC} & Source Symbolic Debugger for IBM PC/AT & Source/Symbolic Debugger User's Manual & 424420189-001 \\
\hline & & C Compiler/Assembler/Linker Library Package for IBM PC/AT & HPC C Compiler User's Manual & 424410883-001 \\
\hline & & & HPC Assembler/Linker/Library User's Manual & 424410836-001 \\
\hline & HPC-DEV-SUNC & C-Compiler/Assembler/Linker Library Package for Sun SPARCstation & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline & HPC-DEV-SUNDB & Source/Symbolic Debugger for Sun SPARCstation C Compiler/Assembler/Linker Library Package & \begin{tabular}{l}
Source/Symbolic Debugger User's Manual \\
HPC C Compiler User's Manual HPC Assembler/Linker Library User's Manual
\end{tabular} & \\
\hline \multicolumn{5}{|l|}{COMPLETE SYSTEM} \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { HPC16004/ } \\
& 16064
\end{aligned}
\]} & HPC-DEV-SYS3 & HPC In-System Emulator with C Compiler/Assembler/ Linker/Library and Source Symbolic Debugger & & \\
\hline & HPC-DEV-SYS3-E & Same for Europe and South East Asia & & \\
\hline
\end{tabular}

Development Tools Selection Table (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline Product & Order Number & Description & Included & \begin{tabular}{l}
Manual \\
Number
\end{tabular} \\
\hline \multirow[t]{10}{*}{HPC16400E} & HPC-DEV-ISE2 & HPC In-System Emulator & HPC MDS User's Manual & 420420184-001 \\
\hline & \multirow[t]{3}{*}{HPC-DEV-ISE2-E} & \multirow[t]{3}{*}{HPC In-System Emulator for Europe and South East Asia} & MDS Comm User's Manual & 424420188-001 \\
\hline & & & HPC Emulator Programmer User's Manual & 420421313-001 \\
\hline & & & HPC16400E User's Manual & 420420213-001 \\
\hline & HPC-DEV-IBMA & Assembler/Linker/Library Package for IBM PC/AT & HPC Assembler/Linker Librarian User's Manual & 424410836-001 \\
\hline & HPC-DEV-IBMC & C Compiler/Assembler/ Linker/Library Package for IBM PC/AT & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \[
\begin{aligned}
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & \multirow[t]{2}{*}{HPC-DEV-WDBC} & Source Symbolic Debugger for IBM PC/AT & Source/Symbolic Debugger User's Manual & 424420189-001 \\
\hline & & C Compiler/Assembler/Linker Library Package for IBM PC/AT & HPC C Compiler User's Manual HPC Assembler/Linker Library User's Manual & \[
\begin{aligned}
& 424410883-001 \\
& 424410836-001
\end{aligned}
\] \\
\hline & HPC-DEV-SUNC & C-Compiler/Assembler/Linker Library Package for Sun SPARCstation & HPC C Compiler User's Manual HPC Assembler/Linker/Library User's Manual & \\
\hline & HPC-DEV-SUNDB & Source/Symbolic Debugger for Sun SPARCstation C Compiler/Assembler/Linker Library Package & \begin{tabular}{l}
Source/Symbolic Debugger User's Manual \\
HPC C Compiler User's Manual HPC Assembler/Linker Library User's Manual
\end{tabular} & \\
\hline COMPLETE & SYSTEM & & & \\
\hline \multicolumn{2}{|l|}{HPC16400E HPC-DEV-SYS2} & HPC In-System Emulator with C Compiler/Assembler/ Linker/Library and Source Symbolic Debugger & & \\
\hline & HPC-DEV-SYS2-E & Same for Europe and South East Asia & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{EMULATOR DEVICES} \\
\hline \multicolumn{2}{|l|}{NSID} & \multicolumn{2}{|l|}{Description} & Emulates \\
\hline \multicolumn{2}{|l|}{HPC467064EL20 Single Chip EPR} & M Microcontroller with UV & & HPC16083/ 16064/16164 \\
\hline \multicolumn{5}{|l|}{PROGRAMMING SUPPORT} \\
\hline \multicolumn{2}{|l|}{NSID} & \multicolumn{2}{|c|}{Description} & Emulates \\
\hline PRGM-706 & \multicolumn{2}{|l|}{CC Programming Adapter for HPC167064 Works with HPC-MDS} & & \begin{tabular}{l}
HPC \\
Emulator \\
Programming \\
Board User's \\
Manual
\end{tabular} \\
\hline \multicolumn{5}{|l|}{Data I/O provides HPC programming support on its Unisite Programmer. For information please contact the nearest Data I/O sales location.} \\
\hline \multicolumn{5}{|l|}{ACCESSORIES} \\
\hline \multicolumn{5}{|l|}{Debugging accessories are available from Emulation Technology. Please contact Emulation Technology for detailed description.} \\
\hline \multicolumn{5}{|l|}{HPC Designer Kit} \\
\hline \multicolumn{5}{|l|}{How to Order:} \\
\hline \multicolumn{5}{|l|}{The self contained designer kit for HPC provides insystem emuation for 20 MHz HPC and comes with full} \\
\hline \multicolumn{5}{|l|}{Assembler/Linker/Library package and evaluation} \\
\hline \multicolumn{5}{|l|}{C-Compiler. Just add IBM-PC or compatible with} \\
\hline \multicolumn{5}{|l|}{256 k byte memory running DOS 2.0 or above, a +5 V} \\
\hline \multicolumn{5}{|l|}{DC 1.0A power supply and RS-232 cables.} \\
\hline Product & Order Number & Description & Included & Manual Number \\
\hline \multirow[t]{4}{*}{HPC} & MOLE-HPC-DEVLO & HPC Designer's Kit & HPC DB1 Board Evaluation Compiler Full Assembler/ Linker & 420410901-001 \\
\hline & & & DB1 User's Manual & \\
\hline & & & C Compiler Manual & 424410883-001 \\
\hline & & & Assembler/Linker Manual & 424410836-001 \\
\hline
\end{tabular} tailed description.

\section*{HPC Designer Kit}

How to Order:
The self contained designer kit for HPC provides insystem emuation for 20 MHz HPC and comes with full Assembler/Linker/Library package and evaluation C-Compiler. Just add IBM-PC or compatible with 256 k byte memory running DOS 2.0 or above, a +5 V DC 1.0A power supply and RS-232 cables.

HPC + Development Kit
How to Order:
HPC46100 DSP-Microcontroller is supported by a development kit consisting of:
Logic Analyzer Interface Board
Design and Test Target Board
Inverse Assembler for HP1650/HP16500A Logic Analyzer

HPC Assembler/Linker/Library Package Debug Monitor "Serial Hook"
Add an IBM PC/AT with 512 kbyte memory running DOS 3.0 or above and \(\pm 5 \mathrm{~V}\) DC power supply to make it operational. For Logic Analyzer Interface select Hewlett-Packard 1650/16500A/B logic analyzer.
\begin{tabular}{llll}
\hline Product & NSID & Description & \multicolumn{1}{c}{\begin{tabular}{c} 
Manual \\
Number
\end{tabular}} \\
\hline HPC16100 & HPC1-DEV-KIT & ROM Emulator Logic Analysis & \begin{tabular}{l} 
Logic Analyzer \\
Interface User's \\
Manual \\
Inverse Assembler \\
\\
\end{tabular} \\
& User's Manual \\
& HPC Assembler/ \\
& Linker Library User's \\
& Manual \\
& Target Board User's \\
& Manual \\
& Serial Hook User's \\
& Manual \\
& RS-232 Cable \\
\hline
\end{tabular}

\section*{Third Party Vendors}

How to order HPC microcontroller third party support tools and accessories:
- For HP64775 series ISE contact:

Hewlett-Packard North American Sales office (800) 447-3282
- For HPC preprocessor and accessories contact: Emulation Technology, Inc. 2344 Walsh Ave.
Bldg. F
Santa Clara, CA 95051
Fax: (408) 982-0664
Tel: (408) 962-6660
- For programming support of HPC Emulator devices contact:
Data IO Corporation
10525 Willows Road
P.O. Box 97046

Redmond, WA
98073-9746
Tel: (206) 881-6444
(800) 247-5700

\title{
HPC \({ }^{\text {TM }}\) Software Support Package
}


TL/DD/9727-1

■ Choice of host systems
—IBM \({ }^{\circledR}\) AT PC-DOS, MS-DOS
- SunOSTM SPARC Station
- CCHPC C Compiler
- ANSI Standard C
- Additional storage class modifiers supported
- Additional statement types included
- Supports embedded assembly code
- Supports multiple source files
- ASM HPC Assembler
- Macro and conditional assembly
- Instruction size optimization
- Symbol table and cross reference output
- Object files are linkable and relocatable
- LIBHPC Librarian
- Supports user developed library modules
■ LNHPC Linker
— Links multiple relocatable object modules
- Selects required modules from library files
DBHPC Source debugger
-C Source, Assembly Symbolic debugger
- Microsoft Window 3.0 user interface for IBM PC/AT hosts
- Line debugger under Sunview for SunOS SPARC Station hosts

\section*{General Description}

Software Development tools available from National consist of ANSI Compatible C Compiler with hardware specific extension to produce HPC optimized Code. HPC Assembler package has been designed to produce instruction size optimized relocatable object code for speed critical applications. HPC cross linker is used to link object modules produced by assembler or selected from the library file.
The most critical phase of development is when the designer has to integrate and debug hardware and software. National provides a C source and Assembly symbolic debugger. The user interface is MS-windows for PC/ATs and a line debugger under Sunview for Sun SparcStations. This graphical interface is user friendly and provides graphical menu driven debug environment. Source/Symbolic debugger fully supports all features of HPC-MDS and HP64775 emulator/analyzer for real time hardware emulation, breakpoints and trace. Multiple windows can be user defined and will display source file listing, symbols and debugger status. Top figure shows the interaction of software
packages and In-System Emulator. NSC and HP have worked together to ensure that all modes of HPC are properly emulated and development software works properly with HP Emulator/Analyzer.
All HPC development software is hosted on IBM PC/AT, operating in MS-DOS or PC-DOS environment and under UNIX environment supporting SUN operating system using SPARC Station as the host.
The assembler produces relocatable object modules from the HPC macro assembly language instructions. The object modules are then linked and located to absolute memory locations. The absolute object module may be downloaded to the HPC-MDS development system or HP64775 Emulator for debugging.
The C compiler generates assembly source. The C compiler may optionally pass symbolic information through the assembler and linker to the absolute object module. The source debugger then uses this information for C and Assembly language debugging on the host in conjunction with MDS or HP64775.

\section*{HPC C Compiler-CCHPC Introduction}

The HPC C Compiler (CCHPC) is a full and complete implementation of ANSI Standard C for freestanding environment. Certain additions are included to take advantage of special features of the HPC (for the specific needs of microcontrollers). The enhancements include the support of two non-standard statement types (loop and switchf), non-standard storage class modifiers and the ability to include assembly code inline. The compiler supports enumerated types of structures by value, functions returning structures, function prototyping and argument checking.
Symbol Names, both internal and external, are 32 characters. Numerics are 16-bit for short or int, 32-bit for long, and 8-bit for char, all as either signed or unsigned; floating point is offered as float or double, both using IEEE format.

All data types, storage classes and modifiers are supported. Additional storage class modifiers are provided:
BASEPAGE place static variable in faster and more efficient on-chip basepage memory.
NOLOCAL declare function without local variables, thus no stack frame.
INTERRUPTn declare function to execute in response to specific interrupt(s).
ACTIVE declare function to be accessed via faster and more efficient function call mechanism.
All statement types are supported, and two additions are provided:
loop (count) simpler, more efficient for looping command.
switchf (value) faster form of switch command without constraint checking.

\section*{CCHPC SPECIFICATIONS}

Note: Enhancements are boldface.

Name length
Numbers
Integer, Signed and Unsigned Short and Long
Floating, Single and Double
Preprocessor
\#include
\#define \#define() \#undef \#if \#ifdef \#ifndef \#if defined \#else \#elif \#endif
Declarations
auto register const volatile BASEPAGE
static static global static function NOLOCAL INTERRUPTn ACTIVE
extern extern global extern function
char short int long signed unsigned float double void
struct union bit field enum
pointer to array of function returning
type cast typedef initialization
Statements
; (...\} expression; assignment; structure assignments;
while ()...; do ... while () ; for(; ; ;) ...; loop ()...;
if ()...else...; switch ()...; case:...; default:...; switchf ()...;
return; break; continue; goto...; ....
Operators
primary: function() array[] struct_union. struct_pointer ->
unary: \(\quad * \&+-1 \sim++--\) sizeof (typecast)
arithmetic: * / \% + - << >>
relational: \(<><=>===\) !=
boolean: \& ^ | \&\& ||
assignment: \(=+=-=*=1=\%=\gg=\ll=\&=\wedge=\mid=\)
misc.:
Functions
arguments: Numbers, Pointers, Structures
return values: Numbers, Pointers, Structures
forward reference (argument checking)
Library Definition Limited-Freestanding environment
Embedded Assembly Code

\section*{HPC C Compiler-CCHPC Introduction (Continued)}

All operators are supported, and anachronisms have been eliminated (as per the standard). Structure assignment, structure arguments, and structure functions are also supported. Forward reference functions and argument type checking is supported.
Assembly code may be embedded within C programs between special delimiters.

\section*{COMPILER COMMAND FEATURES}

The CCHPC runs under different host operating systems. Depending on the host system and the CCHPC command line options, ordering of the elements and their syntax may vary. In all cases, the command line consists of the command name, options or switches, and the filename to be compiled.
The compiler output, in the form of ASMHPC assembler source statements, is put in a file with the extension ".asm".
The following is a description of the CCHPC options or switches:
Include C code in assembler code output-Assembler output file contains the C source code lines as comments.
Invoke C preprocessor before compilation-Allows the C preprocessor invocation to be skipped.
Invoke an alternative C preprocessor before com-pilation-Allows an alternative preprocessor to be used.
Setting the stack size-This switch takes a numeric argument in the form of a C constant. If the module being compiled contains the function main, the compiler uses the number as the size of the program's execution stack, in words. The option is ignored if the module does not contain main.
Creating 8 -bit wide code-This switch creates code that can be executed from 8 -bit wide memory by avoiding the use of instructions that fetch 16-bit operands (such as JIDW). This option DOES NOT allow the use of 16 -bit values or data in 8 -bit memory.
Placing string literals in ROM-The ANSI draft language standard calls for string literals, and individual copies for each usage of the literal to be stored in RAM. This switch allows CCHPC to override this requirement for efficiency, saving startup time, RAM and ROM space. Turn off compiler warning messages.
Indicating directories for include files-This switch takes a string argument which is passed to the C preprocessor. The C preprocessor uses it as a directory to search for include files.
Defining symbol names-This switch passes the string argument to the C preprocessor. It instructs the preprocessor to perform the same function as the \#define, allowing the symbol definitions to be moved to the invocation line.

Undefining symbol names-Similarly, this switch passes a string argument to the C preprocessor. It removes any previous definitions.
Permit old-fashioned constructs-Certain anachronisms from Kernighan and Ritchie \(C\) that are not permitted in ANSI C will be accepted by the compiler if this option is specified. This option is a convenience for users porting a \(C\) program to CCHPC from a Kernighan and Ritchie compiler.
Set chip revision level-This switch is used to generate code to work around bugs in specified chip revisions.
Generate symbolic debug information-This option causes the compiler to create symbolic debug information which is passed to the output assembly file.

\section*{BASIC DEFINITIONS}

Names may be arbitrarily long, but only the first 32 characters are significant. Case distinctions are respected.
Constants may be of type decimal, octal, hex, character and string.
Escape sequences for new line, horizontal and vertical tab, backspace, carriage return, form feed, alert, backslash, single quote, double quote, octal and hexadecimal numbers are supported.
Comments imbedded in the source code begin with "/*" and end with "*/". Comments can not be nested.
CCHPC supports the following Data types:
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Name } & \multicolumn{1}{c|}{ Size in Bits } \\
\hline char & 8 \\
short & 16 \\
int & 16 \\
enum & 8 or 16 \\
long & 32 \\
signed char & 8 \\
signed short & 16 \\
signed int & 16 \\
signed long & 32 \\
unsigned char & 8 \\
unsigned short & 16 \\
unsigned int & 16 \\
unsigned long & 32 \\
float & 32 \\
double & 32 \\
long double & 32 \\
struct & sum of component sizes \\
union & maximum of component sizes \\
\hline
\end{tabular}

The type "char" is treated as signed. Unsigned operations are treated the same as signed operation, except for multiplication, division, remainder, right shifts and comparisons. For signed integers, the compiler uses an arithmetic right shift. For unsigned integers, a logical shift is used when shifting right.

\section*{HPC C Compiler-CCHPC Introduction (Continued)}

Keywords const and volatile can be applied to any data. Const indicates that the symbol refers to a location which is read-only. If the symbol is in static or global storage, it will be assigned to ROM memory. Volatile indicates that optimization must not change or reduce the accesses to the symbol.
Since the HPC supports 8-bit operations, CCHPC does not automatically promote "char" types to "int" when evaluating expressions. For a binary operation, the compiler promotes a "char" to an "int" only if the other operand is a 16-bit (or more) value or if the result of the operation is required to be a 16-bit (or more) value. The use of 8-bit operations yields efficient code without compromising the correctness of the result.
CCHPC uses the standard C preprocessor and any standard preprocessor functions, including " \# define", "\#include" and macros with arguments are supported.
A program is set of intermixed variable and function definitions. Variables must always be defined before use, functions may be defined in any order.
Variable initialization is performed according to the draft ANSI standard rules.
Standard C operators, and their hierarchy are as described in the ANSI standard draft.
CCHPC allows the programmer to imbed assembler code directly in the C source. All data between "/\$" and " \(\$ /\) " is copied directly to the assembler output file generated by CCHPC.

\section*{CCHPC IMPLEMENTATION DEPENDENT CONSIDERATIONS}

\section*{Memory}

CCHPC is designed to execute in a 16-bit environment. Special care must be taken when using CCHPC in an 8-bit HPC system.

\section*{Storage Classes}

CCHPC supports the following storage classes:
auto
static
register
typedef
extern
Due to HPC architectural features, the "register" storage class is limited. A variable can be assigned a "register" only if it is of type pointer and only if a register is available. The first "register" pointer variable encountered is assigned to the HPC B register, the second to the HPC X register and any subsequent ones are treated as "auto" (unless NOLOCAL is in effect, in which case it will be treated as "static").
The default storage class for global declarations is "static". The default storage class for declarations within functions is "auto".

\section*{Storage Class Modifiers}

To make maximum efficient use of HPC architectural features CCHPC supports the notion of "storage class modifiers". A storage class modifier may appear with or in place of a storage class. Following is the set of storage class modifiers:
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Keyword } & Applicable to \\
\hline BASEPAGE & variable \\
ACTIVE & function \\
NOLOCAL & function \\
INTERRUPTn & function \\
(where \(n=1\) to 7 ) & \\
\hline
\end{tabular}

Storage class modifiers may be supplied with each variable or function declaration. The effect of each storage class modifier is described in the following:
BASEPAGE-The variable will be allocated in the BASE section. Accessing a basepage variable is more efficient than accessing any other type of variable but the amount of basepage storage is limited.
ACTIVE-The address of the function is placed in the 16 word JSRP table. Calls to the function will require 1 byte of code. The most frequently called functions should be considered for designation as ACTIVE functions for maximum code efficiency.
NOLOCAL-The functions local variables are not allocated on the run-time stack. Instead, they are allocated in static storage. Access to local variables in a NOLOCAL function will be more efficient since access can be direct rather than indexed from the frame pointer. If a function has no arguments or local variables, then entry and exit from the function will be much more efficient since there will be no need to adjust the frame pointer on entry and exit of the function.
INTERRUPTn-These modifiers can be used to set interrupt vectors (one through seven) to point to a particular function. Any function which has an INTERRUPT storage class modifier has special entry and exit code generated. This code will push all HPC registers (A, B, K, X, PSW and word at RAM address 0) onto the stack before executing normal function entry code. Exit code restores all registers before returning from the interrupt.

\section*{C Stack Formation}

The Stack Pointer (SP) is initialized to the start address assigned by the linker. The Stack Pointer always points to the next free location at the top of the stack.
Within a function, the compiler maintains a Frame Pointer which is used to access function arguments and local automatic variables. The Frame Pointer location is reserved by the compiler at location Oxbe.

\section*{HPC C Compiler-CCHPC Introduction (Continued)}

To call a function, the compiler pushes arguments onto the stack in reverse order, performs a jump subroutine to the function. Since all stack pushes are 16-bits, any 8 -bit arguments are automatically promoted to 16 -bits. On function entry, the compiler creates new stack and frame pointers for the function. On exit, the stack and frame pointers are restored to the values they had on entry to the function.

\section*{Using In-Line Assembler Code}

CCHPC allows in-line assembler code to be entered in the body of a \(C\) function. The assembler code can access any of the currently active variables or can get the address of a variable.

\section*{Efficiency Considerations}

HPC code size and execution time can be optimized by making maximum use of BASEPAGE variables. When BASEPAGE is full, static variables are next most efficient. The least efficient variables are automatic since they require an indirect indexed access. Minimizing the use of longs and floats will improve efficiency. The HPC architecture strongly supports unsigned arithmetic, so the programmer should use unsigned variables except for cases that absolutely require signed arithmetic. The compiler does not attempt to identify common subexpressions for computation only once, so this must be done by the programmer.

\section*{Statements and Implementation}

The following \(C\) statements are supported by CCHPC :
expression;
if
if . . . else
while . . .
do . . . while
for ...
break
goto
continue
return
return.
case
default
switch . . .
switchf...
loop...
The switch statement will generate an efficient jump table for a set of cases if the cases are sufficiently close, or it will generate individual tests for each case. The switchf statement is the same as the switch statement except that when a jump table is generated for the switchf statement the compiler does not generate the code necessary to check the bounds of the value to be switched on. This creates a more efficient form of the switch statement but the programmer must insure that the value being switched on is in range.

The loop statement is an extension to the ANSI standard. Loop allows the programmer to create a code efficient loop by using the HPC DECSZ instruction. The loop statement may be nested. A break statement inside the loop will cause an immediate exit from the loop.

\section*{Run-Time Notes}

During evaluation of complex expressions, the compiler uses the stack to store intermediate results.
All HPC C programs start with a call to the function "main" with no arguments. Before calling "main", runtime start-up code initializes RAM. The initial values of static or global variables with initialization are stored in ROM and copied to the appropriate variables in RAM. Static or global variables without initialization are cleared to zero. The function "main" must be defined. When "main" returns to the run-time start-up routine it executes the HALT macro provided which puts the chip in an infinite loop.
Since the run-time stack is of fixed size and there is no check for stack overflow, it is up to the programmer to insure that the stack area is large enough to prevent stack overflow.
Memory location zero is reserved by the compiler.
The HPC C Compiler User's Manual provides additional information on the features and functions of CCHPC.

\section*{HPC Assembler—ASMHPC}

\section*{introduction}

The HPC assembler (ASMHPC) is a cross-assembler for the NSC HPC family of microcontrollers. ASMHPC translates symbolic input files into object modules and generates an output listing of the source statements, machine code, memory locations, error messages, and other information useful in debugging and verifying programs.
ASMHPC has the following useful features-
- Macro capability that allows common code sequences to be coded once.
- Conditional code assembly is supported.
- Translates symbolic assembly code modules into object code. Object modules are linkable and relocatable.
- Symbolic names may be defined for any HPC register, memory location or I/O port. Symbols may be defined as byte or word size.
- Symbol table and cross-reference output is provided.
- Full set of Assembler directives are provided for ease of generating vector tables for interrupts, short subroutine calls, jump indirects and other data generation within the object program.
- Data and code sections are user definable. Sections may be relocatable or absolute. Sections

\section*{HPC Assembler-ASMHPC (Continued)}
may be assigned to 8 -bit memory to support the HPC 8-bit mode. Data sections may be assigned to basepage RAM on the HPC to maximize efficient access to variables.
- Accepts assembly source code generated by the HPC C Compiler, CCHPC.
- Full set of Assembler controls for greater flexibility in debugging modules and programs created by ASMHPC.

\section*{ASSEMBLY LANGUAGE ELEMENTS}

\section*{Assembly Language Statement}

Assembly language statements are comprised of four fields of information.
Label field-This is an optional field. It may contain a symbol used to identify a statement referenced by other statements. A symbol used in this manner is called a label.
Operation field-This field contains an identifier which indicates what type of statement is on the line. The identifier may be an instruction mnemonic or an assembler directive. The operation field is required on all assembler statement lines, except those lines which consist of only a label and/or comment.
Operand field-The operand field contains entries that identify data to be acted upon by the operation defined in the operation field. Operand examples are source or target addresses for data movement, immediate data for register initialization, etc.
Comment field-Comments are optional descriptive notes that are included in the program and listings for programmer reference and program documentation. Comments have no effect on the asembled object module file.

\section*{Character Set}

Each assembly language statement is written using the following characters:
Letters-A through \(Z\) (a through \(\mathbf{z}\) )
Numbers-0 through 9
Special Characters-!\$\%'()* \({ }^{*},-. / ;:<=>\& \# ?, b^{\wedge}\)
Note: Upper and lower case are distinct; \(b^{\wedge}\) indicates a blank.

\section*{Location Counter}

There is a separate location counter for each program section, and the counter is relative to the start of that section. The assembler uses the location counter in determining where the current statement goes in the current program section. If the program section is relocatable, the linker does the final job of assigning an absolute address to the instruction.

\section*{Symbols and Labels}

Symbols and labels are used to provide a convenient name for values and statements. Symbols and labels have the same rules for construction, only their use distinguishes a symbol from a label.

Rules for symbol or label construction are:
1. The first character must be either a letter, a question mark (?), an underscore (_), a dollar sign (\$) or a period (.).
2. All other characters may be any alphanumeric character, dollar sign (\$), question mark (?) or underscore ( - ).
3. The maximum number of characters in a symbol or label may be selected by the user with the SIZESYMBOL control. The default is 64 .
4. Symbols starting with dollar sign (\$) are local symbols and are defined only within a local region.
5. Labels and symbols are case sensitive.

\section*{Operand Expression Evaluation}

The expression evaluator in the assembler evaluates an expression in the operand field of a source program. The expressions are composed of combinations of terms and operators. An expression may consist of a single term or may consist of two or more terms combined using operators. Terms are-numbers in decimal, hexadecimal, octal or binary, string constants, labels and symbols or the location counter symbol. Each term has four attributes: its' value, relocation type, memory type and size. The relocation type is either absolute or relocatable. The memory type indicates whether the term represents a BASE, RAM8, ROM8, RAM16, ROM16 or null (in the case of an absolute term). The size of a term is null, byte or word.
The operators allowed in ASMHPC are: arithmetic, logical, relational, upper and lower byte extraction and untype operators. Arithmetic operators are \(+,-,{ }^{*}, /\), MOD, SHL, ROL and ROR. The logical operators are NOT, AND, OR and XOR. The relational operators are EQ, NE, GT, LT, GE and LE. Upper and lower extraction operators are HIGH and LOW. The untype operator is \&.
Parentheses are permitted in expressions. Parentheses in expressions override the normal order of evaluation, with the expression(s) within parentheses being evaluated before the outer expressions.
Numbers are represented in ASMHPC in 16-bit 2's complement notation. Signed numbers in this representation have a range of \(-32768\left(x^{\prime} 8000\right)\) to +32767 ( \(x^{\prime} 7\) FFF). Unsigned numbers are in the range of 0 to 65535 . String constants are internally represented in the 8 -bit ASCII code. All expression evaluation is done treating terms as unsigned numbers, for example, -1 is treated as having the value \(x^{\prime}\) FFFF. The magnitude of the expression must be compatible with the memory storage available for the expression. For example, if the expression is to be stored in an 8bit memory location, then the value of the evaluated expression must not exceed \(x^{\prime} F F\).

\section*{HPC Assembler-ASMHPC (Continued)}

\section*{ASSEMBLY PROCESS}

The ASMHPC assembler performs its functions by reading the assembly language statements sequentially from the beginning of a module or a program to the end, generating the object code and a program as it proceeds.
The ASMHPC assembler is a multi-pass assembler which allows it to resolve forward referenced symbols and labels efficiently. The number of passes can be selected using the PASS control. This allows the user to select the level of optimization of forward referenced instructions.

\section*{MACROS}

Macros help make an assembly language program easier to create, read and maintain. A macro definition is an assembly statement or statements that are referred to by a macro name. The macro may have parameters that are operated upon by the assembly statements. ASMHPC will substitute the macro definition for the macro name with the appropriate parameters during the assembly process. Repetitive or similar code can be defined as macros and the programmer can use the macros to build a library of basic routines. Variables unique to particular applications can be defined in and passed to a particular macro when called by main programs.

\section*{Defining a Macro}

Macros must be defined before they are used in a program. Macro definitions do not generate code. Code is generated only when the macros are called by the assembly program. Macro definitions have a Macro name by which the macro will be referred in the program, declaration of any parameters to be used in the macro, assembler statements that are contained in the macro body and directives that define the boundaries of the macro.
Following is the macro definition structure:
.MACRO mname [,parameters]
-
-
-
macro body

-
\(\bullet\)
.ENDM
where:
- .MACRO is the assembler directive which initiates the macro definition.
- mname is the name of the macro. Multiple macros can have the same name. The last macro defined is the macro definition used. Macro definitions are retained in the macro definition table; if the current
macro is deleted by the .MDEL directive, the previous definition becomes active. If mname is the same as a valid instruction mnemonic, the macro name is used in place of the normal instruction.
- Parameters are the optional list of parameters used in the macro. Parameters are delimited from mname and additional parameters with commas.
- The macro body is a sequence of assembly language statements and may consist of simple text, text with parameters, and/or macro-time operators.
- .ENDM identifies the end of the macro and must be used to terminate the macro definition.

\section*{Calling a Macro}

Once a macro has been defined, it may be called by a program to generate code. A macro is called by placing the macro name in the operation field of the assembly language statement, followed by the actual value of the parameters to be used (if any). The form of a macro call is:
mname [parameters]
where:
- mname is the previously assigned name in the macro definition and
- parameters are the optional list of input parameters. When a macro is defined without parameters, the parameter list is omitted from the call.
The macro call as well as the expanded macro assembly code will appear on the assembler listing if the appropriate controls are enabled.

\section*{Using Parameters}

The power of a macro can be increased with the use of optional parameters. The parameters allow variable values to be declared when the macro is called.
When parameters are included in a macro call, the following rules apply to the parameter list:
1. One comma and zero or more blanks delimit parameters.
2. A semicolon terminates the parameter list and starts the comment field.
3. Single quotes (') may be included as part of a parameter except as the first character of a parameter.
4. A parameter may be enclosed in single quotes ('), in which case the quotes are removed and the string is used as the parameter. This function allows blanks, commas, or semicolon to be included in the parameter. To include a quote in a quoted parameter, include two quotes ('').
5. Missing or null parameters are treated as strings of length zero.

The macro operator @ references the parameter list in macro call. Using the operator @ in an expression, the number of parameters can be used to control conditional macro expansion. The @ operator may also be

HPC Assembler-ASMHPC (Continued)
used with a constant or symbol to reference the individual parameters in the macro parameter list. These capabilities eliminate the need for naming each parameter in the macro definition, which is useful when there are long parameter lists. Using the @ parameter count operator it is possible to create macros which have a variable number of parameters.
The macro operator for concatenation is \({ }^{\wedge}\). In a macro expansion the ^ operator is removed and the strings on each side of the operator concatenated after parameter substitution. This operator provides the ability of creating variable labels through the use of macros.

\section*{Local Symbols}

When a label is defined within a macro, a duplicate definition results with the second and each subsequent call of the macro. This problem can be avoided by using the .MLOC directive to declare labels local to the macro definition.

\section*{Conditional Expansion}

The conditional assembly directives allow the user to generate different lines of code from the same macro simply by varying the parameter values used in the macro calls.

\section*{Nested Macro Calls}

Nested macro calls are supported. A macro definition may call another macro. The number of allowable levels of nesting depends on the sizes of the parameter lists, but at least ten is typical.
A logical extension of the nested macro call is the recursive macro call, that is a macro that calls itself. This is allowed, but the programmer must insure that the call does not create an infinite loop.

\section*{Nested Macro Definitions}

A macro definition may be nested within another macro. Such a macro is not defined until the outer macro is expanded and the nested macro is executed. This allows the creation of special purpose macros based on the outer macro parameters. Using the .MDEL directive and the nested macro capability a macro can be defined only within the range of the macro that uses it.

\section*{Macro Comments}

All lines within a macro definition are stored with the macro, however, any text following ";;" is removed before being stored. This text will appear on the listing of the macro definition but will not appear on the macro expansion.

\section*{ASSEMBLY LISTING}

The listing generated by ASMHPC contains program assembly language statements, line numbers, page numbers, error messages and a list of the symbols used in the program. The listing of assembly language statements which generate machine code includes the hexadecimal address of memory locations used
for the statement and the contents of these locations. To the left of the instruction, an " \(R\) " indicates a relocatable argument in this instruction, " \(X\) " indicates an external argument, " C " indicates a complex argument and " + " indicates macro expansion.
The assembler listing optionally includes an alphabetical listing of all symbols used in the program together with their values, absolute or relocatable type, word or byte or null type, section memory type and public or external. Optionally a cross reference of all symbol usage by source line number is given; the defining line number is preceded by a "--".
The total number of errors and warnings, if any, is printed with the listing. Errors and warnings associated with assembly language statements are flagged with descriptive messages on the appropriate statement lines.

\section*{Directives}

Directive statements control the assembly process and may generate data in the object program. The directive name may be preceded by one or more labels, and may be followed by a comment. The directive's name occupies the operation field. Some directives require an operand field expression.

\section*{Assembler Controls}

An assembler control is a command that may be used in the source program on a control line or on the invocation line as an option. A control line is indicated by a \# in column 1 of the source line. Comments may be included on a control line by preceding the comment with a semicolon. Invocation line controls are masters and override the same controis in the program source. Examples of assembler control capabilities are: format control of the assembly listing, enable/disable listing of conditional code and conditional directives, listing of comment lines, macro expansion lines, macro object lines only. Cross references and symbol tables can be generated in the listing file, macro local symbols and constants can be put into the symbol table, number of assembler passes specified, assembler controls saved and restored...

\section*{ASSEMBLER INVOCATION}

ASMHPC invocation will vary somewhat depending upon the host operating system being used. All systems have a similar invocation line format. The arguments for ASMHPC invocation are: the name of the assembly program(s) or module(s) to be assembled, list of assembler options and the name of a command file that contains additional invocation line source filenames and/or options. An assembler invocation line option is an assembler control that is specified in a manner consistent with the requirements of the operating system. When specifying a filename, the name may include a directory path. If no arguments are specified on the invocation line, the ASMHPC HELP menu is displayed.

\section*{HPC Cross-Linker—LNHPC}

\section*{INTRODUCTION}

The HPC linker (LNHPC) links object files generated by ASMHPC. The result is an absolute load module in various formats, such as NSC ".Im" format, INTEL Hex or COFF formats. LNHPC combines a number of ASMHPC relocatable object modules into a single absolute object module with all the relocatable addresses assigned. All external symbol references between modules are resolved, and library object modules are linked as required.
LNHPC creates two outputs:
1. An absolute object module file that can be downloaded to the MDS development system for emulation and debugging. The output could also be used by the HPC Source Level Debugger for " \(C\) " Source or assembly symbolic debugging.
2. A load map that shows the result of the link with an optional cross reference listing.

\section*{LNHPC MEMORY ALLOCATION}

The Linker places each section in memory based on the attributes of the section and the memory that is available. Available memory is specified by the RANGE command. Each section has the following attributes:
Memory type-BASE, ROM8, ROM16, RAM8, RAM16
Size-determined from the object modules
Absolute-section was specified as absolute in assembler
Fixed-starting address was specified by the SECT command
Ranged-memory range was specified by the SECT command.
Memory is allocated section by section. Sections are allocated in the following order:
1. Each absolute or fixed section is placed in memory at its specified address.
2. Each ranged section is placed in memory within the specified range, regardless of whether this memory has been allocated in the Range Definition. An error will occur if the section can not be located.
3. All remaining sections are allocated as follows: As each section is processed, the ranges for its memory type are examined to find enough free space to allocate the section. Each range is examined in order. The first space large enough to contain the section is used. At this point, the memory allocated is marked used. If not enough memory is available to allocate the section, an error message is displayed. For efficiency, sections which may contain
word aligned data (ROM16, RAM16, BASE which are word aligned) are allocated first. The user will benefit if the word aligned data is placed in these sections and byte data in other sections.
The load map shows the following:
- Range definitions showing the memory ranges specified by the /RANGE option or by the default.
- The Memory Order Map showing the starting and ending addresses of each contiguous range of memory used.
- The Memory Type Map showing how memory is allocated organized by the memory type.
- The Total Memory Map showing the allocation of all ROM and all RAM.
- The Section Table showing each section in the link, along with its starting and ending address. Section attributes are also displayed.

\section*{LINKER INVOCATION}

LNHPC invocation will vary somewhat depending upon the host operating system being used. All systems have a similar invocation line format. The arguments for LNHPC invocation are-the name of the object file(s), module(s) or libraries to be linked, list of linker options and the name of a command file that contains additional invocation line source filenames and/or options. A linker invocation line option is a linker control that is specified in a manner consistent with the requirements of the operating system. When specifying a filename, the name may include a directory path. If no arguments are specified on the invocation line, the LNHPC HELP menu is displayed.

\section*{HPC Librarian—LIBHPC}

\section*{introduction}

The HPC librarian (LIBHPC) reads object modules produced by ASMHPC and combines them into one file called a library. The linker can then search the library for any undefined external symbols and link the object module associated with the external symbol. LNHPC will only link in those library object modules required to satisfy external references to maximize efficient use of memory space. LIBHPC is a librarian utility that is provided to allow the user to develop standard modules and place them in libraries. The user may add, delete and list modules in a library file. A library of typical C functions is supplied with the HPC C Compiler (CCHPC). This library is an example of the type of library that could be created for an HPC application program. It is intended to be used as a template for the user to create a custom library specific to the application for maximum code efficiency.

\section*{HPC Librarian-LIBHPC (Continued)}

\section*{LIBRARIAN INVOCATION}

LIBHPC invocation will vary somewhat depending upon the host operating system being used. All systems have a similar invocation line format. The arguments for LIBHPC invocation are-the name of the library file to process, list of librarian options and the name of a command file that contains additional invo-
cation line source filenames and/or options. A librarian invocation line option is a librarian control that is specified in a manner consistent with the requirements of the operating system. When specifying a filename, the name may include a directory path. If no arguments are specified on the invocation line, the LIBHPC HELP menu is displayed.

\section*{ISDN Basic Rate Interface Software for the HPC16400E High Performance Data Communications Microcontroller}

\section*{General Description}

The ISDN Basic Rate Interface Software Package implemented on the National Semiconductor HPCTM Microcontroller Family contains the software elements that are necessary to implement CCITT standards Q. 921 and Q. 931 as approved by ANSI committees for North America.
The software package is designed to be easily unbundled and used independently by a software developer. Each layer or function is written as a separate software task. This modular design and well defined task interface make it easy to interface application dependent software to the modules provided. The coding standards for software development have been designed to ensure development of consistent, structured code, which can be easily used and maintained over the life of the code.

This software is supplied as a disk set and is used in conjunction with HPC development tools and software.

Features
- Multi-tasking executive
- Preemptive scheduling
- Modular software design
- Multiple timer facility
- HPC physical layer I/O interface
- Layer 2 link access procedure for the D channel (LAPD)
- Layer 2 link access procedure for the B channel (LAPB)
■ Layer 3 protocol control procedure for a terminal endpoint
- Layer management entity support
- Demonstration Call Control Task
- Task_View task exerciser and debugger

■ Message trace capability
- Split frame message formatting
- Source code in C language

\section*{Block Diagram}

HPC ISDN Software


\subsection*{1.0 Architectural Description}

\subsection*{1.1 INTRODUCTION}

This description defines the software required to implement the ISDN Basic Rate Interface on the HPC family of microcontrollers, including the HPC16400 which has onboard hardware specifically designed for Data Communication and ISDN applications.
The software consists of the following main parts, shown in overview in Figure 1.1:
- HPC Executive, providing an operating environment and services for the ISDN software and for additional application software written by OEM users of the HPC.
- I/O Drivers, interfacing to the DMA/HDLC controllers on the HPC16400 and to the TP3420 " S " Interface Device.
- Data Link Layer Software, implementing the CCITT Q. 921 and X. 25 link access procedures (LAPD and LAPB).
- Network Layer Software, implementing the Protocol Control Procedures defined in the CCITT Q. 931 standard.
- Demonstration Call Control Module, allowing a development engineer at a terminal to make and receive ISDN phone calls which exercise the above software.
- Tracer Module, allowing a development engineer at a terminal to monitor the operation of the above software.
- Management Entity Module

\subsection*{1.2 SOFTWARE ARCHITECTURAL PRINCIPLES}

\subsection*{1.2.1 Modular Multitasking Environment}

Eack layer or function is written as a separate software task. Intertask communications and the interface between tasks


FIGURE 1.1 HPC16400 Software for ISDN

\subsection*{1.0 Architectural Description (Continued)}

\subsection*{1.2.3 Coding Standards}

The coding standards for software development have been designed to ensure development of consistent, structured code, which can be easily used and easily maintained over the life of the code.

\subsection*{1.3 HPC EXECUTIVE}

The HPC Executive provides an operating environment for the Layer 2 and Layer 3 tasks, the application tasks, the various support tasks, and the I/O drivers which interface to the hardware. It provides the following services to the tasks and I/O drivers:
- Scheduling of tasks that are ready to run, based on task priority. Preemptive scheduling and time slicing can be optionally enabled.
- Task-task and driver-task communication, by means of mail messages, which can be sent and picked up, and semaphores, which can be signaled and awaited.
- Timers, which are equivalent to mail messages with a specified delay and which allow tasks and drivers to time their activities and time out when an expected event does not occur.
- Memory management, to allocate and deallocate fixedsize buffers as needed by tasks and drivers.
Application tasks and I/O drivers developed by users of the HPC can easily be inserted in the HPC Executive environment and can take full advantage of its services.

\subsection*{1.4 ISDN TELECOMMUNICATIONS STANDARDS}

\subsection*{1.4.1 CCITT Standards}

The Layer 2 Task implements CCITT 1988 (Blue Book) specification Q. 921 (LAPD) and Layer 2 (LA (B) of CCITT specification x. 25 .
The Layer 3 Task implements the Protocol Control Procedures of CCITT 1988 Specification Q.931.
The Layer 3 Task implements the circuit-switched procedures described in Section 5. The Layer 3 Task implements the Protocol Control procedures and some of the Resource Management. The Call Control Task implements a demonstration version of the Call Control Procedures and the balance of the Resource Management.
In terms of the specification and description language (SDL) diagrams in the Q. 931 specification, the Layer 3 Task implements Figure 38 (26 pages).
The establishment and release of logical links are fully covered in the Layer 2 specifications (Q.921), but the Layer 3 aspects of this are not handled in the version of Q. 931 on which the Layer 3 Task is based. Therefore, additional Layer 3 states and SDL diagrams have been created and additional software has been written to handle this requirement.

\subsection*{1.5 ISDN TELECOMMUNICATIONS SOFTWARE}

The software packages described below are designed to be easily "unbundled" and used independently by a software developer.

\subsection*{1.5.1 Layer 1 I/O Driver}

The Layer 1 I/O Driver controls the HPC MICROWIRE/ PLUSTM interface, and the onboard Serial Decoder. This driver is responsible for the hardware initialization, the control of the Serial Decoder, the activation and the deactivation of the Layer 1 I/O device. Use of the HPC Executive mail and semaphore services makes this driver simple to implement and easy to enhance by users that require additional Layer 1 hardware interfaces.

\subsection*{1.5.2 Layer 2 I/O Driver}

The Layer 2 I/O Driver controls the HDLC/DMA controllers onboard the HPC16400, and interfaces this hardware to the Layer 2 Task. This driver is responsible for the hardware initialization, the reception of frames toward the HPC, the transmission of frames away from the HPC, and appropriate error handling. Use of the HPC Executive mail and semaphore services makes this driver simple to implement and easy to replace with alternative drivers that a user may wish to develop.

\subsection*{1.5.3 Layer 2 Task}

The Layer 2 Task implements the full LAPD protocol defined in Q.921, providing error free in-sequence transmission, reception and multiplexing of messages received by an HDLC controller connected to the D signaling channel. The event-driven state machine architecture, described above, enables a single software module to support simultaneous activity on multiple logical connections. The Layer 2 Task also supports X. 25 LAPB processing for messages received by a second HDLC controller connected to a bearer \(B\) channel.

\subsection*{1.5.4 Layer 3 Task}

The Layer 3 Task implements the user side of the Protocol Control Procedures of Q.931, which are used to setup, answer, suspend, resume, and disconnect a call. Specifically, it implements all of Figure 2/Q. 931 of Q.931. The eventdriven state machine architecture, described above, enables a single software module to support simultaneous activity relating to calls on both bearer B channels.

\subsection*{1.5.5 Demonstration Call Control Task}

The latest versions of Q. 931 separate the Layer 3 procedures into Protocol Control Procedures and Call Control Procedures. Call Control Procedures are application dependent. These procedures handle bearer channel selection and actual establishment of the voice channel. As Q. 931 notes, these procedures can also be considered to be part of the Applications Layer. The Call Control Task implements a minimal subset of the Call Control Procedures, for demonstration purposes. In an actual application, this task will be replaced by an application-specific task, tailored to the capabilities of the actual terminal equipment (number of terminals, handsets, etc.).

\subsection*{1.5.6 Management Entity Task}

The Management Entity Task, which is only generically defined in Q. 921 and Q.931, handles housekeeping functions

\subsection*{1.0 Architectural Description (Continued)}
for all layers. These functions include TEI negotiation with the network management entity, and the handling of unrecoverable errors. This task implements as much of the management entity as is currently defined and in addition whatever is necessary for the operation of the other tasks.

\subsection*{1.5.7 Tracer Task}

The Tracer Task serves two purposes; to demonstrate the lower ISDN layers via a menu-driven telephone emulation mode, and to trace system mail message traffic.

\subsection*{1.5.8 Task_View Task Exerciser and Debugger}

Task_View is a special-purpose task that can be inserted into the multi-tasking Executive environment in place of the Tracer Task. It reads and interprets a user supplied ASCII scenario file. Under control of this senario file, Task_View sends mail messages to a specified mailbox (or mailboxes), where they are read by the task under test. Mail messages sent by the task under test in response to this input are then displayed by Task_View. In this way the task may be exercised and debugged.

\subsection*{2.0 Functional Description}

\subsection*{2.1 INTRODUCTION}

This description defines the functional requirements of the ISDN Basic Rate Interface Software Package implemented on the National Semiconductor HPC Microcontroller Family. Specifically, the HPC16400 Software Package implements or supports the following high-level functions:
- Multi-Tasking Executive
- HPC Physical Layer I/O Interface
- Layer 2 Link Access Procedure for the D Channel (LAPD)
- Layer 2 Link Access Procedure for the B Channel (LAPB)
- Layer 3 Protocol Control Procedure for a Terminal Endpoint
- Management Entity Support
- Call Control Demonstration Task
- Message Trace Capability

The HPC ISDN Software Package has been divided into several functional software elements, as illustrated in the HPC ISDN Functional Block Diagram, Figure 2.1. These functional elements correspond to software modules. The purpose of this section is to introduce the various software elements, to define their interactions, and to relate their functionality to the appropriate ISDN standards, where applicable.
The HPC ISDN Software Package will require additional software drivers and application-specific tasks prior to serving as a useful ISDN Terminal Endpoint (TE) entity. The HPC ISDN software has been coded and documented to allow easy integration of additional application code.
The HPC ISDN Software elements illustrated in Figure 2.1 have been divided into the following categories.
- HPC Executive
- I/O Device Drivers
- ISDN Layer Protocol Tasks
- Application Tasks
- System Utilities

The HPC Executive contains software elements that are necessary for HPC ISDN Applications. These elements include a Multi-Tasking Scheduler, a Memory Manager, a Timer Manager and a Mail Manager. The HPC Executive software elements are tightly coupled, and streamlined for the National Semiconductor HPC family of controllers.
The I/O Device Drivers interface the HPC hardware elements to the HPC ISDN Software. The Layer 1 Driver implements the ISDN PHYSICAL Layer 1 requirements for the HPC ISDN system. The Layer 2 Driver interfaces the HPC DMA/HDLC controller channels to the Layer 2 Link Access


FIGURE 2.1 HPC ISDN Software Functional Block Diagram

\subsection*{2.0 Functional Description (Continued)}

Procedures. The Terminal Device Driver interfaces the HPC on-board UART to the ISDN Software. Device initialization sequences, service request tasks and accompanying interrupt service routines are all defined in the I/O Device Driver section of this document.
The Layer Protocol Tasks implement the ISDN DATA LINK Layer 2 and the NETWORK Layer 3 requirements for the HPC ISDN system. These tasks are designed to be hardware configuration and application independent. The Layer 2 Task provides both the "USER SIDE" and the "NETWORK SIDE" implementation of the CCITT Specification Q.921. The Layer 3 Task provides the "USER SIDE" implementation of CCITT Specification Q.931.
The Layer 2 Task has been designed to use many of the same routines to implement the link access procedures on either the signaling \(D\) channel or the bearer \(B\) channel (LAPD or LAPB). Design decisions have also been made to facilitate the implementation of V.120, the rate adaption protocol that processes LAPD frames on a bearer \(B\) channel.
The Management Entity Task and the Call Control Task are Application (Specific) Tasks that are closely coupled to the specific system hardware configuration and the Central Office Network Entity Software. These tasks are provided for demonstration purposes to drive the ISDN layer entities. Application users must either replace or extensively rewrite these tasks to match their particular ISDN Application environment.
The System Utiiities include the power-up reset Main Task, the NMI handler, the Timer interrupt handler, and the Watchdog Task.
The Tracer utility provides the capability of on-line tracing of intertask mail messages and task states. Tracer is primarily a passive task; it displays messages that it receives from other tasks. Tracer also provides a user interface for Telephone Simulation.
The remainder of this document is devoted to defining each of the software elements at the functional level. Where applicable, specific ISDN standard documents such as CCITT Q.921, Q. 931 and X. 25 will be referenced, rather than duplicating the information here.

\subsection*{2.2 HPC EXECUTIVE}

The HPC Executive provides a multitasking environment within which the ISDN and applications tasks can run and it provides various system services to those tasks. The services of the Executive are available to both tasks and interrupt service routines.

\subsection*{2.2.1 Tasks, Priorities, and the Ready Queue}

A task is a subroutine which can be run (called) by the Executive. Tasks are managed by the Executive as Task Control Blocks (TCB's). A task's TCB contains all the parameters needed by the Exeuctive to handle the task, in particular, the task's priority and its current starting address.
Tasks which are not blocked waiting for a semaphore or for mail are considered to be ready to run and their TCB's are queued on the Ready Queue, in the order of the tasks' priorities. The Task Scheduler runs the task at the head of the Ready Queue, i.e., the highest priority task that is ready to run. In this way the processor is always given to the highest priority task that is ready to run.

Once a task is started, it continues to run until it does a Semaphore Wait, ReadMail, or Return or, until a higher priority task is put on the Ready Queue, at which time the scheduler has the opportunity to once again choose the task at the head of prioritized Ready Queue and run that task.
A task may change the priority of any task, including itself. The priority change takes place immediately, to the extent that the target task's TCB is updated with the new priority and the queue in which the target task's TCB is waiting is resorted to reflect the new priority.
If the target task is in the Ready Queue and its new priority is higher than the priority of the running task, then the target task will run once all protected sections are exited. See Section 2.2.3, below.

\subsection*{2.2.2 Semaphores}

A semaphore is a global variable, accessed through the Executive, which can be Signaled (incremented) by one task and Waited on by another task. A semaphore is typically used to manage the sharing between tasks of some resource, e.g., an I/O device, mail messages, etc. At any moment the value of a semaphore may be positve, negative, or zero. A positive value indicates the number of resources available, a negative value indicates the number of tasks waiting for resources and a zero value indicates that there are no resources available and no tasks waiting for them.
When a task Waits on a semaphore, if the semaphore has a nonzero positive value, the task will immediately go on the Ready Queue and the semaphore value will be decremented by one. On the other hand, if the semaphore has a zero or negative value, the task will be queued on the semaphore and the semaphore value will be decremented by one. When a task Signals a semaphore, the semaphore's value is incremented by one and the highest priority task waiting on the semaphore is put on the Ready Queue.

A common use for a semaphore is the management of a non-shareable resource, such as an I/O device. When the device is available, the associated semaphore has the value +1 . When a task wishes to obtain exclusive use of the device, it Waits on the semaphore, which is then decremented to 0 , with the task going immediately back on the Ready Queue. If another task then attempts to use the device, its Wait call will cause it to be placed on the Semaphore Queue and the value of the semaphore will be decremented to -1 . Other tasks may also Wait on the semaphore, each decrementing its value by one. The negative value of the semaphore indicates the number of tasks Waiting for the device. The waiting tasks are ordered in the semaphore queue according to their priority. When the first task is done with the device, it Signals the semaphore, which moves the first waiting task to the Ready Queue and increments the semaphore or, if there are no waiting tasks, returns the semaphore to its original value of +1 .

\subsection*{2.2.3 Preemptive Scheduling}

Preemptive scheduling enables the executive to respond quickly to high priority events. If a task that is waiting on a Semaphore Queue modes to the Ready Queue and if that task is of higher priority than the currently running task, then, as soon as the currently running task emerges from all critical sections and non-preempt sections, the currently running task will stop running. The task that was moved to the Ready Queue will run. The preempted task will be placed on the Ready Queue in the normal manner.

\subsection*{2.0 Functional Description (Continued)}

Executive functions allow preemption to be selectively turned on or off by task or for an entire application.

\subsection*{2.2.4 Time Slicing}

Time slicing modifies the task scheduling algorithm as follows: at each "tick" of the timer clock (the clock which also controls the time-out timers), if the currently running task has the same priority as the task at the head of the Ready Queue, then, if the currently running task is not in a non-preempt section, it will stop running and the task at the head of the Ready Queue will run. The task that stops running is placed on the Ready Queue in the normal manner, i.e., after all tasks of equal priority. Time slicing enables the Executive to share the processor equally between tasks of equal priority.

\subsection*{2.2.5 Mailboxes and Mail Messages}

The main form of intertask communication is the sending and receiving of mail. Mailboxes exist independently of tasks; any task may send mail to any mailbox and any task may read mail from any mailbox. However, in a typical system, each task has one mailbox from which it reads all its mail and to which other tasks send mail destined for that task.
Mail is prioritized. When a task calls upon the Executive to perform a SendMail, it specifies the priority of the message, which is inserted in the specified mailbox queue sorted by priority.

\section*{2,2.6 Timers}

The Executive includes a timing facility specifically designed to handle the time-outs typical of telecom protocols and other real-time applications.
Timers are essentially a form of delayed mail. When a task sets a timer, the task provides a mailbox identifier, a mail message, and a time delay value. When the specified time delay is up, i.e. when the timer "expires", the mail message is mailed to the specified mailbox. When a task sets a timer, it receives a timer ID, which can be used to cancel the timer, if necessary, before it expires.

\subsection*{2.2.7 Memory Management}

The memory manager is responsible for allocating and deallocating fixed-size memory blocks from fixed-size pools, which are completely defined at compile time. A memory pool may reside in extended memory.

\subsection*{2.2.8 System Module and Interface Module}

The Multi-Tasking Executive Software is available either as source code or as object code. The interface module, which must be modified to insert application tasks, is always supplied as source code.

\subsection*{2.3 I/O DEVICE DRIVERS}

1/O Device Drivers serve as interface routines between the HPC hardware machinery and the HPC Executive and Application Tasks. "Input" operations (data heading toward Application Tasks) are typically fielded by an Interrupt Service Routine (ISR). The ISR may SEND information to the appropriate task via the system mail facility, or it may signal the appropriate semaphore to schedule an I/O task. "Output" operations (data heading away from Application Tasks) are typically fielded by Service Request (SRQ) Tasks. SRQ Tasks communicate directly with the hardware control registers to initiate output operations. These tasks often work
closely with their accompanying ISR for output initiation and completion. Higher layer tasks send mail messages to he SRQ Tasks, using the system mail facility to queue messages pending output.
The HPC ISDN Software includes three I/O Device Drivers: the Layer 1 Driver, the Layer 2 Driver and the Terminal Driver. The functionality of these drivers is defined below. Details of particular Device Driver ISR and SRQ Task interactions are defined in the Software User's Manual.

\subsection*{2.3.1 Layer 1 I/O Device Driver}

The Layer 1 I/O Device Driver provides implementation of the ISDN PHYSICAL Layer 1 for the HPC environment. This Device Driver controls the NSC MICROWIRE/PLUS Interface to the NSC TP3420 "S" Interface Device (SID), and the HPC16400 onboard, Serial Decoder. Control of a СОМВОтм Codec, a display, and a keypad has been implemented later by either adding to this driver, or using it as a model for additional drivers.
The primary responsibility of this driver is to initialize and control the SID. The higher layer ISDN tasks mail activation and deactivation messages to the Layer 1 Service Request Task. This task sends the appropriate command to the SID via the MICROWIRE/PLUS Interface. The SID interrupts the HPC whenever it changes state. The Layer 1 Interrupt Service Routine fields responses when the SID changes state and mails the information to the Layer 2 Controller Task and to the Management Entity Task.
The Serial Decoder is initialized to MODE 4, with the ISDN D Channel terminated by DMA/HDLC Channel \#1, and Bearer Channel B2 terminated by DMA/HDLC Channel \# 2. The SID can swap B1 and B2 internally to allow voice or data on either channel.
The Layer 1 I/O Device Driver can communicate with any other Task via the System Mail Utilities.

\subsection*{2.3.2 Layer 2 I/O Device Driver}

The Layer 2 I/O Device Driver interfaces the two HPC16400 onboard DMA/HDLC channels; one to the 16 kbit per second "D" signaling channel, and one to the 64 kbit per second bearer (B2) channel. The Layer 2 Service Request Task receives Physical Layer (PH) Primitives from the Layer 2 Controller Task via the system mail utility. The Layer 2 Interrupt Service Routine handles block messages received from the DMA Controller and mails them as Physical Layer (PH) Data Primitives to the Layer 2 Controller Task. This generic mail message interface allows an Application User to easily introduce external DMA and HDLC Controllers, and accompanying device drivers, that either replace or complement the existing onboard controllers.
HDLC/DMA Channel \#1 is attached to the ISDN signaling D channel, and will be referred to as the LAPD Channel. HDLC/DMA Channel \# 2 is attached to bearer channel B2, and will be referred to as the LAPB Channel. The two channels operate independently of each other as much as possible. Since they share the same interrupt hardware, the Layer 2 Interrupt Service Routine must poll the Message Pending Register and the Error Status Register to determine the source of each interrupt. Both HDLC/DMA channels use the HPC field separation feature for transmission and reception of data. This feature relieves some memory concerns, since it allows small memory buffers to be used for mes-

\subsection*{2.0 Functional Description (Continued)}
sages that only have headers. In the transmit direction this feature allows large contiguous buffers to be broken up into smaller send buffers without having to copy them following a header. Issues specific to the HDLC/DMA Channels are defined below.

HDLC/DMA Channel \#2, the LAPB Channel, requires frame sizes to be nominally 130 bytes, 2 bytes of header and 128 bytes of information. Provision can be made for messages with up to 1026 bytes, 2 bytes header and 1024 bytes of information.
The presentation of data between the Layer 2 Driver and Layer 2 Controller is identical regardless of which channel the frames are associated with.

\subsection*{2.3.3 Terminal Device Driver and Tracer}

The Terminal Device Driver interfaces to the HPC onboard UART. The associated SRQ Driver Task, referred to as Tracer, serves primarily as a high-level demonstration vehicle. Tracer can field mail messages from any other task in the system, as well as keystroke mail messages from its accompanying ISR. Tracer's responsibilities include the following functions:
- Management of the Telephone Simulation User Interface,
- Display Management of the System Trace Mail Messages,
- Proper Display of Task-Related Information

The Telephone Simulation function of Tracer allows the user to enter "telephony-like" keystroke characters, that are passed to Tracer, then on to the ISDN layer tasks for processing. Menu responses are fielded by Tracer to select various levels of the Trace function, as well as to enter and exit the Telephone Simulation mode.
Depending on the level of trace that is selected, Tracer receives mail messages from the system tasks and properly formats them on the CRT display. Tracer offers various levels of trace capability. Trace can be turned off all together, in which case only the application layer Telephone Simulation inputs will be displayed. Trace can display all messages from every layer, or it can be set to "zoom" to display only the messages at a particular layer. Messages will generally have address fields and data fields.

The Terminal Driver's Interrupt Service Routine (ISR) handles keyboard characters from the UART and mails them to the Tracer SRQ Task for further processing. The ISR also handles transmission completion of a character that has been sent to the CRT.
The data structures and hardware interface requirements for the Terminal Device Driver, and capabilities of Tracer, are defined in the Software User's Manual.

\subsection*{2.4 ISDN LAYER PROTOCOL TASKS}

The ISDN Layer Protocol Tasks provide implementation of the DATA LINK Layer 2 and the NETWORK Layer 3 in accordance with the protocol definitions of the CCITT Specifications. The two Layer Protocol Tasks (the Layer 2 Controller Task and the Layer 3 Controller Task) are designed to satisy the ISDN Basic Rate Interface (BRI) Terminal Equipment requirements. They are independent of user applications and hardware environment. The PHYSICAL Layer 1 implementation is defined in the I/O Device Driver section of this document. Implementation of layers above the NETWORK Layer 3 are specific to user applications. Two such
layer tasks are provided, the Demonstration Call Control Task and the Management Entity Task. These tasks are defined in the Application Task section of this document.
The purpose of the Layer 2 Controller Task is to provide the NETWORK Layer 3 with an error free, sequenced data frame service. The Layer 2 Controller Task uses CCITT Specifications Q. 921 and X. 25 and the primary functional specifications. The Layer 2 Controller Task satisifies the Link Access Procedures for both the D Channel and the B Channel (LAPD and LAPB). Design considerations have also been included for the future implementation of V.120, the new CCITT rate adaption scheme.

The Layer 2 Controller Task's data frame delivery service allows the Layer 3 Controller Task to confidently setup and teardown user voice and data calls on the available facilities. The Layer 3 Controller Task uses CCITT Specification Q. 931 as the primary functional specification. Note that the X. 25 Layer 3 packet processor task is not included in the initial software package.
The Layer Protocol Tasks require a somewhat non-conventional task architecture in order to simultaneously manage a significant number of multiple logical connections. This event-driven state-machine architecture requires that a state memory block be created and maintained for each logical connection. When a Layer Protocol Task "wakes up" due to the arrival of mail, the message's address is interrogated to determine which logical connection is to receive the mail. The particular logical connection's state block is retrieved and the mail message is processed per the CCITT Specification requirements, depending on the state of the particular logical connection. Typically, processing the mail message results in sending a Primitive message to another task, and updating the logical connection's state block. The Layer Protocol Task then returns to its mail box to pick up any subsequent mail.
The interface between all of the ISDN Layer Tasks is deliberately achieved via the System Mail Utilities. This ensures a distinct, uniform layering mechanism in the event that application programmers wish to replace layers with their own implementations.

\subsection*{2.4.1 Layer 2 Controller Task}

The primary job of the ISDN Data Link Layer 2 is to deliver error-free, sequenced data frames to the Network Layer 3. The Layer 2 Controller Task implements the following Layer 2 Link Access Procedures (LAP) for the HPC ISDN Software Package:
- LAPB per the X. 25 CCITT Specification.
- LAPD per the Q. 921 CCITT Specification.
- V. 120 Terminal Adaption capability.

Since the Q. 921 LAPD requirements were derived from the X. 25 LAPB requirements, most of the same Layer 2 Controller Task routines can be used to implement both LAPB and LAPD. Design considerations have been made to allow future implementation of V.120.
The Layer 2 Controller Task communicates with the Layer 2 DMA/HDLC Controller Device Driver Task and the Management Entity Task, via the System Mail Utilities. These tasks interrogate the mail message headers to determine whether to process the frames using LAPB or LAPD procedures. The

\subsection*{2.0 Functional Description (Continued)}

LPAD frames are mailed to the Q. 931 Layer 3 Controller Task, while the LAPB frames are mailed to the X. 25 Layer 3 Task.
The HPC16400 HDLC hardware handles the Layer 2 HDLC Procedures, which includes bit stuffing, address recognition, and Frame Check Sequence generation and detection. The Layer 2 Controller Task is responsible for the Layer 2 "Data Link Procedure", which includes the following functions:
- Data Transmission
- Protocol Exception Management
- LAPD-Specific Functions.

To accomplish these functions the Layer 2 Controller supports the full set of Layer 2 Peer-to-Peer messages defined in the CCITT Specification Q.921. These messages are listed below and defined further in the Software User's Manual.
\begin{tabular}{ll} 
UI & Unnumbered Information Frames \\
UA & Unnumbered Acknowledge \\
SABM(E) & Set Asynchronous Balanced Mode \\
DISC & Disconnect Command \\
DM & Disconnect Mode \\
I & Acknowledged Information Frames \\
RR & Receiver Ready \\
RNR & Receiver Not Ready \\
REJ & Request Recrimination of Frames \\
FRMR & Unrecoverable Error, Frame Reject
\end{tabular}

The Layer 2 Controller Task also supports the primitives required to communicate with the other ISDN tasks.

\subsection*{2.4.1.1 Layer 2 Data Transmission}

Layer 2 peer-to-peer Data Transmission is supported with two modes: Unacknowledged Data Mode and Multi-Frame Acknowledged Data Mode. The Unacknowledged Data Mode is used primarily for setting up logical connections and for peer-to-peer Management Entity communication. This mode uses the Unnumbered Information (UI) and the Unnumbered Acknowledge (UA) messages. The MultiFramed Acknowledged Mode is established by the Set Asynchronous Balanced Mode (SABM) command. This mode provides the mechanism for acknowledgement of data frame transport in each direction. The Multi-Frame Acknowledged Mode is terminated with the Disconnect (DISC) command. The response to the DISC message can be either an Unnumbered Acknowledge (UA) message or a Disconnect Mode (DM) message. The actual Layer 2 data frames are transmitted in the Information (l) messages, while in the Multi-Framed Acknowledged Mode.
The Layer 2 Controller is responsible for avoiding message congestion and buffer overflow. A Layer 2 entity can issue the Receive Ready (RR) command to its peer to indicate that it is ready to continue data transmission. Likewise, the Layer 2 Controller can issue the Receiver Not Ready (RNR) command to its peer to indicate that it is not ready for data transmission.

\subsection*{2.4.1.2 Layer 2 Protocol Exception Management}

The Layer 2 Controller Task is responsible for handling exceptions to the Data Link Protocol. These exceptions are of
two types: recoverable and unrecoverable. Recoverable exceptions in the receive direction are typically failed frames, which are handled by requesting the retransmission of the failed frame with the Reject (REJ) command. Recoverable exceptions in the transmit direction include the expiry of a Layer 2 Timer. Timer expiry requires the retransmission of the frame that was not acknowledged in time, and all subsequent frames. Timer expiry also prompts a message to the Management Entity. Unrecoverable exceptions result in the Frame Reject (FRMR) response. A message to the Management Entity Task is also sent in this case.

\subsection*{2.4.1.3 Layer 2 LAPD-Specific Functions}

The following Layer 2 Controller Task functions are LAPD specific. These functions involve establishing and maintaining multiple logical data link connections. Note that a LAPB connection will be maintained as a special independent logical connection.
A two byte address is required for each logical data link. This address is referred to as the Data Link Connection Identifier (DLCI). The DLCl consists of a Service Access Point Identifier (SAPI) and a Terminal Endpoint Identifier (TEI). The Layer 2 Controller Task is responsible for supporting the TEI Assignment Procedure and the TEI Verification Procedure. These procedures are both initiated by the Management Entity. The Layer 2 Controller Task supports both the Automatic and Non-Automatic TEI Assignment Procedures.
Establishment of the LAPD multi-frame acknowledged data transmission mode requires an extended command (SABME) to prompt the peer entity that the frames are intended for a particular logical data connection identified by the accompanying DLCI. The Layer 2 Controller Task maintains each logical link's state and data frames independently , as explained earlier in this section.
The Layer 3 Controller Task addresses and maintains independent logical connections via an identifier called a Connection Endpoint Suffix (CES). Since the CES is different from the Layer 2 Terminal Endpoint Identifier (TEI), a mapping function is required. The Layer 2 Controller Task maintains a CES-TEI translation procedure to properly address Layer 3 logical entities.

\subsection*{2.4.2 Layer 3 Controller Task}

The Layer 3 Controller Task implements the application independent portion of the ISDN NETWORK Layer 3 protocol, per the Q. 931 CCITT Specification. The primary responsibility of the Layer 3 Controller Task is to establish a network access connection link between a terminal and its peer in the Central Office.
The Layer 3 Controller Task communicates with both the Layer 2 Controiler Task and the Call Control Task by sending primitives via the System Mail Utilities. The Layer 3 Controller Task also communicates with the Management Entity Task. The HPC ISDN Layer 3 Controller Task is responsible for the following NETWORK functions:
- Call Establishment and Clearing
- Call Suspension and Resumption
- Call Status and Notification
- Protocol Exception Management.

\subsection*{2.0 Functional Description (Continued)}

The Layer 3 Controller Task supports all the Network Layer Peer-to-Peer messages defined in the CCITT Specification Q.931, i.e.:
- Call Establishment and Clearing Messages:
\begin{tabular}{ll} 
ALERT & Alerting \\
CALL PROC & Call Proceeding \\
CONN & Connect \\
CONN ACK & Connect Acknowledge \\
INFO & Information \\
PROG & Progress \\
SETUP & Setup \\
SETUP ACK & Setup Acknowledge \\
DISC & Disconnect \\
REL & Release \\
REL COM & Release Complete \\
- Call Suspension and Resumption Messages \\
RESUME & Resume \\
RESUME ACK & Resume Acknowledge \\
RESUME REJ & Resume Reject \\
SUSPEND & Suspend \\
SUSPEND ACK & Suspend Acknowledge \\
SUSPEND REJ & Suspend Reject \\
- Miscellaneous & Messages \\
NOTIFY & Notify \\
STATUS & Status \\
STATUS EN & Status Enquiry \\
USER INFO & User Information
\end{tabular}

\subsection*{2.4.2.1 Call Establishment And Clearing}

The Layer 3 Controller Task's primary responsibility is to establish and clear user network connections on available bearer channel facilties. The Q. 931 CCITT Specifications include Call Establishment and Clearing of both circuitswitched and packet-switched calls. Initially, the HPC ISDN Software Package only supports circuit-switched call procedures on Basic Rate Interface (BRI) Bearer Channels. The Layer 3 Controller Task is responsible for Call Reference assignment and maintenance. The Layer 3 Controller Task supports Call Establishment using both the Overlap and Non-Overlap (enbloc) addressing modes.
The procedure for establishing and clearing network connections is defined in CCITT Specification Q.931. It is important to note that the Layer 3 Controller Task maintains an associated state block for each network connection. Primitive mail messages arriving at the Layer 3 Controller Task will be interrogated to determine which network connection is to receive the mail. The mail message is processed depending on the state of the network connection. This processing typically includes the transmission of a Primitive to another Layer Task, and the appropriate update of the network connection state block.

\subsection*{2.4.2.2 Call Suspension And Resumption}

Call Suspension (SUSPEND) requires that the Bearer Channel facility and the Call Reference for a call be temporarily relinquished. The network connection is left intact, but in the suspend state. The RESUME command reactivates the call by obtaining a Bearer Channel facility and establishing a new Call Reference. The Suspend function is somewhat analogous to the call HOLD feature.

\subsection*{2.4.2.3 Call Status And Notification}

The Network can request the status of a network connection at any time via the USER INFO, NOTIFY and STATUS Commands. The information includes Service Validation and Channel Configuration.

\subsection*{2.4.2.4 Layer 3 Protocol Execption Management}

The Layer 3 Controller is responsible for handling exceptions to the Network Control Protocol. The primary Layer 3 Controller Task protocol exception is the expiry of the Layer 3 timer. Such an exception requires the retransmission of the particular command and may prompt a message to the Management Entity Task.

\subsection*{2.4.2.5 Timer Support}

The Layer 3 Controller supports the following system timers per CCITT Specification Q.931:
T303 SETUP ACK Timer
T305 DISCONNECT ACK Timer
T308 RELEASE ACK Timer
T313 CONNECT ACK Timer

\subsection*{2.4.2.6 SDL Updates}

The Layer 3 Controller Task very closely follows the SDL procedures illlustrated in CCITT Specification Q.931, with a few enhancements. These enhancements are listed here and fully defined in the Software User's Manual.
a. Three new SDL States have been added to accommodate establishing the Data Link corresponding to a particular CES. The new states are:
- IDLESTATE
- RELEASEWAIT
- ESTABLISHWAIT
b. The Q. 931 NULLSTATE SDL now accepts a new command, CCBROADCASTRESP. This command is sent from the Call Control Task to allow transistion from the NULLSTATE(0) to the CALLPRESENT State(6) during a Network Originated call via the Broadcast mechanism.

\subsection*{2.5 APPLICATION TASKS}

The Application Tasks are very dependent on both the terminal equipment configuration and the far-end Network Entity software implementation. The HPC ISDN Software Package includes two sample Application Tasks: the Demonstration Call Control Task and the Management Entity Task. Both of these tasks can be replaced or updated when ported to a particular application. These tasks are included in the HPC ISDN Software Package primarily to verify the operation of the OSI Layer Protocol Tasks and the HPC Device Drivers.

\subsection*{2.5.1 Demonstration Call Control Task}

The Demonstration Call Control Task is closely coupled to the specific facilities of an application. The interaction between the Layer 3 Controller Task and Call Control is defined in CCITT Specification Q.931. In the HPC ISDN Application, the Call Control Task communicates with the Layer 3 Controller Task and the Tracer Task. The availability of two circuit switched voice bearer channels is simulated in the Call Control Task. The Call Control Task sends standard Terminal Equipment prompts and messages to the Tracer Task where they are displayed on a UART driven CRT. The Call Control Task has the following responsibilities:
- B Channel Resource Management

\subsection*{2.0 Functional Description (Continued)}
- Connection Endpoint Suffix (CES) Allocation
- Conversion between L3 Primitives and Terminal Action.

The Call Control Task and the Layer 3 Controller Task communicate via the NL__DATA_REQ and NL_DATA_IND Primitives. The messages that are supported between these tasks are listed below.
\begin{tabular}{|c|c|}
\hline CC_SETUP__REQ & Setup Request \\
\hline CC_SETUP_RESP & Setup Response \\
\hline CC__SETUP_REJ_REQ & Setup Reject \\
\hline CC_INFO_REQ & Information \\
\hline CC_DISCONNECT_REQ & Disconnect \\
\hline CC_RELEASE_REQ & Release \\
\hline CC_ALERTING_REQ & Alerting \\
\hline CC__BROADCAST_RESP & Broadcast Response \\
\hline CC_CALLPROC_REQ & Call Proceeding \\
\hline CC_PROGRESS_REQ & Progress \\
\hline CC_NOTIFY_REQ & Notify \\
\hline CC_RESUME_RQ & Resume \\
\hline CC__RESUME_REJ & Resume Reject \\
\hline CC__SUSPEND_REQ & Suspend Request \\
\hline CC__SUSPEND_REJ & Suspend Reject \\
\hline Command from Layer 3 to & Call Control \\
\hline CC_SETUP_IND & Setup \\
\hline CC_SETUP_CONF & Setup Confirm \\
\hline CC__SETUP__COMP_IND & Setup Complete \\
\hline CCI_NFO_IND & Information Indication \\
\hline CC_ALERTING_IND & Alerting \\
\hline CC_PROGRESS_IND & Progress \\
\hline CC__DISCONNECT_IND & Disconnect \\
\hline CC_RELEASE_IND & Release \\
\hline CC_CALLPROC_IND & Call Proceeding \\
\hline CC__RELEASE_CONF & Release Confirm \\
\hline CC__STATUS_IND & Status Indication \\
\hline CC_ERORR_IND & Error Indication \\
\hline CC_RESUME_CONF & Resume Confirm \\
\hline
\end{tabular}

The Call Control Task also communicates with the Tracer Task using single byte keystroke like commands. These commands are packaged mail messages containing two bytes: the first byte is the Sender Task's ID, the second byte is the keystroke command. The following messages are sent between Call Control and Tracer:
- Keystroke Commands from Tracer to Call Control Task
\begin{tabular}{ll} 
TR__ON__HOOK & ON Hook \\
TR__OFF_HOOK & OFF Hook \\
TR__DIGIT__1 & Digit 1 \\
TR__DIGIT__2 & Digit 2 \\
TR__DIGIT__3 & Digit 3 \\
TR_DIGIT_4 & Digit 4 \\
TR__DIGIT__5 & Digit 5 \\
TR_DIGIT_6 & Digit 6 \\
TR__DIGIT__7 & Digit 7 \\
TR_DIGIT__8 & Digit 8 \\
TR_DIGIT__9 & Digit 9
\end{tabular}
\begin{tabular}{ll} 
TR__DIGIT__0 & Digit 0 \\
TR_DIGIT__STAR & Digit * \\
TR__DIGIT__POUND & Digit \#
\end{tabular}
- Commands from Call Control Task to Tracer
\begin{tabular}{ll} 
TR__IDLE & Idle, ON HOOK \\
TR__DIALTONE & Dial Tone \\
TR__DIALING & Dialing \\
TR__RINGING & Ringing \\
TR__BUSY & Busy \\
TR__CONVERSATION & Conversation \\
TR__RINGBACK & Ringback \\
TR__ERROR & Error
\end{tabular}

\subsection*{2.5.2 Management Entity Task}

The Management Entity Task is closely coupled to the accompanying Network Management Entity design and to the terminal hardware configuration. Implementation design decisions have been made that make the Management Entity Task unique to a particular application, while still following the general requirements of the CCITT Specifications. Modifications will be required in the Management Entity Task prior to its successful operation in a particular application environment. The Management Entity Task that is included in the HPC ISDN Software Package presumes a particular hardware configuration and Central Office Software implementation.

The Management Entity Task communicates with the Layer 3 Controller Task, the Layer 2 Controller Task, and the Layer 1 Device Driver Task via the System Mail Utilities.
The Management Entity Task has the following responsibilities:
- Initialization of the Terminal Equipment
- Configuration of the Terminal Equipment
- TEI Assignment and Verification
- Multiple Error Notification
- Unrecoverable Error Notification
- Activation/Deactivation of the Terminal Equipment.

\subsection*{2.6 SYSTEM UTILITIES}

The system utilities initializes the HPC system upon powerup, and provide support for various machine specific features of the HPC.

\subsection*{2.6.1 Power-Up Reset Main Task}

This task is the entry point upon system power-up. The Main Task is responsible for:
— Initializing the general HPC Hardware.
— Initializing the HPC Executive Data Structures.
- Queuing up the Tasks on the Ready Queue.

The Main Task starts with the highest priority, 255. After running, the Main Task has served its purpose and is removed from the system by waiting on a semaphore which is typically never signaled.

\subsection*{2.6.2 Nonmaskable Interrupt (NMI) Handler}

Since terminal power is generally a concern, the HPC can go into an idle, low-power mode when the Terminal Equipment is idle. In this mode the HPC is awakened via an NMI, prompted by a local off hook indication, or by a far-end line

\subsection*{2.0 Functional Description (Continued)}
signal detection signal from the SID. Conditions for determining when to go in and out of idle mode are application dependent.

\subsection*{2.6.3 Timer Interrupt Handler}

The Timer Interrupt Handler fields interrupts from two of the HPC onboard timers. Timer TO, the Watchdog Timer, overflows every 65536 clock counts. When this occurs the Timer Interrupt Handler mails a message to start the Watchdog Task. Timer T1, the ISDN Software Timer, overflows every 10 ms . The ISDN Software Clock is incremented every tenth Timer T1 overflow, resulting in an ISDN Clock with 100 ms resolution, which is used by the Executive Timer facility.

\subsection*{2.6.4 Watchdog Task}

A special task is performed by the HPC's watchdog feature to verify system sanity. The Watchdog Task waits for a mail message that is sent by the Timer Interrupt Handler when Timer TO overflows. This operation requires that the Watchdog Task be regularly scheduled by the HPC Executive. The Watchdog Task is assigned the highest task priority, 255.

\subsection*{3.0 Ordering Information}

\subsection*{3.1 LICENSE AGREEMENT}

A license agreement is required for the use and sale of the National Semiconductor ISDN Software. Contact your local National Semiconductor field sales office for more information or contact the factory direct at:

National Semiconductor
ISDN Software Support
M/S 16-174
2900 Semiconductor Drive
Santa Clara, CA 95051
(408) 721-5719

\subsection*{3.2 SOFTWARE ORDER INFORMATION}

ISDN software is available in either Object or Source Code format. A Demonstration package is also available. Manuals are included with the Demonstration package and with the Executive and Basic Rate Interface Software packages.
Basic Rate Interface (BRI) software is available for several different central office switches. The generic BRI includes a generalized CCITT Switch Interface.
Each BRI Package contains the following modules:
Layer 1 Driver (controls S device)
Layer 2 Driver (controls DMA/HDLC)
Layer 2 Controller (Q.921)
Layer 3 Controller (Q. 931 Protocol Control)
Management Entity (Q. 921 and Q.931)
Call Control (Demonstration Application)
Tracer (Demonstration and Development Tool)
The Multi-Tasking Executive contains two modules:
Executive Core Module
Executive Interface Module

The Executive Interface Module is always supplied as source code to allow modification to insert application tasks.
A Multi-Tasking Executive is required to run the Basic Rate Interface.
Order Part Number Description
Multi-Tasking Executive
HPC-ISDN-EXEC-O Multi-Tasking Executive Object Code Basic Rate Interface
HPC-ISDN-BRI-S Basic Rate Interface (Generic) Source Code
HPC-ISDN-BRID-S Basic Rate Interface (DMS-100) Source Code

HPC-ISDN-BRI5-S Basic Rate Interface (5ESS) Source Code
Demonstration Package
HPC-ISDN-PCDEMO ISDN Basic Rate Interface Demonstration (includes Multi-Tasking Executive and Basic Rate Interface Software Manuals)

\subsection*{4.0 Other Related Information}

\subsection*{4.1 DEVICE INFORMATION}

Additional technical information on devices referenced in this datasheet is available from National:
\[
\begin{aligned}
& \text { HPC16400 High Performance microController } \\
& \text { HPC16083 High Performance microController } \\
& \text { TP3076 } \quad \text { COMBO IITM } \\
& \text { TP3420 } \quad \text { CCITT S/T Interface } \\
& \text { 4.2 DEVELOPMENT SUPPORT INFORMATION }
\end{aligned}
\]

Development tools are available for the HPC Family of Microcontrollers. These tools support the ISDN development environment. ISDN software must be ordered separately.

\subsection*{4.2.1 ISDN Demonstration Kit}

A kit is available that demonstrates the software and hardware discussed in this datasheet. Included in this kit is a TP3500 development board featuring the HPC16400, TP3070 COMBO II, TP3420 "SID" and ISDN Basic Rate Interface software in ROM. A complete set of manuals are included. This demonstration kit may be ordered from Na tional, part number.

ISDN-TP3500-Kit

\subsection*{4.2.2 Development Systems}

Several different Microcontroller-On-Line-Emulator Development Systems are available for hardware and software development of the HPC Family of Microcontrollers. Complete information on Development Systems and Accessories may be found in the Microcontroller Development Support Datasheet.

Section 8
Appendices/
Physical Dimensions

Section 8 Contents
Surface Mount ..... 8-3
PLCC Packaging ..... 8-23
Physical Dimensions ..... 8-27BookshelfDistributors

Cost pressures today are forcing many electronics manufacturers to automate their production lines. Surface mount technology plays a key role in this cost-savings trend because:
1. The mounting of devices on the PC board surface eliminates the expense of drilling holes;
2. The use of pick-and-place machines to assemble the PC boards greatly reduces labor costs;
3. The lighter and more compact assembled products resulting from the smaller dimensions of surface mount packages mean lower material costs.
Production processes now permit both surface mount and insertion mount components to be assembled on the same PC board.

\section*{SURFACE MOUNT PACKAGING AT NATIONAL}

To help our customers take advantage of this new technology, National has developed a line of surface mount packages. Ranging in lead counts from 3 to 360, the package offerings are summarized in Table I.
Lead center spacing keeps shrinking with each new generation of surface mount package. Traditional packages (e.g., DIPs) have a 100 mil lead center spacing. Surface mount packages currently in production (e.g., SOT, SOIC, PCC, LCC, LDCC) have a 50 mil lead center spacing. Surface mount packages in production release (e.g., PQFP) have a 25 mil lead center spacing. Surface mount packages in development (e.g., TAPEPAK®) will have a lead center spacing of only 12-20 mils.

TABLE I. Surface Mount Packages from National
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Package Type & \begin{tabular}{l}
Small Outline \\
Transistor (SOT)
\end{tabular} & Small Outline IC (SOIC) & Plastic Chip Carrier (PCC) & Plastic Quad Flat Pack (PQFP) & Leadless Chip Carrier (LCC) (LDCC) & Leaded Chip Carrier \\
\hline Package Material & Plastic & Plastic & Plastic & Plastic & Ceramic & Ceramic \\
\hline Lead Bend & Gull Wing & Gull Wing & J-Bend & Gull Wing & - & Gull Wing \\
\hline Lead Center Spacing & 50 Mils & 50 Mils & 50 Mils & 25 Mils & 50 Mils & 50 Mils \\
\hline Tape \& Reel Option & Yes & Yes & Yes & tbd & No & No \\
\hline Lead Counts & \begin{tabular}{l}
SOT-23 \\
High Profile SOT-23 \\
Low Profile
\end{tabular} & \[
\begin{aligned}
& \text { SO-8(*) } \\
& \text { SO-14(*) } \\
& \text { SO-14 Wide(*) } \\
& \text { SO-16(*) } \\
& \text { SO-16 Wide(*) } \\
& \text { SO-20(*) } \\
& \text { SO-24(*) }
\end{aligned}
\] & \begin{tabular}{l}
PCC-20(*) \\
PCC-28(*) \\
PCC-44 (*) \\
PCC-68 \\
PCC-84 \\
PCC-124
\end{tabular} & \begin{tabular}{l}
PQFP-84 \\
PQFP-100 \\
PQFP-132 \\
PQFP-196 (*) \\
PQFP-244
\end{tabular} & \begin{tabular}{l}
LCC-18 \\
LCC-20(*) \\
LCC-28 \\
LCC-32 \\
LCC-44 (*) \\
LCC-48 \\
LCC-52 \\
LCC-68 \\
LCC-84 \\
LCC-124
\end{tabular} & \begin{tabular}{l}
LDCC-44 \\
LDCC-68 \\
LDCC-84 \\
LDCC-124
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
*In production (or planned) for linear products.
}

\section*{LINEAR PRODUCTS IN SURFACE MOUNT}

Linear functions available in surface mount include:
- Op amps
- Comparators
- Regulators
- References
- Data conversion
- Industrial
- Consumer
- Automotive

A complete list of linear part numbers in surface mount is presented in Table III. Refer to the datasheet in the appropriate chapter of this databook for a complete description of the device. In addition, National is continually expanding the list of devices offered in surface mount. If the functions you need do not appear in Table III, contact the sales office or distributor branch nearest you for additional information.
Automated manufacturers can improve their cost savings by using Tape-and-Reel for surface mount devices. Simplified handling results because hundreds-to-thousands of semiconductors are carried on a single Tape-and-Reel pack (see ordering and shipping information-printed later in this sec-tion-for a comparison of devices/reel vs. devices/rail for those surface mount package types being used for linear products). With this higher device count per reel (when compared with less than a 100 devices per rail), pick-and-place machines have to be re-loaded less frequently and lower labor costs result.
With Tape-and-Reel, manufacturers save twice-once from using surface mount technology for automated PC board assembly and again from less device handling during shipment and machine set-up.

\section*{BOARD CONVERSION}

Besides new designs, many manufacturers are converting existing printed circuit board designs to surface mount. The resulting PCB will be smaller, lighter and less expensive to manufacture; but there is one caveat-be careful about the thermal dissipation capability of the surface mount package. Because the surface mount package is smaller than the traditional dual-in-line package, the surface mount package is not capable of conducting as much heat away as the DIP (i.e., the surface mount package has a higher thermal resist-ance-see Table II).
The silicon for most National devices can operate up to a \(150^{\circ} \mathrm{C}\) junction temperature (check the datasheet for the rare exception). Like the DIP, the surface mount package can actually withstand an ambient temperature of up to \(125^{\circ} \mathrm{C}\) (although a commercial temperature range device will only be specified for a max ambient temperature of \(70^{\circ} \mathrm{C}\) and an industrial temperature range device will only be specified for a max ambient temperature of \(85^{\circ} \mathrm{C}\) ). See AN-336, "Understanding Integrated Circuit Package Power Capabilities", (reprinted in the appendix of each linear databook volume) for more information.

TABLE II: Surface Mount Package Thermal Resistance Range*
\begin{tabular}{|l|c|}
\hline Package & \begin{tabular}{c} 
Thermal Resistance** \\
\(\left(\theta_{\mathrm{IA}},{ }^{\circ} \mathrm{C} / \mathrm{W}\right)\)
\end{tabular} \\
\hline SO-8 & \(120-175\) \\
SO-14 & \(100-140\) \\
SO-14 Wide & \(70-110\) \\
SO-16 & \(90-130\) \\
SO-16 Wide & \(70-100\) \\
SO-20 & \(60-90\) \\
SO-24 & \(55-85\) \\
\hline PCC-20 & \(70-100\) \\
PCC-28 & \(60-90\) \\
PCC-44 & \(40-60\) \\
\hline
\end{tabular}
*Actual thermal resistance for a particular device depends on die size. Refer to the datasheet for the actual \(\theta_{\mathrm{j}}\) value.
**Test conditions: PCB mount (FR4 material), still air (room temperature), copper traces ( \(150 \times 20 \times 10 \mathrm{mils}\) ).
Given a max junction temperature of \(150^{\circ} \mathrm{C}\) and a maximum allowed ambient temperature, the surface mount device will be able to dissipate less power than the DIP device. This factor must be taken into account for new designs.
For board conversion, the DIP and surface mount devices would have to dissipate the same power. This means the surface mount circuit would have a lower maximum allowable ambient temperature than the DIP circuit. For DIP circuits where the maximum ambient temperature required is substantially lower than the maximum ambient temperature allowed, there may be enough margin for safe operation of the surface mount circuit with its lower maximum allowable ambient temperature. But where the maximum ambient temperature required of the DIP current is close to the maximum allowable ambient temperature, the lower maximum ambient temperature allowed for the surface mount circuit may fall below the maximum ambient temperature required. The circuit designer must be aware of this potential pitfall so that an appropriate work-around can be found to keep the surface mount package from being thermally overstressed in the application.

\section*{SURFACE MOUNT LITERATURE}

National has published extensive literature on the subject of surface mount packaging. Engineers from packaging, quality, reliability, and surface mount applications have pooled their experience to provide you with practical hands-on knowledge about the construction and use of surface mount packages.
The applications note AN-450 "Surface Mounting Methods and their Effect on Product Reliability" is referenced on each SMD datasheet. In addition, "Wave Soldering of Surface Mount Components" is reprinted in this section for your information.

Amplifiers and Comparators
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline LF347WM & LM392M \\
LF351M & LM393M \\
LF451CM & LM741CM \\
LF353M & LM1458M \\
\cline { 1 - 1 } LF355M & LM2901M \\
\hline LF356M & LM2902M \\
LF357M & LM2903M \\
LF444CWM & LM2904M \\
\hline LM10CWM & LM2924M \\
LM10CLWM & LM3403M \\
\hline LM308M & LM4250M \\
LM308AM & LM324M \\
LM310M & LM339M \\
\hline LM311M & LM365WM \\
LM318M & LM607CM \\
\hline LM319M & LMC669BCWM \\
LM324M & LMC669CCWM \\
\hline LM339M & LF441CM \\
\hline LM346M & \\
\hline LM348M & \\
LM358M & \\
LM359M & \\
\hline
\end{tabular}

\section*{Regulators and References}
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline LM317LM & LM2931M-5.0 \\
LF3334M & LM3524M \\
\hline LM336M-2.5 & LM78L05ACM \\
LF336BM-2.5 & LM78L12ACM \\
LM336M-5.0 & LM78L15ACM \\
LM336BM-5.0 & LM79L05ACM \\
LM337LM & LM79L12ACM \\
\hline LM385M & LM79L15ACM \\
LM385M-1.2 & LP2951ACM \\
\hline LM385BM-1.2 & LP2951CM \\
\hline LM385M-2.5 & \\
LM385BM-2.5 & \\
LM723CM & \\
LM2931CM & \\
\hline
\end{tabular}

Data Acquisition Circuits
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline ADC0802LCV & ADC1025BCV \\
ADC0802LCWM & ADC1025CCV \\
ADC0804LCV & DAC0800LCM \\
ADC0804LCWM & DAC0801LCM \\
ADC0808CCV & DAC0802LCM \\
ADC0809CCV & DAC0806LCM \\
\hline ADC0811BCV & DAC0807LCM \\
\hline ADC0811CCV & DAC0808LCM \\
ADC0819BCV & DAC0830LCWM \\
ADC0819CCV & DAC0830LCV \\
ADC0820BCV & DAC0832LCWM \\
ADC0820CCV & DAC0832LCV \\
\hline ADC0838BCV & \\
ADC0838CCV & \\
ADC0841BCV & \\
ADC0841CCV & \\
ADC0848BCV & \\
ADC0848CCV & \\
ADC1005BCV & \\
ADC1005CCV & \\
\hline
\end{tabular}

\section*{Industrial Functions}
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline AH5012CM & LM13600M \\
LF13331M & LM13700M \\
LF13509M & LMC555CM \\
LF13333M & LM567CM \\
LM555CM & MF4CWM-50 \\
\hline LM556CM & MF4CWM-100 \\
LM567CM & MF6CWM-50 \\
LM1496M & MF10CCWM \\
LM2917M & MF6CWM-100 \\
\hline LM3046M & MF5CWM \\
\hline LM3086M & \\
LM3146M & \\
\hline
\end{tabular}

Commercial and Automotive
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline LM386M-1 & LM1837M \\
LM592M & LM1851M \\
LM831M & LM1863M \\
LM832M & LM1865M \\
LM833M & LM1870M \\
\hline LM837M & LM1894M \\
LM838M & LM1964V \\
LM1131CM & LM2893M \\
\hline & LM3361AM \\
\hline & LM1881M \\
\hline
\end{tabular}

\section*{Hybrids}
\begin{tabular}{|c|c|}
\hline Part Number & Part Number \\
\hline LH0002E & LH0032E \\
LH4002E & LH0033E \\
\hline
\end{tabular}

\section*{A FINAL WORD}

National is a world leader in the design and manufacture of surface mount components.
Because of design innovations such as perforated copper leadframes, our small outline package is as reliable as our DIP-the laws of physics would have meant that a straight "junior copy" of the DIP would have resulted in an "S.O." package of lower reliability. You benefit from this equivalence of reliability. In addition, our ongoing vigilance at each step of the production process assures that the reliability we designed in stays in so that only devices of the highest quality and reliability are shipped to your factory.
Our surface mount applications lab at our headquarters site in Santa Clara, California continues to research (and publish) methods to make it even easier for you to use surface mount technology. Your problems are our problems.
When you think "Surface Mount"-think "National"!

\section*{Ordering and Shipping Information}

When you order a surface mount semiconductor, it will be in one of the several available surface mount package types. Specifying the Tape-and-Reel method of shipment means that you will receive your devices in the following quantities per Tape-and-Reel pack: SMD devices can also be supplied in conventional conductive rails.
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Package } & \begin{tabular}{c} 
Package \\
Designator
\end{tabular} & Max/Rail & Per Reel* \\
\hline SO-8 & M & 100 & 2500 \\
SO-14 & M & 50 & 2500 \\
SO-14 Wide & WM & 50 & 1000 \\
SO-16 & M & 50 & 2500 \\
SO-16 Wide & WM & 50 & 1000 \\
SO-20 & M & 40 & 1000 \\
SO-24 & M & 30 & 1000 \\
\hline PCL-20 & V & 50 & 1000 \\
PCL-28 & V & 40 & 1000 \\
PCL-44 & V & 25 & 500 \\
\hline PQFP-196 & VF & TBD & - \\
\hline TP-40 & TP & 100 & TBD \\
\hline LCC-20 & E & 50 & - \\
LCC-44 & E & 25 & - \\
\hline
\end{tabular}
*Incremental ordering quantities. (National Semiconductor reserves the right to provide a smaller quantity of devices per Tape-and-Reel pack to preserve lot or date code integrity. See example below.)
Example: You order 5,000 LM324M ICs shipped in Tape-and-Reel.
- Case 1: All 5,000 devices have the same date code
- You receive 2 SO-14 (Narrow) Tape-and-Reel packs, each having 2500 LM324M ICs
- Case 2: 3,000 devices have date code \(A\) and 2,000 devices have date code \(B\)
- You receive 3 SO-14 (Narrow) Tape-and-Reel packs as follows:
Pack \#1 has 2,500 LM324M ICs with date code A Pack \# 2 has 500 LM324M iCs with date code A Pack \#3 has 2,000 LM324M ICs with date code B

Short-Form Procurement Specification

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|c|}{Trailer (Hub End)*} & Carrier* & \multicolumn{2}{|r|}{Leader (Start End)*} \\
\hline & Empty Cavities, min (Unsealed Cover Tape) & Empty Cavities, min (Sealed Cover Tape) & Filled Cavities (Sealed Cover Tape) & Empty Cavities, min (Sealed Cover Tape) & Empty Cavities, min (Unsealed Cover Tape) \\
\hline \multicolumn{6}{|l|}{Small Outline IC} \\
\hline SO-8 (Narrow) & 2 & 2 & 2500 & 5 & 5 \\
\hline SO-14 (Narrow) & 2 & 2 & 2500 & 5 & 5 \\
\hline SO-14 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline SO-16 (Narrow) & 2 & 2 & 2500 & 5 & 5 \\
\hline SO-16 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline SO-20 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline SO-24 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline \multicolumn{6}{|l|}{Plastic Chip Carrier IC} \\
\hline PCC-20 & 2 & 2 & 1000 & 5 & 5 \\
\hline PCC-28 & 2 & 2 & 750 & 5 & 5 \\
\hline PCC-44 & 2 & 2 & 500 & 5 & 5 \\
\hline
\end{tabular}

\footnotetext{
*The following dlagram Identifies these sections of the tape and Pln \#1 device orientation.
}

Short-Form Procurement Specification (Continued) device orientation


TL/DD/11325-7

\section*{MATERIALS}
- Cavity Tape: Conductive PVC (less than \(10^{5}\) Ohms/Sq)
- Cover Tape: Polyester
(1) Conductive cover available
- Reel:
(1) Solid 80 pt fibreboard (standard)
(2) Conductive fibreboard available
(3) Conductive plastic (PVC) available

TAPE DIMENSIONS (24 Millimeter Tape or Less)


Short－Form Procurement Specification（Continued）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & W & P & F & E & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{0}\) & D & T & \(\mathrm{A}_{0}\) & \(\mathrm{B}_{0}\) & \(\mathrm{K}_{0}\) & \(\mathrm{D}_{1}\) & R \\
\hline \multicolumn{14}{|l|}{Small Outline IC} \\
\hline \begin{tabular}{l}
SO－8 \\
（Narrow）
\end{tabular} & \(12 \pm .30\) & \(8.0 \pm .10\) & \(5.5 \pm .05\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(6.4 \pm .10\) & \(5.2 \pm .10\) & \(2.1 \pm .10\) & \(1.55 \pm .05\) & 30 \\
\hline \[
\begin{aligned}
& \text { SO-14 } \\
& \text { (Narrow) }
\end{aligned}
\] & \(16 \pm .30\) & \(8.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & ． \(30 \pm .10\) & \(6.5 \pm .10\) & \(9.0 \pm .10\) & \(2.1 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{aligned}
& \text { SO-14 } \\
& \text { (Wide) }
\end{aligned}
\] & \(16 \pm .30\) & \(12.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & 10．9土．10 & \(9.5 \pm .10\) & \(3.0 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{aligned}
& \text { SO-16 } \\
& \text { (Narrow) }
\end{aligned}
\] & \(16 \pm .30\) & \(8.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(6.5 \pm .10\) & \(10.3 \pm .10\) & \(2.1 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{aligned}
& \text { SO-16 } \\
& \text { (Wide) }
\end{aligned}
\] & \(16 \pm .30\) & \(12.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & 10．9土．10 & 10．76 \(\pm .10\) & \(3.0 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{array}{r}
\text { SO-20 } \\
\text { (Wide) } \\
\hline
\end{array}
\] & \(24 \pm .30\) & \(12.0 \pm .10\) & 11．5 \(\pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & 10．9土．10 & \(13.3 \pm .10\) & \(3.0 \pm .10\) & \(2.05 \pm .05\) & 50 \\
\hline \[
\begin{aligned}
& \text { SO-24 } \\
& \text { (Wide) } \\
& \hline
\end{aligned}
\] & \(24 \pm .30\) & \(12.0 \pm .10\) & \(11.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & 10．9 \(\pm .10\) & \(15.85 \pm .10\) & \(3.0 \pm .10\) & \(2.05 \pm .05\) & 50 \\
\hline
\end{tabular}

Plastic Chip Carrier IC
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline PCC－20 & \(16 \pm .30\) & \(12.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(9.3 \pm .10\) & \(9.3 \pm .10\) & \(4.9 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline PCC－28 & \(24 \pm .30\) & \(16.0 \pm .10\) & \(11.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(13.0 \pm .10\) & \(13.0 \pm .10\) & \(4.9 \pm .10\) & \(2.05 \pm .05\) & 50 \\
\hline
\end{tabular}

Note 1：\(A_{0}, B_{0}\) and \(K_{0}\) dimensions are measured 0.3 mm above the inside wall of the cavity bottom．
Note 2：Tape with components shall pass around a mandril radius R without damage．
Note 3：Cavity tape material shall be PVC conductive（less than \(10^{5} \mathrm{Ohms} / \mathrm{Sq}\) ）．
Note 4：Cover tape material shall be polyester（ \(30-65\) grams peel－back force）．
Note 5： \(\mathrm{D}_{1}\) Dimension is centered within cavity．
Note 6：All dimensions are in millimeters．

REEL DIMENSIONS


TL／DD／11325－9

STARTM＊Surface Mount Tape and Reel

\section*{Short-Form Procurement Specifications (Continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & A (Max) & B (Min) & C & D (Min) & N(Min) & G & T (Max) \\
\hline 12 mm Tape & SO-8 (Narrow) & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{0.488}{12.4}{ }_{-0}^{+.000}{ }^{+2}\) & \(\frac{.724}{18.4}\) \\
\hline 16 mm Tape & \begin{tabular}{l}
SO-14 (Narrow) \\
SO-14 (Wide) \\
SO-16 (Narrow) \\
SO-16 (Wide) \\
PCC-20
\end{tabular} & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{0.646_{-}^{+.000}}{16.4}{ }_{-0}^{+2}\) & \(\frac{.882}{22.4}\) \\
\hline 24 mm Tape & \begin{tabular}{l}
SO-20 (Wide) \\
SO-24 (Wide) \\
PCC-28
\end{tabular} & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{0.960}{24.4}{ }_{-0}^{+.0000}\) & \(\frac{1.197}{30.4}\) \\
\hline 32 mm Tape & PCC-44 & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{1.276}{32.4}{ }_{-0}^{+.000}{ }_{-0}^{+2}\) & \(\frac{1.512}{38.4}\) \\
\hline
\end{tabular}


\section*{Material: Paperboard (Non-Flaking)}

\section*{LABEL}

Human and Machine Readable Label is provided on reel. A variable (C.P.I) density code 39 is available. NSC STD label (7.6 C.P.I.)

FIELD
Lot Number
Date Code
Revision Level
National Part No. I.D.
Qty.

\section*{EXAMPLE}


TL/DD/11325-10
Fields are separated by at least one blank space.
Future Tape-and-Reel packs will also include a smaller-size bar code label (high-density code 39) at the beginning of the tape. (This tape label is not available on current production.) National Semiconductor will also offer additional labels containing information per your specific specification.

\section*{Wave Soldering of Surface Mount Components}

\section*{ABSTRACT}

In facing the upcoming surge of "surface mount technology", many manufacturers of printed circuit boards have taken steps to convert some portions of their boards to this new process. However, as the availability of surface mount components is still limited, may have taken to mixing the lead-inserted standard dual-in-line packages (DIPs) with the surface mounted devices (SMDs). Furthermore, to take advantage of using both sides of the board, surface-mounted components are generally adhered to the bottom side of the board while the top side is reserved for the conventional lead-inserted packages. If processed through a wave solder machine, the semiconductor components are now subjected to extra thermal stresses (now that the components are totally immersed into the molten solder).
A discussion of the effect of wave soldering on the reliability of plastic semiconductor packages follows. This is intended to highlight the limitations which should be understood in the use of wave soldering of surface mounted components.

\section*{ROLE OF WAVE-SOLDERING IN APPLICATION OF SMDs}

The generally acceptable methods of soldering SMDs are vapor phase reflow soldering and IR reflow soldering, both requiring application of solder paste on PW boards prior to placement of the components. However, sentiment still exists for retaining the use of the old wave-soldering machine.

\section*{Wave Soldering of Surface Mount Components (Continued)}

The reasons being:
1) Most PC Board Assembly houses already possess wave soldering equipment. Switching to another technology such as vapor phase soldering requires substantial investment in equipment and people.
2) Due to the limited number of devices that are surface mount components, it is necessary to mix both lead inserted components and surface mount components on the same board.
3) Some components such as relays and switches are made of materials which would not be able to survive the temperature exposure in a vapor phase or \(I \mathbb{R}\) furnace.

\section*{PW BOARD ASSEMBLY PROCEDURES}

There are two considerations in which through-hole ICs may be combined with surface mount components on the PW Board:
a) Whether to mount ICs on one or both sides of the board.
b) The sequence of soldering using Vapor Phase, IR or Wave Soldering singly or combination of two or more methods.

The various processes that may be employed are:
A) Wave Solder before Vapor/IR reflow solder.
1. Components on the same side of PW Board.

Lead insert standard DIPS onto PW Board Wave solder (conventional)
Wash and lead trim
Dispense solder paste on SMD pads
Pick and place SMDs onto PW Board
Bake
Vapor phase/IR reflow
Clean
2. Components on opposite side of PW Board.

Lead insert standard DIPs onto PW Board
Wave Solder (conventional)
Clean and lead trim
Invert PW Board
Dispense solder paste on SMD pads
Dispense drop of adhesive on SMD sites (optional for smaller components)
Pick and place SMDs onto board
Bake/Cure
Invert board to rest on raised fixture
Vapor/IR reflow soldering
Clean
B) Vapor/IR reflow solder then Wave Solder.
1. Components on the same side of PW Board.

Solder paste screened on SMD side of Printed Wire Board
Pick and place SMDs
Bake
Vapor/IR reflow
Lead insert on same side as SMDs
Wave solder
Clean and trim underside of PCB
C) Vapor/IR reflow only.
1. Components on the same side of PW Board.

Trim and form standard DIPs in "gull wing" configuration
Solder paste screened on PW Board
Pick and place SMDs and DIPs
Bake
Vapor/IR reflow
Clean
2. Components on opposite sides of PW Board.

Solder paste screened on SMD-side of Printed Wire Board

Adhesive dispensed at central location of each component
Pick and place SMDs
Bake
Solder paste screened on all pads on DIP-side or alternatively apply solder rings (performs) on leads
Lead insert DIPs
Vapor/IR reflow
Clean and lead trim
D) Wave Soldering Only
1. Components on opposite sides of PW Board.

Adhesive dispense on SMD side of PW Board
Pick and place SMDs
Cure adhesive
Lead insert top side with DIPs
Wave solder with SMDs down and into solder bath Clean and lead trim
All of the above assembly procedures can be divided into three categories for I.C. Reliability considerations:
1) Components are subjected to both a vapor phase/IR heat cycle then followed by a wave-solder heat cycle or vice versa.
2) Components are subjected to only a vapor phase/IR heat cycle.
3) Components are subjected to wave-soldering only and SMDs are subjected to heat by immersion into a solder pot.
Of these three categories, the last is the most severe regarding heat treatment to a semiconductor device. However, note that semiconductor molded packages generally possess a coating of solder on their leads as a final finish for solderability and protection of base leadframe material. Most semiconductor manufacturers solder-plate the component leads, while others perform hot solder dip. In the latter case the packages may be subjected to total immersion into a hot solder bath under controlled conditions (manual operation) or be partially immersed while in a 'pallet' where automatic wave or DIP soldering processes are used. It is, therefore, possible to subject SMDs to solder heat under certain conditions and not cause catastrophic failures.

\section*{Wave Soldering of Surface Mount Components (Continued)}

\section*{THERMAL CHARACTERISTICS OF MOLDED INTEGRATED CIRCUITS}

Since Plastic DIPs and SMDs are encapsulated with a thermoset epoxy, the thermal characteristics of the material generally correspond to a TMA (Thermo-Mechanical Analysis) graph. The critical parameters are (a) its Linear thermal expansion characteristics and (b) its glass transition temperature after the epoxy has been fully cured. A typical TMA graph is illustrated in Figure 1. Note that the epoxy changes to a higher thermal expansion once it is subjected to temperatures exceeding its glass transition temperature. Metals (as used on lead frames, for example) do not have this characteristic and generally will have a consistent Linear thermal expansion over the same temperature range.
In any good reliable plastic package, the choice of lead frame material should be such to match its thermal expansion properties to that of the encapsulating epoxy. In the event that there is a mismatch between the two, stresses can build up at the interface of the epoxy and metal. There now exists a tendency for the epoxy to separate from the metal lead frame in a manner similar to that observed on bimetallic thermal range.
In most cases when the packages are kept at temperatures below their glass transition, there is a small possibility of separation at the expoxy-metal interface. Howerver, if the package is subjected to temprature above its glass-transition temperature, the epoxy will begin to expand much faster than the metal and the probability of separation is greatly increased.

\section*{CONVENTIONAL WAVE-SOLDERING}

Most wave-soldering operations occur at temperatures between \(240-260^{\circ} \mathrm{C}\). Conventional epoxies for encapsulation have glass-transition temperature between \(140-170^{\circ} \mathrm{C}\). An I.C. directly exposed to these temperatures risks its long term functionality due to epoxy/metal separation.
Fortunately, there are factors that can reduce that element of risk:
1) The PW board has a certain amount of heat-sink effect and tends to shield the components from the temperature of the solder (if they were placed on the top side of the board). In actual measurements, DIPs achieve a temperature between \(120-150^{\circ} \mathrm{C}\) in a 5 -second pass over the solder. This accounts for the fact that DIPs mounted in the conventional manner are reliable.
2) In conventional soldering, only the tip of each lead in a DIP would experience the solder temperature because the epoxy and die are standing above the PW board and out of the solder bath.

\section*{EFFECT ON PACKAGE PERFORMANCE BY EPOXY-METAL SEPARATION}

In wave soldering, it is necessary to use fluxes to assist the solderability of the components and PW boards. Some facilities may even process the boards and components through some form of acid cleaning prior to the soldering temperature. If separation occurs, the flux residues and acid residues (which may be present owing to inadequate cleaning) will be forced into the package mainly by capillary action as the residues move away from the solder heat source. Once the package is cooled, these contaminants are now trapped within the package and are available to diffuse with moisture from the epoxy over time. It should be noted that electrical tests performed immediately after soldering generally will give no indication of this potential problem. In any case, the end result will be corrosion of the chip metallization over time and premature failure of the device in the field.

\section*{VAPOR PHASE/IR REFLOW SOLDERING}

In both vapor phase and IR reflow soldering, the risk of separation between epoxy/metal can also be high. Operating temperatures are \(215^{\circ} \mathrm{C}\) (vapor phase) or \(240^{\circ} \mathrm{C}\) (IR) and duration may also be longer ( \(30 \mathrm{sec}-60 \mathrm{sec}\) ). On the same theoretical basis, there should also be separation. However, in both these methods, solder paste is applied to the pads of the boards; no fluxes are used. Also, the devices are not immersed into the hot solder. This reduces the possibility of solder furcing itself into the epoxy-lead frame interface. Furthermore, in the vapor phase system, the soldering environment is "oxygen-free" and considered "contaminant free". Being so, it could be visualized that as far as reliability with respect to corrosion, both of these methods are advantageous over wave soldering.

\section*{BIAS MOISTURE TEST}

A bias moisture test was designed to determine the effect on package performance. In this test, the packages are pressured in a stream chamber to accelerate penetration of moisture into the package. An electrical bias is applied on the device. Should there be any contaminants trapped within the package, the moisture will quickly form an electrolyte and cause the electrodes (which are the lead fingers), the gold wire and the aluminum bond-pads of the silicon device to corrode. The aluminum bond-pads, being the weakest link of the system, will generally be the first to fail.
This proprietary accelerated bias/moisture pressure-test is significant in relation to the life test condition at \(85^{\circ} \mathrm{C}\) and


FIGURE 1. Thermal Expansion and Glass Transition Temperature

\section*{Wave Soldering of Surface Mount Components (Continued)}
\(85 \%\) relative humidity. Once cycle of approximately 100 hours has been shown to be equivalent to 2000 hours in the \(85 / 85\) condition. Should the packages start to fail within the first cycle in the test, it is anticipated that the boards with these components in the harsh operating environment ( \(85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}\) ) will experience corrosion and eventual electrical failures within its first 2000 hours of operation.
Whether this is significant to a circuit board manufacturer will obviously be dependent on the products being manufactured and the workmanship or reliability standards. Generally in systems with a long warranty and containing many components, it is advisable both on a reputation and cost basis to have the most reliable parts available.

\section*{TEST RESULTS}

The comparison of vapor phase and wave-soldering upon the reliability of molded Small-Outline packages was performed using the bias moisture test (see Table IV). It is clearly seen that vapor phase reflow soldering gave more consistent results. Wave-soldering results were based on manual operation giving variations in soldering parameters such as temperature and duration.

TABLE IV. Vapor Phase vs. Wave Solder
1. Vapor phase ( 60 sec . exposure @ \(215^{\circ} \mathrm{C}\) )
\(=9\) failures/1723 samples
\(=0.5 \% \quad\) (average over 32 sample lots)
2. Wave solder ( 2 sec total immersion @ \(260^{\circ} \mathrm{C}\) )
\(=16\) failures/ 1201 samples
\(=1.3 \% \quad\) (average over 27 sample lots)
Package: SO-14 lead
Test: Bias moisture test 85\% R.H., \(85^{\circ} \mathrm{C}\) for 2000 hours
Device: LM324M

In Table V we examine the tolerance of the Small-Outlined (SOIC) package to varying immersion time in a hot solder pot. SO-14 lead molded packages were subjected to the bias moisture test after being treated to the various soldering conditions and repeated four (4) times. End point was an electrical test after an equivalent of 4000 hours 85/85 test. Results were compared for packages by itself against packages which were surface-mounted onto a FR-4 printed wire board.

TABLE V. Summary of Wave Solder Results (85\% R.H. \(/ 85^{\circ} \mathrm{C}\) Bias Moisture Test, 2000 hours) (\# Failures/Total Tested)
\begin{tabular}{|l|c|c|}
\hline & Unmounted & Mounted \\
\hline \begin{tabular}{l} 
Control/Vapor Phase \\
15 sec @ \(215^{\circ} \mathrm{C}\)
\end{tabular} & \(0 / 114\) & \(0 / 84\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
2 sec @ \(260^{\circ} \mathrm{C}\)
\end{tabular} & \(2 / 144(1.4 \%)\) & \(0 / 85\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
4 sec @ 260
\end{tabular} & - & \(0 / 83\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
6 sec @ \(260^{\circ} \mathrm{C}\)
\end{tabular} & \(13 / 248(5.2 \%)\) & \(1 / 76(1.3 \%)\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
10 sec @ \(260^{\circ} \mathrm{C}\)
\end{tabular} & \(14 / 127(11.0 \%)\) & \(3 / 79(3.8 \%)\) \\
\hline \begin{tabular}{l} 
Package: SO-14 lead \\
Device: \\
LM324M
\end{tabular} & \\
\hline
\end{tabular}

Since the package is of very small mass and experiences a rather sharp thermal shock followed by stresses created by the mismatch in expansion, the results show the package being susceptible to failures after being immersed in excess of 6 seconds in a solder pot. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In any case, because of the repeated treatment, the package had failures when subjected in excess of 6 seconds immersion in hot solder. The safety margin is therefore recommended as maximum 4 seconds immersion. If packages were immersed longer than 4 sec onds, there is a probable chance of finding some long term reliability failures even though the immediate electrical test data could be acceptable.
Finally, Table VI examines the bias moisture test performed on surface mount (SOIC) components manufactured by various semiconductor houses. End point was an electrical test after an equivalent of 6000 hours in a 85/85 test. Failures were analyzed and corrosion was checked for in each case to detect flaws in package integrity.

TABLE VI. U.S. Manufacturers Integrated Circuits Reliability in Various Solder Environments
(\# Failure/Total Tested)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Package \\
SO-8
\end{tabular} & \begin{tabular}{c} 
Vapor \\
Phase \\
30 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
2 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
4 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
6 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
10 sec
\end{tabular} \\
\hline Manuf A & \(8 / 30^{*}\) & \(1 / 30^{*}\) & 0.30 & \(12 / 30^{*}\) & \(16 / 30^{*}\) \\
Manuf B & \(2 / 30^{*}\) & \(8 / 30^{*}\) & \(2 / 30^{*}\) & \(22 / 30^{*}\) & \(20 / 30^{*}\) \\
Manuf C & \(0 / 30\) & \(0 / 29\) & \(0 / 29\) & \(0 / 30\) & \(0 / 30\) \\
\hline Manuf D & \(1 / 30^{*}\) & \(0 / 30\) & \(12 / 30^{*}\) & \(14 / 30^{*}\) & \(2 / 30^{*}\) \\
Manuf E & \(1 / 30^{* *}\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) \\
Manuf F & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) \\
Manuf G & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) \\
\hline
\end{tabular}
* Corrosion-failures
**No Visual Defects-Non-corrosion failures
Test: Accelerated Bias Moisture Test; \(85 \%\) R.H. \(/ 85^{\circ} \mathrm{C}, 6000\) equivalent hours.

\section*{SUMMARY}

Based on the results presented, it is noted that surfacemounted components are as reliable as standard molded DIP packages. Whereas DIPs were never processed by being totally immersed in a hot solder wave during printed circuit board soldering, surface mounted components such as SOICs (Small Outline) are expected to survive a total immersion in the hot solder in order to capitalize on maximum population on boards. Being constructed from a thermoset plastic of relatively low Tg compared to the soldering temperature, the ability of the package to survive is dependent on the time of immersion and also the cleanliness of material. The results indicate that one should limit the immersion time of package in the solder wave to a maximum of 4 seconds in order to truly duplicate the reliability of a DIP. As the package size is reduced, as in a SO-8 lead, the requirement becomes even more critical. This is shown by the various manufacturers' performance. Results indicate there is room for improvement since not all survived the hot solder immersion without compromise to lower reliability.

\section*{Small Outline (SO) Package Surface Mounting MethodsParameters and Their Effect on Product Reliability}

The SO (small outline) package has been developed to meet customer demand for ever-increasing miniaturization and component density.

\section*{COMPONENT SIZE COMPARISON}


Because of its small size, reliability of the product assembled in SO packages needs to be carefully evaluated.
SO packages at National were internally qualified for production under the condition that they be of comparable reliability performance to a standard dual in line package under all accelerated environmental tests. Figure \(A\) is a summary of accelarated bias moisture test performance on 30V bipolar and 15 V CMOS product assembled in SO and DIP (control) packages.


TL/DD/11325-14
FIGURE A

In order to achieve reliability performance comparable to DIPs-SO packages are designed and built with materials and processes that effectively compensate for their small size.
All SO packages tested on \(85 \%\) RA, \(85^{\circ} \mathrm{C}\) were assembled on PC conversion boards using vapor-phase reflow soldering. With this approach we are able to measure the effect of surface mounting methods on reliability of the process. As illustrated in Figure \(A\) no significant difference was detected between the long term reliability performance of surface mounted S.O. packages and the DIP control product for up to 6000 hours of accelerated \(85 \% / 85^{\circ} \mathrm{C}\) testing.

\section*{SURFACE-MOUNT PROCESS FLOW}

The standard process flowcharts for basic surface-mount operation and mixed-lead insertion/surface-mount operations, are illustrated on the following pages.
Usual variations encountered by users of SO packages are:
- Single-sided boards, surface-mounted components only.
- Single-sided boards, mixed-lead inserted and surfacemounted components.
- Double-sided boards, surface-mounted components only.
- Double-sided boards, mixed-lead inserted and surfacemounted components.
In consideration of these variations, it became necessary for users to utilize techniques involving wave soldering and adhesive applications, along with the commonly-used vaporphase solder reflow soldering technique.

\section*{PRODUCTION FLOW}

Basic Surface-Mount Production Flow


Mixed Surface-Mount and Axial-Leaded Insertion Components Production Flow


Thermal stress of the packages during surface-mounting processing is more severe than during standard DIP PC board mounting processes. Figure \(B\) illustrates package temperature versus wave soldering dwell time for surface mounted packages (components are immersed into the molten solder) and the standard DIP wave soldering process. (Only leads of the package are immersed into the molten solder).


TL/DD/11325-17
FIGURE B
For an ideal package, the thermal expansion rate of the encapsulant should match that of the leadframe material in order for the package to maintain mechanical integrity during the soldering process. Unfortunately, a perfect matchup of thermal expansion rates with most presently used packaging materials is scarce. The problem lies primarily with the epoxy compound.
Normally, thermal expansion rates for epoxy encapsulant and metal lead frame materials are linear and remain fairly close at temperatures approaching \(160^{\circ} \mathrm{C}\), Figure C. At lower temperatures the difference in expansion rate of the two materials is not great enough to cause interface separation. However, when the package reaches the glass-transition temperature ( \(\mathrm{Tg}_{\mathrm{g}}\) ) of epoxy (typically \(160-165^{\circ} \mathrm{C}\) ), the thermal expansion rate of the encapsulant increases sharply, and the material undergoes a transition into a plastic state. The epoxy begins to expand at a rate three times or more greater than the metal leadframe, causing a separation at the interface.


TL/DD/11325-18
FIGURE C

When this happens during a conventional wave soldering process using flux and acid cleaners, process residues and even solder can enter the cavity created by the separation and become entrapped when the material cools. These contaminants can eventually diffuse into the interior of the package, especially in the presence of moisture. The result is die contamination, excessive leakage, and even catastrophic failure. Unfortunately, electrical tests performed immediately following soldering may not detect potential flaws.
Most soldering processes involve temperatures ranging up to \(260^{\circ} \mathrm{C}\), which far exceeds the glass-transition temperature of epoxy. Clearly, circuit boards containing SMD packages require tighter process controls than those used for boards populated solely by DIPs.
Figure \(D\) is a summary of accelerated bias moisture test performance on the 30V bipolar process.
Group 1 - Standard DIP package
Group 2 - SO packages vapor-phase reflow soldered on PC boards
Group 3-6 SO packages wave soldered on PC boards
Group 3-dwell time 2 seconds
4 - dwell time 4 seconds
5- dwell time 6 seconds
6 - dwell time 10 seconds


FIGURE D
It is clear based on the data presented that SO packages soldered onto PC boards with the vapor phase reflow process have the best long term bias moisture performance and this is comparable to the performance of standard DIP packages. The key advantage of reflow soldering methods is the clean environment that minimized the potential for contamination of surface mounted packages, and is preferred for the surface-mount process.
When wave soldering is used to surface mount components on the board, the dwell time of the component under molten solder should be no more than 4 seconds, preferrably under 2 seconds in order to prevent damage to the component. Non-Halide, or (organic acid) fluxes are highly recommended.

\section*{PICK AND PLACE}

The choice of automatic (all generally programmable) pick-and-place machines to handle surface mounting has grown considerably, and their selection is based on individual needs and degree of sophistication.

The basic component-placement systems available are classified as:
(a) In-line placement
- Fixed placement stations
- Boards indexed under head and respective components placed
(b) Sequential placement
- Either a X-Y moving table system or a \(\theta, X-Y\) moving pickup system used
-Individual components picked and placed onto boards
(c) Simultaneous placement
- Multiple pickup heads
- Whole array of components placed onto the PCB at the same time
(d) Sequential/simultaneous placement
- X-Y moving table, multiple pickup heads system
- Components placed on PCB by successive or simultaneous actuation of pickup heads
The SO package is treated almost the same as surfacemount, passive components requiring correct orientation in placement on the board.

Pick and Place Action


\section*{BAKE}

This is recommended, despite claims made by some solder paste suppliers that this step be omitted.
The functions of this step are:
- Holds down the solder globules during subsequent reflow soldering process and prevents expulsion of small solder balls.
- Acts as an adhesive to hold the components in place during handling between placement to reflow soldering.
- Holds components in position when a double-sided sur-face-mounted board is held upside down going into a va-por-phase reflow soldering operation.
- Removes solvents which might otherwise contaminate other equipment.
- Initiates activator cleaning of surfaces to be soldered.
- Prevents moisture absorption.

The process is moreover very simple. The usual schedule is about 20 minutes in a \(65^{\circ} \mathrm{C}-95^{\circ} \mathrm{C}\) (dependent on solvent system of solder paste) oven with adequate venting. Longer bake time is not recommended due to the following reasons:
- The flux will degrade and affect the characteristics of the paste.
- Solder globules will begin to oxidize and cause solderability problems.
- The paste will creep and after reflow, may leave behind residues between traces which are difficult to remove and vulnerable to electro-migration problems.

\section*{REFLOW SOLDERING}

There are various methods for reflowing the solder paste, namely:
- Hot air reflow
- Infrared heating (furnaces)
- Convectional oven heating
- Vapor-phase reflow soldering
- Laser soldering

For SO applications, hot air reflow/infrared furnace may be used for low-volume production or prototype work, but va-por-phase soldering reflow is more efficient for consistency and speed. Oven heating is not recommended because of "hot spots" in the oven and uneven melting may result. Laser soldering is more for specialized applications and requires a great amount of investment.

\section*{HOT GAS REFLOW/INFRARED HEATING}

A hand-held or table-mount air blower (with appropriate orifice mask) can be used.
The boards are preheated to about \(100^{\circ} \mathrm{C}\) and then subjected to an air jet at about \(260^{\circ} \mathrm{C}\). This is a slow process and results may be inconsistent due to various heat-sink properties of passive components.
Use of an infrared furnace is the next step to automating the concept, except that the heating is promoted by use of IR lamps or panels. The main objection to this method is that certain materials may heat up at different rates under IR radiation and may result in damage to these components (usually sockets and connectors). This could be minimized by using far-infrared (non-focused) system.

\section*{VAPOR-PHASE REFLOW SOLDERING}

Currently the most popular and consistent method, vaporphase soldering utilizes a fluoroinert fluid with excellent heat-transfer properties to heat up components until the solder paste reflows. The maximum temperature is limited by the vapor temperature of the fluid.
The commonly used fluids (supplied by 3M Corp) are:
- FC-70, \(215^{\circ} \mathrm{C}\) vapor (most applications) or FX-38
- FC-71, \(253^{\circ} \mathrm{C}\) vapor (low-lead or tin-plate)

HTC, Concord, CA, manufactures equipment that utilizes this technique, with two options:
- Batch systems, where boards are lowered in a basket and subjected to the vapor from a tank of boiling fluid.
- In-line conveyorized systems, where boards are placed onto a continuous belt which transports them into a concealed tank where they are subjected to an environment of hot vapor.
Dwell time in the vapor is generally on the order of 15-30 seconds (depending on the mass of the boards and the loading density of boards on the belt).


TL/DD/11325-21
The question of thermal shock is asked frequently because of the relatively sharp increase in component temperature from room temperature to \(215^{\circ} \mathrm{C}\). SO packages mounted on representative boards have been tested and have shown little effect on the integrity of the packages. Various packages, such as cerdips, metal cans and TO-5 cans with glass seals, have also been tested.


TL/DD/11325-22


\section*{Solder Joints on a SO-14 Package on PCB}


TL/DD/11325-24

\section*{PRINTED CIRCUIT BOARD}

The SO package is molded out of clean, thermoset plastic compound and has no particular compatibility problems with most printed circuit board substrates.
The package can be reliably mounted onto substrates such as:
- G10 or FR4 glass/resin
- FR5 glass/resin systems for high-temperature applications
- Polymide boards, also high-temperature applications
- Ceramic substrates

General requirements for printed circuit boards are:
- Mounting pads should be solder-plated whenever applicable.
- Solder masks are commonly used to prevent solder bridging of fine lines during soldering.
The mask also protects circuits from processing chemical contamination and corrosion.
If coated over pre-tinned traces, residues may accumulate at the mask/trace interface during subsequent reflow, leading to possible reliability failures.
Recommended application of solder resist on bare, clean traces prior to coating exposed areas with solder.
General requirements for solder mask:
— Good pattern resolution.
- Complete coverage of circuit lines and resistance to flaking during soldering.
- Adhesion should be excellent on substrate material to keep off moisture and chemicals.
- Compatible with soldering and cleaning requirements.

\section*{SOLDER PASTE SCREEN PRINTING}

With the initial choice of printed circuit lithographic design and substrate material, the first step in surface mounting is the application of solder paste.

Solder Joints on a SO-14 Package on PCB


TL/DD/11325-25
The typical lithographic "footprints" for SO packages are illustrated below. Note that the \(0.050^{\prime \prime}\) lead center-center spacing is not easily managed by commercially-available air pressure, hand-held dispensers.
Using a stainless-steel, wire-mesh screen stencilled with an emulsion image of the substrate pads is by far the most common and well-tried method. The paste is forced through the screen by a V-shaped plastic squeegee in a sweeping manner onto the board placed beneath the screen.
The setup for SO packages has no special requirement from that required by other surface-mounted, passive components. Recommended working specifications are:
- Use stainless-steel, wire-mesh screens, \#80 or \#120, wire diameter 2.6 mils. Rule of thumb: mesh opening should be approximately 2.5-5 times larger than the average particle size of paste material.
- Use squeegee of Durometer 70.
- Experimentation with squeegee travel speed is recommended, if available on machine used.
- Use solder paste of mesh 200-325.
- Emulsion thickness of \(0.005^{\prime \prime}\) usually used to achieve a solder paste thickness (wet) of about 0.008" typical.
- Mesh pattern should be 90 degrees, square grid.
- Snap-off height of screen should not exceed \(1 / \mathrm{s}^{\prime \prime}\), to avoid damage to screens and minimize distortion.

\section*{SOLDER PASTE}

Selection of solder paste tends to be confusing, due to numerous formulations available from various manufacturers. In general, the following guidelines are sufficient to qualify a particular paste for production:
- Particle sizes (see photographs below). Mesh 325 (approximately 45 microns) should be used for general purposes, while larger (solder globules) particles are preferred for leadless components (LCC). The larger particles can easily be used for SO packages.
- Uniform particle distribution. Solder globules should be spherical in shape with uniform diameters and minimum amount of elongation (visual under 100/200 \(\times\) magnification). Uneven distribution causes uneven melting and subsequent expulsion of smaller solder balls away from their proper sites.

- Composition, generally \(60 / 40\) or \(63 / 37 \mathrm{Sn} / \mathrm{Pb}\). Use \(62 / 36\) \(\mathrm{Sn} / \mathrm{Pb}\) with \(2 \% \mathrm{Ag}\) in the presence of Au on the soldering area. This formulation reduces problems of metal leaching from soldering pads.
- RMA flux system usually used.
- Use paste with aproximately 88-90\% solids.


TL/DD/11325-27

Comparison of Particle Size/Shape of Various Solder Pastes

\(200 \times\) Kester (63/37)


TL/DD/11325-30

Comparison of Particle Size/Shape of Various Solder Pastes (Continued)

Solder Paste Screen on Pads


TL/DD/11325-31
\(200 \times\) Fry Metal (63/37)


TL/DD/11325-32

200 ESL (63/37)


\section*{CLEANING}

The most critical process in surface mounting SO packages is in the cleaning cycle. The package is mounted very close to the surface of the substrate and has a tendency to collect residue left behind after reflow soldering.
Important considerations in cleaning are:
- Time between soldering and cleaning to be as short as possible. Residue should not be allowed to solidify on the substrate for long periods of time, making it difficult to dislodge.
- A low surface tension solvent (high penetration) should be employed. Solvents commercially available are:

Freon TMS (general purpose)
Freon TE35/TP35 (cold-dip cleaning)
Freon TES (general purpose)
It should also be noted that these solvents generally will leave the substrate surface hydrophobic (moisture repellent), which is desirable.

Prelete or 1,1,1-Trichloroethane
Kester 5120/5121
- A defluxer system which allows the workpiece to be subjected to a solvent vapor, followed by a rinse in pure solvent and a high-pressure spray lance are the basic requirments for low-volume production.
- For volume production, a conveyorized, multiple hot solvent spray/jet system is recommended.
- Rosin, being a natural occurring material, is not readily soluble in solvents, and has long been a stumbling block to the cleaning process. In recent developments, synthetic flux (SA flux), which is readily soluble in Freon TMS solvent, has been developed. This should be explored where permissible.
The dangers of an inadequate cleaning cycle are:
- Ion contamination, where ionic residue left on boards would cause corrosion to metallic components, affecting the performance of the board.
- Electro-migration, where ionic residue and moisture present on electrically-biased boards would cause dentritic growth between close spacing traces on the substrate, resulting in failures (shorts).

\section*{REWORK}

Should there be a need to replace a component or re-align a previously disturbed component, a hot air system with appropriate orifice masking to protect surrounding components may be used.
When rework is necessary in the field, specially-designed tweezers that thermally heat the component may be used to remove it from its site. The replacement can be fluxed at the

\section*{Hot-Air Solder Rework Station}


Hot-Air Rework Machine


TL/DD/11325-35
lead tips or, if necessary, solder paste can be dispensed onto the pads using a varimeter. After being placed into position, the solder is reflowed by a hot-air jet or even a standard soldering iron.

\section*{WAVE SOLDERING}

In a case where lead insertions are made on the same board as surface-mounted components, there is a need to include a wave-soldering operation in the process flow.
Two options are used:
- Surface mounted components are placed and vapor phase reflowed before auto-insertion of remaining components. The board is carried over a standard wave-solder system and the underside of the board (only lead-inserted leads) soldered.
- Surface-mounted components are placed in position, but no solder paste is used. Instead, a drop of adhesive about 5 mils maximum in height with diameter not exceeding \(25 \%\) width of the package is used to hold down the package. The adhesive is cured and then proceeded to autoinsertion on the reverse side of the board (surface-mounted side facing down). The assembly is then passed over a "dual wave" soldering system. Note that the surfacemounted components are immersed into the molten solder.
Lead trimming will pose a problem after soldering in the latter case, unless the leads of the insertion components are pre-trimmed or the board specially designed to localize certain areas for easy access to the trim blade.
The controls required for wave soldering are:
- Solder temperature to be \(240-260^{\circ} \mathrm{C}\). The dwell time of components under molten solder to be short (preferably kept under 2 seconds), to prevent damage to most components and semiconductor devices.
- RMA (Rosin Mildly Activated) flux or more aggressive OA (Organic Acid) flux are applied by either dipping or foam fluxing on boards prior to preheat and soldering. Cleaning procedures are also more difficult (aqueous, when OA flux is used), as the entire board has been treated by flux (unlike solder paste, which is more or less localized). Nonhalide OA fluxes are highly recommended.
- Preheating of boards is essential to reduce thermal shock on components. Board should reach a temperature of about \(100^{\circ} \mathrm{C}\) just before entering the solder wave.
- Due to the closer lead spacings ( \(0.050^{\prime \prime}\) vs \(0.100^{\prime \prime}\) for dual-in-line packages), bridging of traces by solder could occur. The reduced clearance between packages also causes "shadowing" of some areas, resulting in poor solder coverage. This is minimized by dual-wave solder systems.


A typical dual-wave system is illustrated below, showing the various stages employed. The first wave typically is in turbulence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "icicles," and is still further reduced by an air knife placed close to the final soldering step. This air knife will blow off excess solder (still in the fluid stage) which would otherwise cause shorts (bridging) and solder bumps.

\section*{AQUEOUS CLEANING}
- For volume production, a conveyorized system is often used with a heated recirculating spray wash (water temperature \(130^{\circ} \mathrm{C}\) ), a final spray rinse (water temperature \(\left.45-55^{\circ} \mathrm{C}\right)\), and a hot \(\left(120^{\circ} \mathrm{C}\right)\) air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are miscible with water, are sometimes used to help the drying process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water. These materials, mostly chlorides, are detrimental to the assemblies cleaned because they introduce a fresh amount of ionizable material.


TL/DD/11325-37

\section*{CONFORMAL COATING}

Conformal coating is recommended for high-reliability PCBs to provide insulation resistance, as well as protection against contamination and degradation by moisture.
Requirements:
- Complete coating over components and solder joints.
- Thixotropic material which will not flow under the packages or fill voids, otherwise will introduce stress on solder joints on expansion.
- Compatibility and possess excellent adhesion with PCB material/components.
- Silicones are recommended where permissible in application.

\section*{SMD Lab Support}

\section*{FUNCTIONS}

Demonstration-Introduce first-time users to surfacemounting processes.
Service-Investigate problems experienced by users on surface mounting.
Rellabllity Builds-Assemble surface-mounted units for reliability data acquisition.

Techniques-Develop techniques for handling different materials and processes in surface mounting.
Equipment-In conjunction with equipment manufacturers, develop customized equipments to handle high density, new technology packages developed by National.
In-House Expertise-Availability of in-house expertise on semiconductor research/development to assist users on packaging queries.

\title{
Plastic Leaded Chip Carrier (PLCC) Packaging
}

\section*{General Description}

The Plastic Leaded Chip Carrier (PLCC) is a miniaturized low cost semiconductor package designed to replace the Plastic Dual-In-Line Package (P-DIP) in high density applications. The PLCC utilizes a smaller lead-to-lead spacing\(0.050^{\prime \prime}\) versus \(0.100^{\prime \prime}\) - and leads on all four sides to achieve a significant footprint reduction over the P-DIP. The rolled under J-bend leadform separates this package style from other plastic quad packages with flat or gull wing lead forms. As with virtually all packages of \(0.050^{\prime \prime}\) or less lead spacing, the PLCC requires surface mounting to printed circuit boards as opposed to the more conventional thru-hole mounting of the P-DIP.

\section*{History}

The Plastic Leaded Chip Carrier with J-bend leadform was first introduced in 1976 as a premolded plastic package. The premolded version has yet to become popular but the quad format with J-Bend leads has been adapted to traditional post molded packaging technology (the same technology used to manufacture the P-DIP). In 1980 National Semiconductor developed a post molded version of the PLCC. The J-bend leadform allowed them to adopt the footprint connection pattern already registered with JEDEC for the leadless chip carrier (LCC). In 1981 a task force was organized within JEDEC to develop a PLCC registration for package I/O counts of \(20,28,44,52,68,84,100\), and 124. A registered outline was completed in 1984 (JEDEC Outline MO-047) after many changes and improvements over the original proposals. This first PLCC registration covers square packages with an equal number of leads on all sides. A second registration, MO-052, was completed in 1985 for rectangular packages with 1/O counts of 18, 22, 28 and 32.

Since 1980 many additional semiconductor manufacturers and packaging subcontractors have developed PLCC capability. There are now well over 20 sources with the number growing steadily.

\section*{Surface Mounting}

Surface mounting refers to component attachment whereby the component leads or pads rest on the surface of the PCB instead of the traditional approach of inserting the leads into through-holes which go through the board. With surface mounting there are solder pads on the PCB which align with the leads or pads on the component. The resulting solder joint forms both the mechanical and electrical connection.

\section*{ADVANTAGES}

The primary reason for surface mounting is to allow leads to be placed closer together than the \(0.100^{\prime \prime}\) standard for DIPs with through-hole mounting. Through-hole mounting on smaller than \(0.100^{\prime \prime}\) spacing is difficult to achieve in production and generally avoided. The move to \(0.050^{\prime \prime}\) lead spacing offered with the current generation of surface mounted components, along with a switch from a dual-in-line format to a quad format, has achieved a threefold increase in component mounting density. A need to achieve greater density is a major driving force in today's marketplace.

\section*{MANUFACTURING TECHNIQUES}

Learning how to surface mount components to printed circuit boards requires the user to become educated in new assembly processes not typically associated with throughhole insertion/wave soldering assembly methods.
Surface mounting involves three basic process steps:
1) Application of solder or solder paste to the printed circuit board.
2) Positioning of the component onto the printed circuit board
3) Reflowing of the solder or solder paste.

As with any process, there are many details involved to achieve acceptable throughput and acceptable quality. Na tional Semiconductor offers a surface mounting guide which deals with the specifics of successful surface mounting. We encourage the user to review this document and to contact us if further information on surface mounting is desired.

\section*{Benefits of the PLCC}

There are four principle advantages offered the user by switching from P-DIP to PLCC. These four advantages are outlined below as follows:
1. Increased Density-
- Typically 3-to-1 size reduction of printed circuit boards. See Figure 1 for a footprint comparison between PLCC and P-DIP. This can be as high as 6 -to1 in certain applications.
- Surface mounting allows components to be placed on both sides of the board.
- Surface mount and thru-hole mount components can be placed on the same board.
- The large diameter thru-holes can be reduced in number, entirely eliminated, or reduced in size (if needed for via connection).
2. Increased Performance-
- Shorter traces on printed circuit boards.
- Better high frequency operation.
- Shorter leads in package. Figure 2 and Table I compare PLCC and P-DIP mechanical and electrical characteristics.
3. Increased Reliability-
- Leads are well protected.
- Fewer connectors.
- Simplified rework.
- Vibration and shock resistant.
4. Reduced Cost-
- Fewer or smaller printed circuit boards.
- Less hardware.
- Same low cost printed circuit board material.
- Plastic packaging material.
- Reduced number of costly plated-through-holes.
- Fewer circuit layers.


FIGURE 1. Footprint Area of PLCC vs. P-DIP


TL/ZZ/0001-2
FIGURE 2. Longest Internal Lead PLCC vs. P-DIP

TABLE I. Electrical Performance of PLCC vs. P-DIP (44 I/O PLCC vs. 40 I/O P-DIP, both with Copper Leads)
\begin{tabular}{c|c|c|c|c|}
\hline \multirow{2}{*}{ Criteria } & \multicolumn{2}{|c|}{ Shortest Lead } & \multicolumn{2}{c|}{ Longest Lead } \\
\cline { 2 - 5 } & PLCC & P-DIP & PLCC & P-DIP \\
\hline \begin{tabular}{l} 
Lead Resistance \\
(Measured)
\end{tabular} & \(3 \Omega\) & \(4 \Omega\) & \(6 \Omega\) & \(7 \Omega\) \\
\hline \begin{tabular}{l} 
Lead-to-Lead Capacitance \\
(Measured on Adjacent Leads)
\end{tabular} & 0.1 pF & 0.1 pF & 0.3 pF & 3.0 pF \\
\hline \begin{tabular}{l} 
Lead Self-Inductance \\
(Calculated)
\end{tabular} & 3.2 nH & 1.4 nH & 3.5 nH & 19.1 nH \\
\hline
\end{tabular}


TL/ZZ/0001-3
FIGURE 3. Package Outline
TABLE II. Principle Dimensions Inches/(Millimeters) (Refer to Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Lead Count} & \multicolumn{2}{|c|}{Total Width} & \multicolumn{2}{|c|}{Total Height} & \multicolumn{2}{|c|}{Body Width} & \multicolumn{2}{|l|}{Contact Spread} \\
\hline & Min & Max & Min & Max & Min & Max & Min & Max \\
\hline 20 & \[
\begin{gathered}
0.385 \mathrm{sq} . \\
(9.779)
\end{gathered}
\] & \[
\begin{gathered}
0.395 \mathrm{sq} \\
(10.03)
\end{gathered}
\] & \[
\begin{gathered}
0.165 \mathrm{sq} . \\
(4.191)
\end{gathered}
\] & \[
\begin{gathered}
0.180 \text { sq. } \\
(4.572)
\end{gathered}
\] & \[
\begin{gathered}
0.345 \mathrm{sq} . \\
(8.763)
\end{gathered}
\] & \[
\begin{gathered}
0.355 \mathrm{sq} . \\
(9.017)
\end{gathered}
\] & \[
\begin{gathered}
0.310 \text { sq. } \\
(7.874)
\end{gathered}
\] & \[
\begin{gathered}
0.330 \mathrm{sq} . \\
(8.382)
\end{gathered}
\] \\
\hline 28 & \[
\begin{gathered}
0.485 \mathrm{sq} . \\
(12.32)
\end{gathered}
\] & \[
\begin{gathered}
0.495 \text { sq. } \\
(12.57)
\end{gathered}
\] & \[
\begin{gathered}
0.165 \mathrm{sq} . \\
(4.191)
\end{gathered}
\] & \[
\begin{gathered}
0.180 \text { sq. } \\
(4.572)
\end{gathered}
\] & \[
\begin{gathered}
0.445 \text { sq. } \\
(11.30)
\end{gathered}
\] & \[
\begin{gathered}
0.455 \mathrm{sq} . \\
(11.56)
\end{gathered}
\] & \[
\begin{gathered}
0.410 \text { sq. } \\
(10.41)
\end{gathered}
\] & \[
\begin{gathered}
0.430 \text { sq. } \\
(10.92)
\end{gathered}
\] \\
\hline 44 & \[
\begin{gathered}
0.685 \mathrm{sq} . \\
(17.40)
\end{gathered}
\] & \[
\begin{aligned}
& 0.695 \mathrm{sq} . \\
& (17.65)
\end{aligned}
\] & \[
\begin{aligned}
& 0.165 \text { sq. } \\
& (4.191)
\end{aligned}
\] & \[
\begin{gathered}
0.180 \mathrm{sq} . \\
(4.572)
\end{gathered}
\] & \[
\begin{gathered}
0.645 \text { sq. } \\
(16.38)
\end{gathered}
\] & \[
\begin{gathered}
0.655 \mathrm{sq} . \\
(16.64)
\end{gathered}
\] & \[
\begin{gathered}
0.610 \text { sq. } \\
(15.49)
\end{gathered}
\] & \[
\begin{aligned}
& 0.630 \text { sq. } \\
& (16.00)
\end{aligned}
\] \\
\hline
\end{tabular}

TABLE II. Principle Dimensions Inches/(Millimeters) (Refer to Figure 3) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Lead Count} & \multicolumn{2}{|c|}{Total Width} & \multicolumn{2}{|c|}{Total Height} & \multicolumn{2}{|c|}{Body Width} & \multicolumn{2}{|l|}{Contact Spread} \\
\hline & Min & Max & Min & Max & Min & Max & Min & Max \\
\hline 68 & \[
\begin{gathered}
0.985 \text { sq. } \\
(25.02)
\end{gathered}
\] & \[
\begin{gathered}
0.995 \text { sq. } \\
(25.27)
\end{gathered}
\] & \[
\begin{gathered}
0.165 \text { sq. } \\
(4.191)
\end{gathered}
\] & \[
\begin{gathered}
0.180 \text { sq. } \\
(4.572)
\end{gathered}
\] & \[
\begin{gathered}
0.945 \text { sq. } \\
(24.00)
\end{gathered}
\] & \[
\begin{gathered}
0.955 \text { sq. } \\
(24.26)
\end{gathered}
\] & \[
\begin{gathered}
0.910 \text { sq. } \\
(23.11)
\end{gathered}
\] & \[
\begin{gathered}
0.930 \text { sq. } \\
(23.62)
\end{gathered}
\] \\
\hline 84 & \[
\begin{gathered}
1.185 \text { sq. } \\
(30.10)
\end{gathered}
\] & \[
\begin{aligned}
& 1.195 \text { sq. } \\
& (30.36)
\end{aligned}
\] & \[
\begin{gathered}
0.165 \text { sq. } \\
(4.191)
\end{gathered}
\] & \[
\begin{gathered}
0.180 \text { sq. } \\
(4.572)
\end{gathered}
\] & \[
\begin{aligned}
& 1.150 \text { sq. } \\
& (29.21)
\end{aligned}
\] & \[
\begin{gathered}
1.158 \text { sq. } \\
(29.41)
\end{gathered}
\] & \[
\begin{gathered}
1.110 \text { sq. } \\
(28.20)
\end{gathered}
\] & \[
\begin{aligned}
& 1.130 \text { sq. } \\
& \text { (28.70) }
\end{aligned}
\] \\
\hline 124 & \[
\begin{gathered}
1.685 \text { sq. } \\
(49.13)
\end{gathered}
\] & \[
\begin{gathered}
1.695 \mathrm{sq} . \\
(49.39)
\end{gathered}
\] & \[
\begin{gathered}
0.180 \text { sq. } \\
(4.572)
\end{gathered}
\] & \[
\begin{gathered}
0.200 \text { sq. } \\
(5.080)
\end{gathered}
\] & \[
\begin{gathered}
1.650 \text { sq. } \\
(41.91)
\end{gathered}
\] & \[
\begin{gathered}
1.658 \text { sq. } \\
(42.11)
\end{gathered}
\] & \[
\begin{aligned}
& 1.610 \mathrm{sq} . \\
& (40.90)
\end{aligned}
\] & \[
\begin{aligned}
& 1.630 \text { sq. } \\
& (41.40)
\end{aligned}
\] \\
\hline
\end{tabular}

TABLE III. Package Thermal Resistance (Deg. C/Watt, Junction-to-Amblent, Board Mount)
\begin{tabular}{c|c|c|c|}
\hline \multirow{2}{*}{ Lead Count } & \multicolumn{3}{|c}{ Device Size } \\
\cline { 2 - 4 } & \(\mathbf{1 , 0 0 0}\) Mil \(^{\mathbf{2}}\) & \(\mathbf{1 0 , 0 0 0}\) MiI2 & \(\mathbf{1 0 0 , 0 0 0 ~ M i { } ^ { 2 } \mathbf { 2 }}\) \\
\hline 20 & 102 & 85 & 67 \\
\hline 28 & 95 & 73 & 55 \\
\hline 44 & 54 & 47 & 40 \\
\hline 68 & 44 & 40 & 38 \\
\hline \(84^{*}\) & 40 & 35 & 30 \\
\hline \(124^{*}\) & 40 & 35 & 30 \\
\hline
\end{tabular}
*Estimated values

\section*{Package Design Criteria}

Experience has taught us there are certain criteria to the PLCC design which must be followed to provide the user with the proper mechanical and thermal performance. These requirements should be carefully reviewed by the user when selecting suppliers for devices in PLCC. Some of these are covered by the JEDEC registration and some are not. These important requirements are listed in Table IV.

\section*{Reliability}

National Semiconductor utilizes an assembly process for the PLCC which is similar to our P-DIP assembly process. We also utilize identical materials. This is a very important point when considering reliability. Many years of research
and development have gone into steadily improving our P-DIP quality and maintaining a leadership position in plastic package reliability. All of this technology can be directly applied to the PLCC. Table \(V\) shows the results of applying this technology to the PLCC. As we make further advances in plastic package reliability, these will also be applied to the PLCC.

\section*{Sockets}

There are several manufacturers currently offering sockets for the plastic chip carrier. Following is a listing of those manufacturers. The listing is divided into test/burn-in and production categories. There may be some individual sockets that will cover both requirements.

TABLE IV. Package Design Criteria
\begin{tabular}{l|c}
\hline \multicolumn{1}{c}{ Criteria } & \begin{tabular}{c} 
Required to Comply with \\
JEDEC Reglstration
\end{tabular} \\
\hline \begin{tabular}{l} 
Minimum Inside Bend Radius of Lead at Shoulder Equal or Greater than Lead \\
Thickness-to Prevent Lead Cracking/Fatigue
\end{tabular} & Not Required \\
\hline \begin{tabular}{l} 
Minimum One Mil Clearance Between Lead and Plastic Body at all Points-to \\
Provide Lead Compliancy and Prevent Shoulder Joint Cracking/Fatigue
\end{tabular} & Not Required \\
\hline Copper Leads for Low Thermal Resistance & Not Required \\
\hline \begin{tabular}{l} 
Minimum 10 Mil Lead Thickness for Low Thermal Resistance and Good \\
Handling Properties
\end{tabular} & Not Required \\
\hline \begin{tabular}{l} 
Minimum 26 Mil Lead Shoulder Width to Prevent Interlocking of Devices \\
During Handling
\end{tabular} & Yes \\
\hline Maximum 4 Mils coplanarity Across Seating Plane of all Leads & Yes \\
\hline
\end{tabular}

TABLE V. Rellabillty Test Data (Expressed as Failures per Units Tested)
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Device/Package } & OPL & TMCL & TMSK & BHTL & ACLV \\
\hline LM324/20 Lead & \(0 / 96\) & \(0 / 199\) & \(0 / 50\) & \(0 / 97\) & \(0 / 300\) \\
\hline LF353/20 Lead & \(0 / 50\) & \(0 / 50\) & - & \(0 / 45\) & \(0 / 100\) \\
\hline DS75451/20 Lead & \(0 / 47\) & - & \(0 / 50\) & \(0 / 93\) & \(0 / 179\) \\
\hline DM875191/28 Lead & \(0 / 154\) & \(0 / 154\) & \(0 / 154\) & \(0 / 154\) & \(0 / 154\) \\
\hline DM875181/28 Lead & \(0 / 77\) & \(0 / 77\) & \(0 / 77\) & \(0 / 77\) & \(0 / 77\) \\
\hline
\end{tabular}

OPL \(=\) Dynamic high temperature operating life at \(125^{\circ} \mathrm{C}\) or \(150^{\circ} \mathrm{C}, 1,000\) hours.
TMCL \(=\) Temperature cycle, Air-to-Air, \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) or \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}, 2,000\) cycles.
TMSK \(=\) Thermal shock, Liquid-to-Liquid, \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}, 100\) cycles.
BHTL \(=\) Biased humidity temperature life, \(85^{\circ} \mathrm{C}, 85 \%\) humidity, 1,000 hours.
ACLV = Autoclave, \(15 \mathrm{psi}, 121^{\circ} \mathrm{C}, 100 \%\) humidity, 1,000 hours.

\section*{Production Sockets}

AMP
Harrisburg, PA
(715) 564-0100

Augat
Attleboro, MA
(617) 222-2202

Burndy
Norwalk, CT
(203) 838-4444

Methode
Rolling Meadows, IL
(312) 392-3500

Textool
Irving, TX
(214) 259-2676

Thomas \& Betts
Raritan, NJ
(201) 469-4000

\section*{Test/Burn-In Sockets}

Plastronics
Irving, TX
(214) 258-1906

Textool
Irving, TX
(214) 259-2676

Yamaichi
c/o Nepenthe Dist.
(415) 856-9332

\section*{ADDITIONAL INFORMATION AND SERVICES}

National Semiconductor offers additional Databooks which cover surface mount technology in much greater detail. We also have a surface mount laboratory to provide demonstrations and customer support, as well as technology development. Feel free to contact us about these additional resources.

\section*{20 Lead Hermetic Dual-In-Line Package (D) NS Package Number D20A}


\section*{20 Lead Hermetic Dual-In-Line Package (D) NS Package Number D20B}


\section*{24 Lead Hermetic Dual-In-Line Package (D) NS Package Number D24C}


\section*{28 Lead Hermetic Dual-In-Line Package (D) NS Package Number D28C}


28 Lead Sidebraze Hermetic Dual-In-Line Package (D) NS Package Number D28G


\section*{28 Lead Sidebraze Hermetic Dual-In-Line Package (D) NS Package Number D28H}


\section*{40 Lead Hermetic Dual-In-Line Package (D) NS Package Number D40J}


\section*{28 Terminal Leadless Chip Carrier (E) NS Package Number EA28C}



\section*{44 Lead Chip Carrier (E)} NS Package Number EL44C


\section*{68 Lead Chip Carrier (E)}

\section*{NS Package Number EL68A}



\section*{20 Lead Ceramic Dual-In-Line Package (J) NS Package Number J20AQ}


28 Lead Ceramic Dual-In-Line Package (J) NS Package Number J28AQ


\section*{40 Lead Ceramic Dual-In-Line Package (J) NS Package Number J40AQ}


16 Lead ( \(0.300^{\prime \prime}\) Wide) Molded Small Outline Package (M) NS Package Number M16B


\section*{20 Lead ( 0.300 " Wide) Molded Small Outline Package (M) NS Package Number M20B}


\section*{24 Lead ( \(0.300^{\prime \prime}\) Wide) Molded Small Outline Package (M) NS Package Number M24B}


\section*{28 Lead (0.300" Wide) Molded Small Outline Package (M) NS Package Number M28B}



uc2bs (rev A)
28 Lead (0.300" Wide) Molded Small Outline Package (M)
NS Package Number MC28B

\section*{20 Lead Molded Dual-In-Line Package (N) NS Package Number N20A}


\section*{24 Lead Molded Dual-In-Line Package (N) NS Package Number N24A}


\section*{28 Lead Molded Dual-In-Line Package (N) NS Package Number N28B}


\section*{40 Lead Molded Dual-In-Line Package (N) NS Package Number N40A}


N40ar Reve

\section*{48 Lead Molded Dual-In-Line Package (N) NS Package Number N48A}

mesaravid

\section*{68 Lead Ceramic Pin Grid Array (U) NS Package Number U68A}


\section*{28 Lead Plastic Chip Carrier (V)}

NS Package Number V28A


\section*{44 Lead Plastic Chip Carrier (V) NS Package Number V44A}


\section*{68 Lead Plastic Chip Carrier (V)}

NS Package Number V68A


\author{
Bookshelf of Technical Support Information \\ National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature. \\ This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book. \\ Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf. \\ We are interested in your comments on our technical literature and your suggestions for improvement. \\ Please send them to: \\ Technical Communications Dept. M/S 16-300 \\ 2900 Semiconductor Drive \\ P.O. Box 58090 \\ Santa Clara, CA 95052-8090
}

\section*{ALS/AS LOGIC DATABOOK—1990}

Introduction to Advanced Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

\section*{ASIC DESIGN MANUAL/GATE ARRAYS \& STANDARD CELLS—1987}

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging
CMOS LOGIC DATABOOK—1988
CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

DATA ACQUISITION LINEAR DEVICES-1989
Active Filters • Analog Switches/Multiplexers • Analog-to-Digital Converters • Digital-to-Analog Converters Sample and Hold • Temperature Sensors • Voltage Regulators • Surface Mount

DATA ACQUISITION DATABOOK SUPPLEMENT-1992
DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989
Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series
Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

\section*{DRAM MANAGEMENT HANDBOOK—1991}

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A Microprocessor Applications for the NS32CG821

\section*{EMBEDDED CONTROLLERS DATABOOK—1992}

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

\section*{EMBEDDED SYSTEM PROCESSOR DATABOOK—1989}

Embedded System Processor Overview • Central Processing Units • Slave Processors • Peripherals Development Systems and Software Tools

\section*{FDDI DATABOOK—1991}

FDDI Overview • DP83200 FDDI Chip Set • Development Support • Application Notes and System Briefs

\title{
F100K ECL LOGIC DATABOOK \& DESIGN GUIDE-1990 \\ Family Overview • 300 Series (Low-Power) Datasheets • 100 Series Datasheets • 11C Datasheets ECL BiCMOS SRAM, ECL PAL, and ECL ASIC Datasheets • Design Guide • Circuit Basics • Logic Design Transmission Line Concepts • System Considerations • Power Distribution and Thermal Considerations \\ Testing Techniques • Quality Assurance and Reliability • Application Notes
}

\section*{FACTTM ADVANCED CMOS LOGIC DATABOOK—1990}

Description and Family Characteristics • Ratings, Specifications and Waveforms
Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX • Quiet Series: 54ACQ/74ACQXXX
Quiet Series: 54ACTQ/74ACTQXXX • 54FCT/74FCTXXX • FCTA: 54FCTXXXA/74FCTXXXA

\section*{FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK—1990}

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations•54F/74FXXX

\section*{FAST® \({ }^{\circledR}\) APPLICATIONS HANDBOOK—1990}

Reprint of 1987 Fairchild FAST Applications Handbook
Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics

\section*{GENERAL PURPOSE LINEAR DEVICES DATABOOK—1989}

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount

\section*{GRAPHICS HANDBOOK—1989}

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

\section*{IBM DATA COMMUNICATIONS HANDBOOK—1992}

IBM Data Communications • Application Notes

\section*{INTERFACE DATABOOK-1990}

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers
Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

\section*{LINEAR APPLICATIONS HANDBOOK-1991}

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.
Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

\section*{LOCAL AREA NETWORK DATABOOK—1992}

Integrated Ethernet Network Interface Controller Products • Ethernet Physical Layer Transceivers
Ethernet Repeater Interface Controller Products • Hardware and Software Support Products • FDDI Products • Glossary

\section*{LS/S/TTL DATABOOK—1989}

Contains former Fairchild Products
Introduction to Bipolar Logic •Low Power Schottky • Schottky • TTL• TTL—Low Power

\section*{MASS STORAGE HANDBOOK-1989}

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

\section*{MICROPROCESSOR DATABOOK—1989}

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals Development Systems and Software Tools • Application Notes • NSC800 Family

\author{
PROGRAMMABLE LOGIC DATABOOK \& DESIGN MANUAL—1992 \\ PLD Design and Fabrication • Low Density GAL and PAL Devices • High Density MAPL Family • PLD Development Tools
}

\section*{REAL TIME CLOCK HANDBOOK—1991}

Real Time Clocks and Timer Clock Peripherals • Application Notes

\section*{RELIABILITY HANDBOOK—1986}

Reliability and the Die • Internal Construction • Finished Package - MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

\section*{SPECIAL PURPOSE LINEAR DEVICES DATABOOK—1989}

Audio Circuits • Radio Circuits • Video Circuits • Motion Control Circuits• Special Function Circuits Surface Mount

\section*{TELECOMMUNICATIONS—1992}

COMBO and SLIC Devices • ISDN • Digital Loop Devices • Analog Telephone Components • Software Application Notes
\(\square\)

\section*{NOTES}

\section*{NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS}

\section*{ALABAMA}

Huntsville
Arrow Electronics
(205) 837-6955 Bell Industries (205) 837-1074 Hamilton/Avnet (205) 837-7210 Pioneer Technology (205) 837-9300 Time Electronics (205) 721-1133

ARIZONA
Chandler Hamilton/Avnet (602) 961-1211

Phoenix Arrow Electronics (602) 437-0750

Tempe Anthem Electronics (602) 966-6600 Bell Industries (602) \(966-7800\) Time Electronics (602) 967-2000

\section*{CALIFORNIA}

Agora Hills Bell Industries (818) 706-2608 Time Electronics (818) 707-2890 Zeus Components (818) 889-3838

Burbank Elmo Semiconductor (818) 768-7400

Calabasas F/X Electronics (818) 592-0120

Chatsworth Anthem Electronics (818) 775-1333 Arrow Electronics (818) 701-7500 Time Electronics (818) 998-7200

Costa Mesa Hamilton Electro Sales (714) 641-4100

Cypress Bell Industries (714) 895-7801

Gardena
Hamilton/Avnet (213) 516-8600

Irvine
Anthem Electronics (714) 768-4444

Rocklin
Anthem Electronics (916) 624-9744 Bell Industries (916) 652-0414

Roseville
Hamilton/Avnet (916) 925-2216

San Diego Anthem Electronics (619) 453-9005 Arrow Electronics (619) 565-4800 Hamilton/Avnet (619) 571-1900 Time Electronics (619) 586-0129

San Jose
Anthem Electronics
(408) 453-1200

Arrow Electronics
(408) 441-9700

Pioneer Technology
(408) 954-9100

Zeus Components (408) 629-4789

Sunnyvale
Bell Industries
(408) 734-8570 Hamilton/Avnet (408) 743-3300 Time Electronics (408) 734-9888

Torrance
Time Electronics
(213) 320-0880

Tustin
Arrow Electronics
(714) 838-5422

Time Electronics (714) 669-0100

Woodland Hills Hamilton/Avnet (818) 594-0404

Yorba Linda
Zeus Components
(714) 921-9000

COLORADO
Aurora
Arrow Electronics (303) 373-5616

Denver
Bell Industries (303) 691-9010

Englewood Anthem Electronics (303) 790-4500 Hamilton/Avnet (303) 799-7800 Time Electronics (303) 721-8882

CONNECTICUT
Danbury Hamilton/Avnet (203) 743-6077

Shelton Pioneer Standard (203) 929-5600

Wallingford Arrow Electronics (203) 265-7741

Waterbury
Anthem Electronics
(203) 575-1575

FLORIDA
Altamonte Springs
Bell Industries (407) 339-0078 Pioneer Technology (407) 834-9090 Zeus Components (407) 788-9100

Deerfield Beach Arrow Electronics (305) 429-8200 Bell Industries (305) 421-1997 Pioneer Technology (305) 428-8877

Fort Lauderdale Hamilton/Avnet (305) 767-6377 Time Electronics (305) 484-7778

Lake Mary
Arrow Electronics
(407) 333-9300

Orlando
Chip Supply (407) 298-7100

Time Electronics (407) 841-6565

St. Petersburg
Hamilton/Avnet
(813) 572-4329

Winter Park Hamilton/Avnet (407) 657-3300

GEORGIA
Duluth
Arrow Electronics
(404) 497-1300 Hamilton/Avnet (404) 446-0611 Pioneer Technology (404) 623-1003

Norcross Bell Industries (404) 662-0923 Time Electronics (404) 368-0969

\section*{ILLINOIS}

Addison Pioneer Electronics (708) 495-9680

Bensenville Hamilton/Avnet (708) 860-7700

Elk Grove Village Bell Industries (708) 640-1910

Itasca Arrow Electronics (708) 250-0500

Schaumburg Anthem Electronics (708) 884-0200 Time Electronics (708) 303-3000

INDIANA
Carmel Hamilton/Avnet (317) 844-9333

Fort Wayne Bell Industries (219) 423-3422

Indianapolis Advent Electronics Inc. (317) 872-4910 Arrow Electronics (317) 299-2071 Bell Industries (317) 875-8200 Pioneer Standard (317) 573-0880

IOWA
Cedar Rapids Advent Electronics (319) 363-0221 Arrow Electronics (319) 395-7230 Hamilton/Avnet (319) 362-4757

\section*{KANSAS}

Lenexa Arrow Electronics (913) 541-9542 Hamilton/Avnet (913) 888-8900

MARYLAND
Columbia
Anthem Electronics
(301) 995-6840

Arrow Electronics
(301) 596-7800

Time Electronics
(301) 964-3090 Zeus Components (301) 997-1118

Gaithersburg Pioneer Technology (301) 921 1-0660

MASSACHUSETTS
Andover Bell Industries (508) 474-8880

Beverly Sertech Laboratories (508) 927-5820

Lexington Pioneer Standard (617) 861-9200

Norwood Gerber Electronics (617) 769-6000

Peabody Hamilton/Avnet (508) 531.7430 Time Electronics (508) \(532 \cdot 9900\)

Tyngsboro Port Electronics (508) 649-4880

Wakefield Zeus Components (617) 246-8200

Wilmington Anthem Electronics (508) 657-5170 Arrow Electronics (508) 658-0900

MICHIGAN
Grand Rapids Pioneer Standard (616) 698-1800

Grandville Hamilton/Avnet (616) 243-8805

Livonia
Arrow Electronics (313) 462-2290 Pioneer Standard (313) 525-1800

Novi Hamilton/Avnet (313) 347-4720

Wyoming
R. M. Electronics, Inc. (616) 531-9300

MINNESOTA
Eden Prairie Anthem Electronics (612) 944-5454 Arrow Electronics (612) 828-7140 Pioneer Standard (612) \(944-3355\)

Edina
Arrow Electronics
(612) 830-1800

Time Electronics (612) 943-2433

Minnetonka
Hamilton/Avnet (612) 932-0600

\section*{NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)}

MISSOURI
Chesterfield
Hamilton/Avnet
(314) 537-1600

St. Louis
Arrow Electronics
(314) 567-6888

Time Electronics
(314) 391-6444

NEW JERSEY
Cherry Hill
Hamilton/Avnet
(609) 424-0100

Fairfield
Hamilton/Avnet
(201) 575-3390

Pioneer Standard
(201) 575-3510

Marlon
Arrow Electronics
(609) 596-8000

Time Electronics
(609) 596-6700

Pine Brook
Anthem Electronics
(201) 227-7960

Arrow Electronics
(201) 227-7880

Wayne
Time Electronics
(201) \(758-8250\)

\section*{NEW MEXICO}

Albuquerque
Alliance Electronics Inc.
(505) 292-3360

Bell Industries
(505) 292-2700

Hamilton/Avnet
(505) 345-0001

NEW YORK
Binghamton
Pioneer
(607) 722-9300

Buffalo
Summit Electronics (716) 887-2800

Commack
Anthem Electronics
(516) 864-6600

Fairport
Pioneer Standard
(716) 381-7070

Hauppauge
Arrow Electronics (516) 231-1000 Hamilton/Avnet (516) 231-9444 Time Electronics (516) 273-0100

Port Chester Zeus Components
(914) 937-7400

Rochester
Arrow Electronics
(716) 427-0300 Hamilton/Avnet
(716) 292-0730

Summit Electronics
(716) 334-8110

Ronkonkoma
Zeus Components
(516) 737-4500

Syracuse
Hamilton/Avnet
(315) 437-2641

Time Electronics
(315) 432-0355

Westbury
Hamilton/Avnet Export Div. (516) 997-6868

Woodbury
Pioneer Electronics
(516) 921-8700

NORTH CAROLINA
Charlotte
Hamilton/Avnet
(704) 527-2485 Pioneer Technology (704) 527-8188

Durham
Pioneer Technology (919) 544-5400

Raleigh
Arrow Electronics
(919) 876-3132 Hamilton/Avnet (919) 878-0810 Time Electronics (919) 874-9650

OHIO
Centerville Arrow Electronics (513) 435-5563

Cleveland Pioneer (216) 587-3600

Columbus Time Electronics (614) 794-3301

Dayton
Bell Industries
(513) 435-8660 Bell Industries-Military (513) 434-8231 Hamilton/Avnet (513) 439-6700 Pioneer Standard (513) 236-9900 Zeus Components (513) 293-6162

Solon Arrow Electronics (216) 248-3990 Hamilton/Avnet (216) 349-5100

Westerville Hamilton/Avnet (614) 882-7004

OKLAHOMA
Tulsa Arrow Electronics (918) 252-7537 Hamilton/Avnet (918) 664-0444 Pioneer Standard (918) 665-7840 Radio Inc. (918) 587-9123

OREGON
Beaverton Anthem Electronics (503) 643-1114 Arrow Electronics (503) 626-7667 Hamilton/Avnet (503) 627-0201

Lake Oswego Bell Industries (503) 635-6500

Portland
Time Electronics (503) 684-3780

PENNSYLVANIA
Horsham
Anthem Electronics
(215) 443-5150

Pioneer Technology (215) 674-4000

Mars
Hamilton/Avnet
(412) 281-4150

Pittsburgh
Pioneer
(412) 782-2300

TEXAS
Austin
Arrow Electronics
(512) 835-4180

Hamilton/Avnet (512) 837-8911 Minco Technology Labs. (512) 834-2022 Pioneer Standard (512) 835-4000 Time Electronics (512) 346 -7346

Carroliton Arrow Electronics (214) 380-6464

Dallas Hamilton/Avnet (214) 308-8111 Pioneer Standard (214) 386-7300

Houston
Arrow Electronics (713) 530-4700 Hamilton/Avnet (713) 240-7733 Pioneer Standard (713) 495-4700

Richardson Anthem Electronics (214) 238-7100 Time Electronics (214) 644-4644 Zeus Components (214) 783-7010

UTAH
Midvale Bell Industries (801) 255-9611

Salt Lake City Anthem Electronics (801) 973-8555 Arrow Electronics (801) 973-6913 Hamilton/Avnet (801) 972-2800

West Valley Time Electronics (801) 973-8494

WASHINGTON
Bellevue Arrow Electronics (206) 643-4800

Bothell Anthem Electronics (206) 483-1700

Kirkland Time Electronics (206) 820-1525

Redmond Bell Industries (206) 867-5410 Hamilton/Avnet (206) 241-8555

WISCONSIN
Brookfield
Arrow Electronics (414) 792-0150 Pioneer Electronics (414) 784-3480

Mequon
Taylor Electric (414) 241-4321

Waukesha
Bell Industries
(414) 547-8879

Hamilton/Avnet
(414) 784-8205

CANADA
WESTERN PROVINCES
Burnaby Hamilton/Avnet (604) 420-4101 Semad Electronics (604) 420-9889

Calgary
Electro Sonic Inc.
(403) 255-9550

Semad Electronics (403) 252-5664 Zentronics (403) 295-8838

Edmonton
Zentronics (403) 468-9306

Markham Semad Electronics Ltd. (416) 475-3922

Richmond
Electro Sonic Inc. (604) 273-2911 Zentronics (604) 273-5575

Saskatoon
Zentronics (306) 955-2207

Winnipeg
Zentronics
(204) 694-1957

EASTERN PROVINCES
Mississauga Hamilton/Avnet (416) 795-3825 Time Electronics (416) 672-5300 Zentronics (416) 564-9600

Nepean Hamilton/Avnet (613) 226-1700 Zentronics (613) 226-8840

Ottawa Electro Sonic Inc. (613) 728-8333 Semad Electronics (613) 727-8325

Pointe Claire Semad Electronics (514) 694-0860

St. Laurent Hamilton/Avnet (514) 335-1000 Zentronics (514) 737-9700

Willowdale
ElectroSonic Inc. (416) 494-1666

Winnipeg
Electro Sonic Inc.
(204) 783-3105

The following product variations are listed in this book as Preliminary Information only. Unless otherwise stated, they are not currently scheduled for production release. These variations relate to specific packaging and temperature combinations.
COP98X, 94X, 92X, Family (Scheduled for Q3, 92 Release) COP988 (Scheduled for Q4, 92 Production Release) COP68X Family COP688 Family
COP888EG/V
COP8620C/8622C/86L20C/86L22C
COP888CS/V
COP884CG/WM
HPC36003/26003/16003F20
HPC36003/26003/16003F30
HPC36083XXX/26083XXX/16083XXXF20
HPC36083XXX/26083XXX/16083XXXF30
HPC36004/26004/16004F20
HPC36004/26004/16004F30
HPC36064XXX/26064XXX/16064XXXF20
HPC36064XXX/26064XXX/16064XXXF30
HPC26164XXX/16164XXXF20
HPC46164XXX/36164XXX/26164XXX/16164XXXF30
HPC26400E/16400EV20
HPC46400E/36400E/26400E/16400EV30
The following is a list of HPC products currently in production in ceramic packages.
HPC16003V20
HPC16083XXXV20
HPC16004V20
HPC16064XXXV20
HPC467064EL20
HPC467064EL30
HPC167064EL20

\section*{SALES OFFICES}
ALABAMA
Huntsville
(205) \(721-9367\)
ARIZONA
Tempe
(602) \(966-4563\)
CALIFORNIA
Rocklin
(916) 632-2750
San Diego
(619) 587-0666
Sunnyvale
(408) \(721-8400\)
Tustin
(714) \(259-8880\)
Woodland Hills
(818) 888-2602
COLORADO
Boulder
(303) \(440-3400\)
Englewood
(303) \(790-8090\)
FLORIDA
Boca Raton
(407) 997-9891
Maitland
(407) \(875-8800\)
GEORGIA
Atlanta
(404) 551-1150
ILLINOIS
Schaumburg
(708) 397-8777
INDIANA
Carmel
(317) 843-7160
Fort Wayne
(219) 436-6844
IOWA
Cedar Rapids
(319) 395-0090
MARYLAND
Hanover
(410) 796-8900
MASSACHUSETTS
Burlington
(617) 221-4500
MICHIGAN
Livonia
(313) 464-0020
MINNESOTA
Bloomington
(612) 854-8200
\begin{tabular}{|c|c|}
\hline MISSOURI & PENNSYLVANIA \\
\hline St. Louis
(314) 569-9830 & Horsham
(215) 672-6767 \\
\hline NEW JERSEY Paramus (201) 599-0955 & \begin{tabular}{l}
PUERTO RICO \\
Rio Piedras (809) 758-9211
\end{tabular} \\
\hline \begin{tabular}{l}
NEW YORK \\
Fairport \\
(716) 223-7700
\end{tabular} & QUEBEC Pointe Claire (514) 426-2992 \\
\hline Wappinger Falls (914) 298-0680 & TEXAS Austin \\
\hline \begin{tabular}{l}
NORTH CAROLINA \\
Raleigh (919) 832-0661
\end{tabular} & (512) 346-3990 Houston (713) 894-4888 \\
\hline \begin{tabular}{l}
OHIO \\
Dayton
\end{tabular} & Richardson
(214) 234-3811) \\
\hline (513) 435-6886 & UTAH \\
\hline Independence (216) 524-5577 & \begin{tabular}{l}
Murray \\
(801) 268-1175
\end{tabular} \\
\hline ONTARIO Mississauga (416) 678-2920 & \begin{tabular}{l}
WASHINGTON \\
Kirkland (206) 822-4004
\end{tabular} \\
\hline Nepean
(613) 596-0411 & WISCONSIN Brookfield \\
\hline OREGON Portland (503) 639-5442 & (414) 782-1818 \\
\hline
\end{tabular}

\author{
National Semiconductor Corporation \\ 2900 Semiconductor Drive \\ P.O. Box 58090 \\ Santa Clara, CA 95052-8090 \\ Tel: 1-800-272-9959 \\ TWX: (910) 339-9240
}

\section*{SALES OFFICES (Continued)}

\section*{INTERNATIONAL \\ OFFICES}

Electronica NSC de Mexico SA
Juventino Rosas No. 118-2
Col Guadalupe Inn
Mexico, 01020 D.F. Mexico
Tel: 52-5-524-9402
Fax: 52-5-524-9342
National Semicondutores
Do Brasil Ltda.
Av. Brig. Faria Lima, 1409
6.0 Andar

Cep. 01451 J. Paulistano
Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Telex: 3911131931
Fax: (55/11) 212-1181 NSBR BR
National Semiconductor GmbH
Eschborner Lanstr. 130-132
D-6000 Frankfurt 90
Germany
Tel: (069) 789109.0
Fax: (069) 7894383
National Semiconductor GmbH
Industriestrasse 10
D-8080 Furstenfeldbruck
Germany
Tel: (0-81-41) 103-0
Telex: 527-649
Fax: (08141) 103554
National Semiconductor GmbH
Misburger Strasse 81D
D3000 Hannover 61
Germany
Tel: (0511) 560040
Fax: (0511) 561740
National Semiconductor GmbH
Untere Waldplatze 37
D-7000 Stuttgart 80
Germany
Tel: 711686511
Fax: 7116865260
National Semiconductor (UK) Ltd.
The Maple, Kembrey Park
Swindon, Wiltshire SN2 6UT
United Kingdom
Tel: (07-93) 61-41-41
Telex: 444-674
Fax: (07-93) 69-75-22

National Semiconductor Benelux
Vorstlaan 100
B-1170 Brussels
Belgium
Tel: (02) 6-61-06-80
Telex: 61007
Fax: (02) 6-60-23-95
National Semiconductor (UK) Ltd.
Ringager 4A, 3
DK-2605 Brandy
Denmark
Tel: (02) 43-32-11
Telex: 15-179
Fax: (02) 43-31-11
National Semiconductor S.A.
Centre d'Affaires-La Boursidiere
Bâtiment Champagne, B.P. 90
Route Nationale 186
F-92357 Le Plessis Robinson
Paris, France
Tel: (1) 40-94-88-88
Telex: 631065
Fax: (1) 40-94-88-1
National Semiconductor (UK) Ltd.
Unit 2A
Clonskeagh Square
Clonskeagh Road
Dublin 14
Ireland
Tel: (01) 269-55-89
Telex: 91047
Fax: (01) 2830650
National Semiconductor S.p.A:
Strada 7, Palazzo R/3
1-20089 Rozzano
Milanofiori
Italy
Tel: (02) 57500300
Twx: 352647
Fax: (02) 57500400
National Semiconductor S.p.A.
Via del Cararaggio, 107
I-00147 Rome
Italy
Tel: (06) 5-13-48-80
Fax: (06) 5-13-79-47
National Semiconductor (UK) Ltd.
Isveien 45
Postboks 57
N -1393 Ostenstad
Norway
Tel: (2) 796500
Fax: (2) 796040

National Semiconductor AB
P.O. Box 1009

Grosshandlarvaegen 7
S-121 23 Johanneshov
Sweden
Tel: 46-8-7228050
Fax: 46-8-7229095
Telex: 10731 NSC S
National Semiconductor GmbH
Calle Agustin de Foxa, 27 ( \(9^{\circ} \mathrm{D}\) )
E-28036 Madrid
Spain
Tel: (01) 733-2958
Telex: 46133
Fax: (01) 733-8018
National Semiconductor
Switzerland
Alte Winterthurerstrasse 53
Postfach 567
Ch-8304 Wallisellen-Zurich
Switzerland
Tel: (01) 830-2727
Telex: 828-444
Fax: (01) 830-1900
National Semiconductor
Kauppakartanonkatu 7 A22
SF-00930 Helsink
Finland
Tel: (90) 33-80-33
Telex: 126116
Fax: (90) 33-81-30
National Semiconductor
Postbus 90
NL1380 AB Weesp
The Netherlands
Tel: (0-29-40) 3-04-48
Telex: 10-956
Fax: (0-29-40) 3-04-30
National Semiconductor Japan Ltd.
Sanseido Bldg. 5F
4-15-3 Nishi Shinjuku
Shinjuku-ku
Tokyo 160 Japan
Tel: (03) 3299-7001
Fax: (03) 3299-7000

National Semiconductor
Hong Kong Ltd.
13th Floor, Straight Block
Ocean Centre
5 Canton Road, Tsimshatsui East,
Kowloon, Hong Kong
Tel: (852) 737-1600
Telex: 51292 NSHKL
Fax: (852) 736-9960
National Semiconductor
(Australia) PTY, Ltd.
Bldg. 16, Business Park Dr.
Melbourne, 3168
Victoria, Australia
Tel: (03) 558-9999
Fax: 61-3-558-9998
National Semiconductor (PTE),
Ltd.
200 Cantonment Road 13-02
Southpoint 200
Singapore 0208
Tel: 2252229
Telex: RS 50808
Fax: (65) 225-7080
National Semiconductor (Far East)
Ltd.
Taiwan Branch
9th Floor, No. 18
Sec. 1, Chang An East Road, -
Taipei, Taiwan R.O.C.
Tel: (86) 521-3288
Telex: 22837 NSTW
Fax: 02 561-3054
National Semiconductor (Far East)
Ltd.
Korea Branch
13th Floor, Dai Han Life Insurance
63 Building,
60, Yoido-dong, Youngdeungpo-ku,
Seoul, Korea 150-763
Tel: (02) 784-8051
Telex: 24942 NSPKLO
Fax: (02) 784-8054```


[^0]:    DIP
    

    TL/DD/8422-4
    Order Number COP224C-XXX/N or COP244C-XXX/N
    See NS Molded Package Number N28B
    Order Number COP224C-XXX/D or COP244C-XXX/D
    See NS Hermetic Package Number D28C

[^1]:    Note 1: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
    Note 2: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

[^2]:    Reading memory locations 70-7F Hex will return all ones. Reading other

[^3]:    * = > Memory location addressed by B or X or directly.

[^4]:    Note 4: Parameter sampled but not $100 \%$ tested.

[^5]:    $x=1,2$, or 3 . See "Oscillator Circuits".
    $1=$ Crystal $\div 10$
    $2=$ External $\div 10$
    $3=R / C \div 10$

[^6]:    X indicates Crystal Option: for applications requiring R/C oscillator option check with your local sales representative.

[^7]:    *This bit becomes valid immediately after loading the SIOR register of the transmitting device

