

ALS/AS Logic Databook



A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.

We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.

harlie Skorn

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

i

Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.

Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

La Qualité et La Fiabilité: Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.

Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisànt des systèmes d'une très grande qualité standard.

Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.

Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.

Charlie Sport

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

ALS/AS Logic DATABOOK

1990

Introduction to Advanced Bipolar Logic

Advanced Low Power Schottky

Advanced Schottky

Ordering Information/ Physical Dimensions

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable[™] Anadig™ ANS-R-TRAN™ **APPSTM ASPECT™** Auto-Chem Deflasher™ ВСРтм BI-FET™ BI-FET II™ BI-LINE™ **BIPLANTM BLCTM** BI XTM Brite-Lite™ BTI TM CheckTrack™ СІМ™ **CIMBUSTM CLASIC™** Clock⊮Chek™ **COMBO™** COMBO ITM COMBO IITM COPS™ microcontrollers Datachecker® **DENSPAKTM** DIB™ Digitalker® **DISCERN™** DISTILL™ **DNR® DPVMTM ELSTAR™** Embedded System Processor[™] E-Z-LINK™ **FACT™** FACT Quiet Series™

FAIRCAD™ Fairtech[™] **FAST®** 5-Star Service™ GENIXTM **GNX™ GTO™ HAMR™** HandiScan™ HEX 3000™ НРС™ |3L® ICMTM **INFOCHEX™** Integral ISE™ Intelisplay[™] **ISETM** ISE/06™ ISE/08™ ISE/16™ ISE32™ **ISOPLANAR™** ISOPLANAR-Z™ KeyScan™ LMCMOS™ M²CMOS™ Macrobus™ Macrocomponent[™] MAXI-ROM® Meat⊮Chek™ MenuMaster[™] Microbus™ data bus MICRO-DAC™ µtalker™ Microtalker™ MICROWIRE™ MICROWIRE/PLUS™ MOLE™

MSTTM Naked-8™ National® National Semiconductor® National Semiconductor Corp.® NAX 800™ Nitride Plus™ Nitride Plus Oxide™ **NML™ NOBUS™** NSC800™ **NSCISE™** NSX-16™ NS-XC-16™ **NTERCOM™** NURAM™ **OXISS™** P²CMOSTM PC Master™ Perfect Watch™ Pharmar/Chek™ **PLANTM PLANAR™** Plus-2™ Polvcraft™ POSilink™ **POSitalker™** Power + Control™ POWERplanar™ QUAD3000™ **QUIKLOOK™ RAT™** RTX16™ SABBTM Script/Chek™ SCXTM

SEBIES/800TM Series 900™ Series 3000™ Series 32000® Shelf // Chek™ SofChek™ **SONIC™** SPIRE™ Staggered Refresh™ STARTM Starlink™ **STARPLEX™** Super-Block™ SuperChip™ SuperScript™ SYS32™ TapePak[®] **TDSTM** TeleGate™ The National Anthem® Timer/Chek™ **TINATM TLCTM** Trapezoidal™ TRI-CODE™ TRI-POLY™ TRI-SAFE™ **TRI-STATE® TURBOTRANSCEIVER™ VIPTM** VR32™ WATCHDOG™ **XMOS™ XPU™** Z STAR™ 883B/RETS™ 883S/RETS™

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

National Semiconductor

Product Status Definitions

Definition of Terms

Data Sheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Proliminary	First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

•

Table of Contents

Alpha-Numeric Index by Family	viii
Section 1—Introduction to Advanced Bipolar Logic	
Guide to Bipolar Logic Device Families	1-3
ALS/AS IC Device Testing	1-9
AN-363 Designing with TTL	1-17
AN-372 Designer's Encyclopedia of Bipolar One-Shots	1-20
AN-476 Guide to ALS and AS	1-36
ALS/AS Functional Index/Selection Guide	1-45
Glossary of Terms	1-54
ALS/AS Test Waveforms	1-63
Section 2—Advanced Low Power Schottky Commercial Products (DM74ALS) Mil/Aero Products (DM54ALS)	2-7
Section 3—Advanced Schottky Commercial Products (DM74AS)	3-5
Section 4—Physical Dimensions Ordering Information and Physical Dimensions Data Bookshelf Sales and Distribution Offices	4-3

Alpha-Numeric Index by Family

Advanced Low Power Schottky—Commercial Products
DM74ALS00A Quad 2-Input NAND Gate2-7
DM74ALS01 Quad 2-Input NAND Gate with Open-Collector Outputs
DM74ALS02 Quad 2-Input NOR Gate2-11
DM74ALS03B Quad 2-Input NAND Gate with Open-Collector Outputs2-13
DM74ALS04B Hex Inverter
DM74ALS05A Hex Inverter with Open-Collector Outputs2-17
DM74ALS08 Quad 2-Input AND Gate
DM74ALS09 Quad 2-Input AND Gate with Open-Collector Outputs2-21
DM74ALS10A Triple 3-Input NAND Gate
DM74ALS11A Triple 3-Input AND Gate2-25
DM74ALS12A Triple 3-Input NAND Gate with Open-Collector Outputs
DM74ALS13 Dual 4-Input NAND Gate with Schmitt Trigger Inputs2-29
DM74ALS14 Hex Inverter with Schmitt Trigger Inputs
DM74ALS15A Triple 3-Input AND Gate with Open-Collector Outputs
DM74ALS20A Dual 4-Input NAND Gate
DM74ALS21A Dual 4-Input AND Gate2-38
DM74ALS22B Dual 4-Input NAND Gate with Open-Collector Outputs2-40
DM74ALS27 Triple 3-Input NOR Gate2-42
DM74ALS28A Quad 2-Input NOR Buffer2-44
DM74ALS30A 8-Input NAND Gate2-46
DM74ALS32 Quad 2-Input OR Gate
DM74ALS33A Quad 2-Input NOR Buffer with Open-Collector Outputs2-50
DM74ALS37A Quad 2-Input NAND Buffer2-52
DM74ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs
DM74ALS40A Dual 4-Input NAND Buffer
DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear2-58
DM74ALS86 Quad 2-Input Exclusive-OR Gate
DM74ALS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset and Clear2-63
DM74ALS125A Quad TRI-STATE Buffer
DM74ALS131 3-to-8 Line Decoder/Demultiplexer with Address Register2-67
DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs
DM74ALS133 13-Input NAND Gate
DM74ALS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs2-74
DM74ALS137 3-to-8 Line Decoder/Demultiplexer with Address Latches
DM74ALS138 3-to-8 Line Decoder/Demultiplexer2-80
DM74ALS151 1-of-8 Line Data Selector/Multiplexer
DM74ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer
DM74ALS157 Quad 1-of-2 Line Data Selector/Multiplexer2-90
DM74ALS158 Quad 1-of-2 Line Inverting Data Selector/Multiplexer
DM74ALS160B Synchronous 4-Bit Decade Counter with Asynchronous Clear2-91
DM74ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear
DM74ALS162B Synchronous 4-Bit Decade Counter with Synchronous Clear
DM74ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear
DM74ALS165 8-Bit Parallel In/Serial Out Shift Register2-101
DM74ALS166 8-Bit Parallel Load Shift Register
DM74ALS168B Synchronous 4-Bit Up/Down Decade Counter
DM74ALS169B Synchronous 4-Bit Up/Down Binary Counter
DM74ALS174 Hex D Flip-Flop with Clear
DM74ALS175 Quad D Flip-Flop with Clear and Complementary Outputs
DM74ALS240A Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver
DM74ALS241A Octal TRI-STATE Buffer/Line Driver/Line Receiver

Advanced Low Power Schottky—Commercial Products (Continued)
DM74ALS242C Quad TRI-STATE Inverting Bus Transceiver
DM74ALS243A Quad TRI-STATE Bus Transceiver2-120
DM74ALS244A Octal TRI-STATE Bus Driver2-124
DM74ALS245A Octal TRI-STATE Bus Transceiver2-127
DM74ALS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer
DM74ALS253 TRI-STATE Dual 1-of-4 Line Data Selector/Multiplexer
DM74ALS257 Quad TRI-STATE 1-of-2 Line Data Selector/Multiplexer
DM74ALS258 Quad TRI-STATE 1-of-2 Line Inverting Data Selector/Multiplexer
DM74ALS273 Octal D-Type Positive-Edge-Triggered Flip-Flop with Clear
DM74ALS299 8-Bit Universal Shift/Storage Register with Common Parallel I/O Pins2-145
DM74ALS352 Dual 1-of-4 Line Inverting Data Selector/Multiplexer
DM74ALS353 Dual 1-of-4 Line Inverting Data Selector/Multiplexer with TRI-STATE Outputs2-149
DM74ALS373 Octal D-Type TRI-STATE Transparent Latch
DM74ALS374 Octal D-Type TRI-STATE Positive-Edge-Triggered Flip-Flop
DM74ALS465A Octal TRI-STATE Bidirectional Buffer/Bus Driver2-160
DM74ALS466A Octal TRI-STATE Bidirectional Inverting Buffer/Bus Driver
DM74ALS467A Octal TRI-STATE Bidirectional Buffer/Bus Driver
DM74ALS468A Octal TRI-STATE Bidirectional Inverting Buffer/Bus Driver
DM74ALS518 8-Bit Identity Comparator with Open-Collector Outputs2-164
DM74ALS519 8-Bit Identity Comparator with Open-Collector Outputs
DM74ALS520 8-Bit Identity Comparator2-164
DM74ALS521 8-Bit Identity Comparator2-164
DM74ALS522 8-Bit Identity Comparator with Open-Collector Outputs2-164
DM74ALS533 Octal D-Type Transparent Latch with TRI-STATE Outputs
DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs2-172
DM74ALS540A Octal Inverting Buffer/Line Driver with TRI-STATE Outputs
DM74ALS541A Octal Buffer/Line Driver with TRI-STATE Outputs
DM74ALS563A Octal D-Type Transparent Latch with TRI-STATE Outputs
DM74ALS564A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs
DM74ALS573B Octal D-Type Transparent Latch with TRI-STATE Outputs
DM74ALS574A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs
DM74ALS576A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs
DM74ALS580A Octal D-Type Transparent Latch with TRI-STATE Outputs
DM74ALS620A Octal TRI-STATE Bus Transceiver2-206
DM74ALS640A Inverting Octal Bus Transceiver2-209
DM74ALS645A Octal TRI-STATE Bus Transceiver2-212
DM74ALS646 Octal TRI-STATE Bus Transceiver and Register
DM74ALS648 Octal TRI-STATE Inverting Bus Transceiver
DM74ALS651 Octal TRI-STATE Bus Transceiver and Register
DM74ALS652 Octal TRI-STATE Bus Transceiver and Register
DM74ALS689 8-Bit Comparator2-231
DM74ALS804A Hex 2-Input NAND Driver2-234
DM74ALS805A Hex 2-Input NOR Driver2-236
DM74ALS808A Hex 2-Input AND Driver2-238
DM74ALS810 Quad 2-Input Exclusive-NOR Gate2-240
DM74ALS811 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs2-243
DM74ALS832A Hex 2-Input OR Driver2-246
DM74ALS873B Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs2-248
DM74ALS874B Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs2-252
DM74ALS876A Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs2-256
DM74ALS880A Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs2-260

Advanced Low Power Schottky—Commercial Products (Continued)	
DM74ALS1000A Quad 2-Input NAND Buffer	.2-264
DM74ALS1002A Quad 2-Input Positive NOR Buffer	.2-266
DM74ALS1003A Quad 2-Input NAND Buffer with Open-Collector Outputs	. 2-268
DM74ALS1004 Hex Inverting Driver	
DM74ALS1005 Hex Inverting Driver with Open-Collector Outputs	
DM74ALS1008A Quad 2-Input AND Buffer	. 2-274
DM74ALS1010A Triple 3-Input NAND Buffer	. 2-276
DM74ALS1011A Triple 3-Input AND Buffer	. 2-278
DM74ALS1020A Dual 4-Input NAND Buffer	. 2-280
DM74ALS1032A Quad 2-Input OR Buffer	.2-282
DM74ALS1034 Hex Non-Inverting Driver	
DM74ALS1035 Hex Non-Inverting Driver with Open-Collector Outputs	
DM74ALS1240A Octal TRI-STATE Inverting Bus Driver/Receiver	.2-288
DM74ALS1241A Octal TRI-STATE Bus Driver/Receiver	. 2-288
DM74ALS1242A Quad TRI-STATE Inverting Bus Driver	
DM74ALS1243A Quad TRI-STATE Bus Driver	. 2-292
DM74ALS1244A Octal TRI-STATE Bus Driver	.2-296
DM74ALS2541 Octal Buffer and MOS Line Driver with TRI-STATE Outputs	. 2-299
DM74ALS5245 Octal TRI-STATE Transceiver	.2-302
Advanced Low Power Schottky—MIL/Aero Products	
DM54ALS00A Quad 2-Input NAND Gate	2-7
DM54ALS02 Quad 2-Input NOR Gate	2-11
DM54ALS04A Hex Inverter	2-15
DM54ALS08 Quad 2-Input AND Gate	
DM54ALS10A Triple 3-Input NAND Gate	2-23
DM54ALS11A Triple 3-Input AND Gate	2-25
DM54ALS20A Dual 4-Input NAND Gate	2-36
DM54ALS21A Dual 4-Input AND Gate	
DM54ALS27 Triple 3-Input NOR Gate	2-42
DM54ALS30A 8-Input NAND Gate	2-46
DM54ALS32 Quad 2-Input OR Gate	
DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs	
DM54ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear	2-58
DM54ALS138 3-to-8 Line Decoder/Demultiplexer	2-80
DM54ALS151 1-of-8 Line Data Selector/Multiplexer	
DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer	2-87
DM54ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear	2-91
DM54ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear	2-91
DM54ALS165 8-Bit Parallel In/Serial Out Shift Register	.2-101
DM54ALS166 8-Bit Parallel Load Shift Register	
DM54ALS169B Synchronous 4-Bit Up/Down Binary Counter	.2-107
DM54ALS174 Hex D Flip-Flop with Clear	.2-112
DM54ALS175 Quad D Flip-Flop with Clear	.2-112
DM54ALS240A Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	.2-116
DM54ALS244A Octal TRI-STATE Bus Driver	.2-124
DM54ALS245A Octal TRI-STATE Bus Transceiver	
DM54ALS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer	.2-130
DM54ALS253 TRI-STATE Dual 1-of-4 Line Data Selector/Multiplexer	.2-134
DM54ALS273 Octal D-Type Positive-Edge-Triggered Flip-Flop with Clear	
DM54ALS373 Octal D-Type TRI-STATE Transparent Latch	.2-152
DM54ALS374 Octal D-Type TRI-STATE Positive-Edge-Triggered Flip-Flop	.2-156

Advanced Low Power Schottky—MIL/Aero Products (Continued)	
DM54ALS521 8-Bit Identity Comparator	.2-164
DM54ALS804A Hex 2-Input NAND Driver	
Advanced Schottky—Commercial Products	
DM74AS00 Quad 2-Input NAND Gate	3-5
DM74AS02 Quad 2-Input NOR Gate	3-7
DM74AS04 Hex Inverter	
DM74AS08 Quad 2-Input AND Gate	3-11
DM74AS10 Triple 3-Input NAND Gate	
DM74AS11 Triple 3-Input AND Gate	3-15
DM74AS20 Dual 4-Input NAND Gate	3-17
DM74AS21 Dual 4-Input AND Gate	3-19
DM74AS27 Triple 3-Input NOR Gate	3-21
DM74AS30 8-Input NAND Gate	3-23
DM74AS32 Quad 2-Input OR Gate	
DM74AS34 Hex Non-Inverter	3-27
DM74AS74 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear	3-29
DM74AS86 Quad 2-Input Exclusive-OR Gate	3-32
DM74AS109 Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear	3-34
DM74AS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs	3-37
DM74AS157 Quad 1-of-2 Line Data Selector/Multiplexer	3-39
DM74AS158 Quad 1-of-2 Line Inverting Data Selector/Multiplexer	3-39
DM74AS160 Synchronous 4-Bit Decade Counter with Asynchronous Clear	3-43
DM74AS161 Synchronous 4-Bit Binary Counter with Asynchronous Clear	
DM74AS162 Synchronous 4-Bit Decade Counter with Synchronous Clear	3-43
DM74AS163 Synchronous 4-Bit Binary Counter with Synchronous Clear	3-43
DM74AS168A Synchronous 4-Bit Up/Down Decade Counter	
DM74AS169A Synchronous 4-Bit Up/Down Binary Counter	3-50
DM74AS174 Hex D Flip-Flop with Clear	3-55
DM74AS175A Quad D Flip-Flop with Clear	
DM74AS181B Arithmetic Logic Unit/Function Generator	3-61
DM74AS182 Look-Ahead Carry Generator	
DM74AS230 Octal TRI-STATE Bus Driver/Receiver with True and Inverting Outputs	3-74
DM74AS231 Octal TRI-STATE Inverting Bus Driver/Receiver	
DM74AS240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	
DM74AS241 Octal TRI-STATE Buffer/Line Driver/Line Receiver	3-77
DM74AS242 Octal TRI-STATE Inverting Bus Transceiver	
DM74AS243 Octal TRI-STATE Bus Transceiver	
DM74AS244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	
DM74AS245 Octal TRI-STATE Bus Transceiver with TRI-STATE Outputs	
DM74AS257 Quad TRI-STATE 1-of-2 Line Data Selector/Multiplexer	
DM74AS258 Quad TRI-STATE 1-of-2 Line Inverting Data Selector/Multiplexer	
DM74AS264 Look-Ahead Carry Generator	3-89
DM74AS280 9-Bit Parity Generator/Checker	
DM74AS282 Look-Ahead Carry Generator with Selectable Carry Inputs	
DM74AS286 9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port	.3-103
DM74AS373 Octal D-Type Transparent Latch with TRI-STATE Outputs	
DM74AS374 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	
DM74AS533 Octal D-Type Transparent Latch with TRI-STATE Outputs	.3-115
DM74AS534 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	.3-118
DM74AS573 Octal D-Type Transparent Latch with TRI-STATE Outputs	
DM74AS574 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	.3-125

Advanced Schottky—Commercial Products (Continued)
DM74AS575 Octal D-Type Edge-Triggered Flip-Flop with Synchronous Clear
DM74AS576 Octal D-Type Edge-Triggered Flip-Flop with Inverted Outputs
DM74AS577 Octal D-Type Edge-Triggered Flip-Flop with Inverted Outputs and Synchronous
Preset
DM74AS580 Octal D-Type Transparent Latch with TRI-STATE Outputs
DM74AS620 Octal Bus Transceiver
DM74AS640 Octal TRI-STATE Bus Transceiver
DM74AS645 Octal TRI-STATE Bus Transceiver
DM74AS646 Octal TRI-STATE Bus Transceiver/Register
DM74AS648 Octal TRI-STATE Inverting Bus Transceiver/Register
DM74AS651 Octal TRI-STATE Inverting Bus Transceiver/Register
DM74AS652 Octal TRI-STATE Bus Transceiver/Register
DM74AS804B Hex 2-Input NAND Driver
DM74AS805B Hex 2-Input NOR Driver
DM74AS808B Hex 2-Input AND Driver
DM74AS810 Quad 2-Input Exclusive-NOR Gate
DM74AS811 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs
DM74AS832B Hex 2-Input OR Line Driver
DM74AS873 Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs
DM74AS874 Dual 4-Bit D-Type Edge-Triggered Flip-Flop
DM74AS876 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs
DM74AS878 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with Synchronous Clear
DM74AS879 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs and
Synchronous Clear
DM74AS880 Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs
DM74AS881B 4-Bit Arithmetic Logic Unit/Function Generator
DM74AS1000A Quad 2-Input NAND Driver
DM74AS1004A Hex Inverting Driver
DM74AS1008A Quad 2-Input AND Driver
DM74AS1032A Quad 2-Input OR Driver
DM74AS1034A Hex Non-Inverting Driver
DM74AS1036A Quad 2-Input NOR Driver
DM74AS1804 Hex 2-Input NAND Driver
DM74AS1805 Hex 2-Input NOR Driver
DM74AS1808 Hex 2-Input AND Driver
DM74AS1832 Hex 2-Input OR Driver
DM74AS2620 Octal Bus Transceiver/MOS Driver
DM74AS2645 Octal TRI-STATE Bus Transceiver/MOS Driver



Section 1 Introduction to Advanced Bipolar Logic





Section 1—Introduction to Advanced Bipolar Logic

Guide to Bipolar Logic Families	1-3
ALS/AS IC Device Testing	1-9
AN-363 Designing with TTL	1-17
AN-372 Designer's Encyclopedia of Bipolar One-Shots	1-20
AN-476 Guide to ALS and AS	1-36
ALS/AS Functional Index and Selection Guide	1-45
Glossary of Terms	1-54
ALS/AS Test Waveforms	1-63

Guide to Bipolar Logic Device Families



Since the introduction of the first saturating logic bipolar integrated circuit family (DM54/DM74), there have been many developments in the process and manufacturing technologies as well as circuit design techniques which have produced new generations (families) of bipolar logic devices. Each generation had advantages and disadvantages over the previous generations. Today National provides seven bipolar logic families.


TTL	(DM54/DM74)
Low Power TTL	(54L)
Low Power Schottky	(DM54LS/DM74LS)
Advanced Low Power Schottky	(DM54ALS/DM74ALS)
Schottky	(DM54S/DM74S)
Advanced Schottky	(DM54AS/DM74AS)
FAST	(54F/74F)

TTL LOGIC (DM54/DM74) and (54xx)

TTL logic was the first saturating logic integrated circuit family introduced, thus setting the standard for all the future families. It offers a combination of speed, power consumption, output source and sink capabilities suitable for most applications. This family offers the greatest variety of logic functions. The basic gate (see *Figure 1*) features a multipleemitter input configuration for fast switching speeds, active pull-up output to provide a low driving source impedance which also improves noise margin and device speed. Typical device power dissipation is 10 mW per gate and the typical propagation delay is 10 ns when driving a 15 pF/400Ω load.

LOW POWER TTL (DM54L)


The low power family has essentially the same circuit configuration as the TTL devices. The resistor values, however, are increased by nearly tenfold, which results in tremendous reduction of power dissipation to less than $\frac{1}{10}$ of the TTL family. Because of this reduction of power, the device speed



is sacrificed. The propagation delays are increased threefold. These devices have a typical power dissipation of 1 mW per gate and typical propagation delay of 33 ns, making this family ideal for applications where power consumption and heat dissipation are the critical parameters.

LOW POWER SCHOTTKY (DM54LS/DM74LS and 54LS)

The low power Schottky family features a combined fivefold reduction in current and power when compared to the TTL family. Gold doping commonly used in the TTL devices reduces switching times at the expense of current gain. The LS process overcomes this limitation by using a surface barrier diode (Schottky diode) in the baker clamp configuration between the base and collector junction of the transistor. In this way, the transistor is never fully saturated and recovers quickly when base drive is interrupted. Using shallower diffusion and soft-saturating Schottky diode clamped transistors, higher current gains and faster turn-on times are obtained. The National LS circuits and a majority of the former Fairchild LS circuits do not use the multi-emitter inputs. They use diode-transistor inputs which are faster and give increased input breakdown voltage; the input threshold is ~0.1V lower than TTL. A few of the former Fairchild LS circuits use the traditional emitter inputs and thus have input breakdown ratings of 5.5V. These circuits are the open-collector gate types 'LS03, 'LS05, 'LS22 and 'LS136; flip-flop types 'LS74, 'LS109, 'LS112 and 'LS113; and the clock inputs of the 'LS490. Another commonly used input is the vertical substrate PNP transistor. In addition to fast switching, it exhibits very high impedance at both the high and low input states, and the transistor's current gain (β) significantly reduces input loading and provides better output performance. The output structure is also modified with a Darlington transistor pair to increase speed and improve drive capability. An active pull-down transistor (Q3) is incorporated to



yield a symmetrical transfer characteristic (squaring network). This family achieves circuit performance exceeding the standard TTL family at fractions of its power consumption. The typical device power dissipation is 2 mW per gate and typical propagation delay is 10 ns while driving a 15 pF/ 2 k Ω load.

SCHOTTKY (DM54S/DM74S)

This family features the high switching speed of unsaturated bipolar emitter-coupled logic, but consumes more power than standard TTL devices. To achieve this high speed, the Schottky barrier diode is incorporated as a clamp to divert the excess base current and to prevent the transistor from reaching deep saturation. The Schottky gate input and internal circuitry resemble the standard TTL gate except the resistor values are about one-half the TTL value. The output section has a Darlington transistor pair for pull-up and an active pull-down squaring network. This family has power dissipation of 20 mW per gate and propagation delays three times as fast as TTL devices with the average time of 3 ns while driving 15 pF/280 Ω load.

ADVANCED LOW POWER SCHOTTKY (DM54ALS/DM74ALS)

The advanced low power Schottky family is one of the most advanced TTL families. It delivers twice the data handling efficiency and still provides up to 50% reduction in power consumption compared to the LS family. This is possible because of a new fabrication process where components are isolated by a selectively grown thick-oxide rather than the P-N junction used in conventional processes. This refined process, coupled with improved circuit design techniques, yields smaller component geometries, shallower diffusions, and lower junction capacitances. This enables the devices to have increased $f_{\rm T}$ in excess of 5 GHz and improved switching speeds by a factor of two, while offering much lower operating currents.




FIGURE 3. DM54LS00/DM74LS00

In addition to the pin-to-pin compatibility of the ALS family, a large number of MSI and LSI functions are introduced in the high density 24-pin 300 mil DIP. These devices offer the designers greater cost effectiveness with the advantages of reduced component count, reduced circuit board real-estate, increased functional capabilities per device and improved speed-power performance.

The basic ALS gate schematic is quite similar to the LS gate. It consists of either the PNP transistor or the diode inputs, Darlington transistor pair pull-up and active pull-down (squaring network) at the output. Since the shallower diffusions and thinner oxides will cause ALS devices to be more susceptible to damage from electro-static discharge, additional protection via a base-emitter shorted transistor is included at the input for rapid discharge of high voltage static electricity. Furthermore, the inputs and outputs are clamped by Schottky diodes to prevent them from swinging excessively below ground level. A buried N+ guard ring around all input and output structures prevents crosstalk. The ALS family has a typical power dissipation of 1 mW per gate and typical propagation delay time of 4 ns into a 50 pF/2 k Ω load.

ADVANCED SCHOTTKY (DM54AS/DM74AS)

This family of devices is designed to meet the needs of the system designers who require the ultimate in speed. Utilizing Schottky barrier diode clamped transistors with shallower diffusions and advanced oxide-isolation fabrication techniques, the AS family achieves the fastest propagation delay that bipolar technology can offer. The AS family has virtually the same circuit configuration as the ALS family. It has PNP transistor or diode inputs with electrostatic protection base-emitter shorted transistors. The output totem-pole consists of a Darlington pair transistor pull-up and an active




FIGURE 3a. 54/74LS00


TL/F/5534-2

pull-down squaring network. The inputs and outputs are Schottky clamped to attenuate critical transmission line reflections. In addition, the circuit contains the "Miller Killer" network at the output section to improve output rise time and reduce power consumption during switching at high repetition rates. The AS family yields typical power dissipation of 7 mW per gate and propagation delay time of 1.5 ns when driving a 50 pF/2 k\Omega load.

FAST® TECHNOLOGY

FAST (Fairchild Advanced Schottky TTL) circuits are made with the advanced isoplanar II process, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and f_T in excess of 5 GHz. Isoplanar is an established National process, used for years in the manufacture of bipolar memories. CMOS, subnanosecond ECL and I³LTM (Isoplanar Integrated Injection Logic) LSI devices.


In the isoplanar process, components are isolated by a selectively grown thick oxide rather than the p^+ isolation region used in the planar process. Since this oxide needs no separation from the base-collector regions, component and



chip sizes are substantially reduced. The base and emitter ends terminate in the oxide wall; masks can thus overlap the device area into the isolation oxide. This overlap feature eliminates the extremely close tolerances normally required for base and emitter masking, and the standard photolithographic processes can be used.

SELECTING A FAMILY

Two factors shoud be considered when choosing a logic family for application, speed and power consumption. New logic families were created to improve the speed or lower the power consumption of the previous families. The following tables rate each family.






FIGURE 5. DM54ALS00/DM74ALS00

Guide to Bipolar Logic Device Families




FIGURE 6. DM54AS00/DM74AS00

TL/F/5534-6

		TTL	LS	ALS	S	AS	FAST	Units
DM5400/DM7400								
2-Input NAND	t _{PLH} •	11	8	5	3	3	3.7	ns
	tPHL*	7	8	5	3	3.7	3.2	ns
	t _r •	12	13	10	6	1.7	4	ns
	t _f *	5	3	3	3	1	3	ns
	Юн	-400	-400	-400	-1000	-2000	-1000	μA
Mil/Com	IOL ·	16	4/8	4/8	20	20	20	mA
	lін	40	20	20	50	20	20	μΑ
· · · · · · · · · · · · · · · · · · ·	<u>h</u> L	- 1.6	-0.36	-0.10	-2	-0.50	-0.6	mA
Min	los	-20	-20	-30	-40	-30	-60	mA
Max	los	- 100	- 100	-112	- 100	112	-150	mA
	Іссн	8	1.6	0.85	16	3.2	2.8	mA
	ICCL	22	4.4	3.0	36	17.4	10.2	mA
Mil	V _{OH}	2.4	2.5	V _{CC} -2	2.5	V _{CC} 2	2.5	v
Com	VOH	2.4	2.7	V _{CC} -2	2.7	V _{CC} -2	2.5	v
Mil	V _{OL}	0.4	0.4	0.4	0.5	0.5	0.5	V
Com	V _{OL}	0.4	0.5	0.5	0.5	0.5	0.5	V
	V _{IH}	2	2	2	2	2	2	v
Mil	VIL	0.8	0.7	0.7	0.8	. 0.8	0.8	V
Com	VIL	0.8	0.8	0.8	0.8	0.8	0.8	v
	VI	- 1.5	-1.5	- 1.5	-1.2	-1.2	-1.2	V
Mil	NM-H	400	500	500	500	500	500	mV
Com	NM-H	400	700	500	700	700	500	m∨
Mil	NM-I	400	300	400	400	300	300	mV
Com	NM-I	400	300	300	300	300	300	mV
Gate Power x		121	17.6	5.8	66	13.2	14.2	pj
Delay Product								
DM5474/DM7474								
D Flip-Flop (CLK to Q)	t _{PLH*}	14	17	8	8	5.5	5.3	ns
	tPHL*	20	22	14	9	6	6.2	ns
(PS or CLR to Q)	t _{PLH*}	14	17	6	6	4.5	4.6	ns
,	t _{PHL*}	20	22	14	12	6	7.0	ns
(CLK HI)	tw	30	25	14.5	8	4	4.0	ns
(PS or CLR LOW)	tw	30	20	14.5	9	4	5.0	ns
(, , , , , , , , , , , , , , , , , , ,		20	25		3	3/2	3/2	
	tSET-UP	20 5	25 0	15 0	3	2/1	1.0	ns ns
	tHOLD							
	t _r *	13	9	9	4	5	4	ns
	t _f *	6	6	4	3	3	3	ns
	f _{MAX*}	25	33	34	95	125	125	MHz
	Іон	400	-400	-400	1000	-2000	- 1000	μΑ
Mil/Com	lol	16	4/8	4/8	20	20	20	mA
(CLK/D)	Чн	80/40	20	20	100/50	20	20	μΑ
(PS/CLR)	Чн	40/120	40	40	100/150	40	20	μΑ
(CLK/D)	ΙL	-3.2/-1.6	-0.4	0.2	-4/-2	-0.5	-0.6	mA
(PS/CLR)	կլ	-1.6/-3.2	-0.8	-0.4	-4/-6	-1.8	-1.8	mA

1

Guide to Bipolar Logic Device Families

1-7

Guide to Bipolar Logic Device Families

		TTL	LS	ALS	S	AS	FAST	Units
M5474/DM74	74 (Continued	J)						
Min	los	-20/-18	-20	-30	-40	-30	-60	mA
Max	los	-55	-100	-112	-100	-112	-150	mA
	Icc	15	8	4	50	16	· 16	mA
Mil	V _{OH}	2.4	2.5	V _{CC} -2	2.5	V _{CC} -2	2.5	v
Com	V _{OH}	2.4	2.7	V _{CC} -2	2.7	V _{CC} -2	2.5	v
Mil	VOL	0.4	0.4	0.4	0.5	0.5	0.5	V
Com	VOL	0.4	0.5	0.5	0.5	0.5	0.5	V
	VIH	2	2	2	2	2	2	v
Mil/Com	VIL	0.8	0.7/0.8	0.8	0.8	0.8	0.8	v
	VI	-1.5	- 1.5	- 1.5	- 1.2	-1.2	-1.2	٧
Mil	NM-H	400	500	500	500	500	500	mV
Com	NM-H	400	700	500	700	500	500	mV
Mil	NM-L	400	400	400	300	300	300	mV
Com	NM-L	400	300	300	300	300	300	mV

Note: See Test Waveforms in this section for loading conditions, t_r and t_f are measured from 10% to 90% of waveform.

Note: NM-H is noise margin high, NM-L is noise margin low.

*Typical values. Other values are limit values.

Bipolar Logic Family Output Source/Sink Capability: 54/74 Families

Output			TTL	LS	ALS	S	AS	FAST	Units
Standard	Mil	Юн	-0.4	-0.4	-0.4	-1	-2	-1	mA
	Com		-0.4	0.4	-0.4	-1	-2	-1	mA
	Mil	lo∟	16	4	4	20	20	20	mA
	Com		16	8	8	20	20	20	mA
Buffered	Mil	ЮН	-0.8	-0.4	-1	-1	- 48	-12	mA
	Com		-0.8	0.4	-2.6	-1	48	-12	mA
	Mil	I OL	16	4	12	20	48	48	mA
	Com		16	8	24	20	48	64	mA
Bus Driver	Mil	Юн	-2	-1	-12	-2	15	-12	mA
	Com		-5.2	-2.6	-15	-6.5	15	-12	mA
	Mil	IOL	32	12	12	20	64	48	mA
	Com		32	24	24-48	20	64	64	mA

Fan-In and Fan-Out

		TTL	LS	ALS	S	AS	FAST	Units
Input Load	High	1	0.5	0.5	1.25	0.5	0.5	U.L.
	Low	1	0.225	0.0625	1.25	0.3125	0.375	U.L.
Output Drive	High	10	10	10	25	50	25	U.L.
-	Low	10	5	5	12.5	12.5	12.5	U.L.

Note: UNIT LOAD (U.L.) Standard is referenced with respect to standard TTL device loading. It is defined as:

1 U.L. = 40 µA (HIGH State)

1 U.L. = 1.6 mA (LOW State)

ALS/AS IC Device Testing



LS/AS IC Device Testing

Understanding the intent and practice of IC device testing is vital to insuring both the quality and proper usage of integrated circuits. All National Semiconductor data sheets list the AC and DC parameters with min and/or max limits, along with forcing functions. Understanding when a part fails the limit, and which forcing functions are really tighter, is critical when determining if an IC device is good or bad.

All of National's databook parameters are defined and guaranteed for "worst-case testing." Input loading currents (fanin) are tested at the input and V_{CC} levels that most increase that loading, while the output drive capability (fan-out) is tested at the input and V_{CC} levels that most decrease that capability. I_{CC} is tested with the input conditions and V_{CC} levels that yield the greatest I_{CC} value, and V_{CLAMP} is tested such that the negative voltage is maximized for the given clamp current. The fan-in and fan-out specs are contained in the I_{IH}, I_{OH}, I_{IL} and I_{OL} values. To guarantee these fan-in and fan-out limits at 10, the I_{OL} must be at least 10 times the I_{IL} and the I_{OH} must be at least 10 times the I_{IL} and the fan-in and fan-out specifications are valid only within a given device family. The standard input loading and output drives are shown in Table I.

Notice that the I_{OL} is at least 10 times the I_{IL} and that the I_{OH} is greater than 10 times the I_{IH}. Also notice that these are "standard" drive and load currents for single sink outputs and inputs. Certain devices may have multiple load inputs where the input line goes to several input structures and has, say, 2 or 3 times the normal I_{IL} and I_{IH} loading.

Certain other devices will have "triple sink" outputs that can drive 3 times the standard I_{OL} and I_{OH} currents. These devices are generally bus drivers, or drivers intended to drive highly capacitive loads. Finally, there are certain devices that have PNP inputs that reduce the $I_{|L|}$ loading to typically $-200 \ \mu$ A, thus allowing an increased DC fan-in of 20. One must therefore be careful when interfacing many different types of devices, even in the same family, and not simply go the "fan-out of 10" rule.

When dealing with any kind of device specification, it is important to note that there exists a pair of test conditions that define that test: the forcing function and the limit. Forcing functions appear under the column labeled "Conditions" and define the external operating constraints placed upon the device tested. The actual test limit defines how well the device responds to these constraints. For example, take the parameter VOH(min) for the DM74LS00. It is tested at $V_{CC(min)} = 4.75V$ commercial, using an $I_{OH} = -400 \ \mu$ A. If we required an $I_{OH} = -800 \ \mu$ A, this would be a "tighter" test, as the output voltage drops with increased IOH. Hence, a device that would pass the -800 µA IOH would also pass the $-400 \ \mu A \ I_{OH}$, but not necessarily the other way around. Futhermore, VOH tracks with VCC, which is why VCC(min) is the worst-case testing, and not V_{CC(max)}. Finally, forcing inputs to threshold represents the most difficult testing because this puts those inputs as close as possible to the actual switching point and guarantees that the device will meet the VIH/VIL spec.

Device Family	Input Loading	Output Drive
TTL	$I_{\rm IL} = -1.6 \rm mA$ $I_{\rm IH} = 40 \mu \rm A$	$I_{OL} = 16 \text{ mA}$ $I_{OH} = -400 \ \mu\text{A}$
Low Power Schottky	$I_{\rm IL} = -400 \mu {\rm A}$ $I_{\rm IH} = 20 \mu {\rm A}$	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$ $I_{OH} = -400 \mu \text{A}$
Advanced Low Powered Schottky	$I_{\rm IL} = -100 \rm mA$ $I_{\rm IH} = 20 \mu \rm A$	$I_{OL} = 4 \text{ mA}$ $I_{OH} = 8 \text{ mA}$ $I_{OH} = -400 \mu \text{A}$
Schottky	$H_{\rm IL} = -2 \rm mA$ $H_{\rm IH} = 50 \mu \rm A$	$I_{OL} = 20 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
Advanced Schottky	$I_{\rm IL} = -500 \ \mu A$ $I_{\rm IH} = 20 \ \mu A$	$I_{OL} = 20 \text{ mA}$ $I_{OH} = -2 \text{ mA}$
Low Power	I _{IL} = -180 μA I _{IH} = 10 μA	$I_{OL} = 2 \text{ mA}$ $I_{OL} = 3.6 \text{ mA}$ $I_{OH} = -200 \mu \text{A}$
FAST	$I_{\rm IL} = -600 \mu \text{A}$ $I_{\rm IH} = 20 \mu \text{A}$	$I_{OL} = 20 \text{ mA}$ $I_{OH} = -1 \text{ mA}$

TABLE I. Fan-In/Fan-Out

ALS/AS IC Device Testing

Tables II and III show the "direction" of the looser/tighter testing for most common DC parameters. Notice that one can tighten either the forcing function or the limit, or both. Tightening either one is sufficient to insure a tighter test. Also notice the difference between max and min limits. For I_{OS} (double-ended limits), even though -20 mA is more positive than -100 mA, and is mathematically the max limit,

the magnitude of the number is the determining factor when deciding which is the max limit. The negative sign simply implies the direction that the current is going, with a negative current leaving the device, and a positive current entering the device. Table II shows the direction of tighter forcing functions, while Table III shows the direction of tighter limits.

TABLE II. Looser/Tighter Forcing Functions Example: DM74ALS00	TABLE II. Looser/Ti	ahter Forcina Functions	Example: DM74ALS00
---	---------------------	-------------------------	--------------------

Condition	Test	Looser	Nominal	Tighter	Units
IIK	VIK	-17	-18	19	mA
Юн	VOH	- 350	-400	-450	μΑ
IOL	VOL	7	8	9	mA
V _I	i i	6.5	7	7.5	V
VIH	կլ	2.6	2.7	2.8	v
VIL	11	0.5	0.4	0.3	(V
Vo	los	3	2.25	2	V
Vcc	Icc	5.0	5.5	6.0	V

TABLE III. Looser/Tighter Test Limits Example: DM74ALS00

Parameter	Looser	Nominal	Tighter	Units
V _{IH(min)}	2.1	2.0	1.9	V
VIL(max)	0.7	0.8	0.9	v
VIK(max)	-1.6	-1.5	-1.4	V
VOH(min)	2.6	2.7	2.8	V
V _{OL(max)}	0.6	0.5	0.4	v
I _{I(min)}	125	100	75 [·]	μΑ
IIH(max)	25	20	15	μΑ
IL(max)	-125	-100	-75	μA
IOS(max)	-120	-112	-100	mA
lOS(min)	-25	-30	-35	mA
ICCH(max)	1.0	0.85	0.7	mA
ICCL(max)	3.5	3	2.5	mA


Following are the test set-ups that are used to test the DC parametrics. In each case, the gate connection, equivalent circuit schematic and resultant voltage/current plot are shown.

The indicated graphs are typical of LS products and are similiar to other bipolar logic families. The schematics shown are for single inversion devices and represent generalized circuits.

OUTPUT VOLTAGE LOW LEVEL (VOL)

Both inputs are connected to logic "1" values (assuming an inverting gate) and forced at the VIH specs. VCC minimum is used, and I_{OI} is forced on the output. The resulting V_{OI} is

V_{OL} vs I_{OL} Typical ALS Device Curve VOH VS IOH Typical ALS Device Curve юн 8.0 0.4V Mil: 4 mA -400 μA Mil Com: 8 mA 0.5V -400 μA Com: 6.0 l_{oL} (mA) ₹**-200** 40 Э 20 -400 00 0.5 1.5 25 25 3.0 3.5 4.0 V_{OL} (V) V_{OH} (V) TL/F/10621-1 TL/F/10621-2 Vcc = MIN Vec VIN HIGH TL/F/10621-3 TL/F/10621~4 TI /F/10621-5 TL/F/10621-6



measured. For typical LS products, the military and commercial test points are indicated on the VOL vs IOL graph. In

each case, the device must not exceed the VOL spec when

One input is tied high (any value above 2.0V) and the other

input is forced at the VIL threshold (assuming a single inver-

sion gate). The minimum V_{CC} value is used. Each input is

tested independently and the IOH current is forced. The resulting VOH is measured. The VOH vs IOH graph shows the

military and commercial VOH/IOH test points for standard

the IOL current is being forced.

LS products.

OUTPUT VOLTAGE HIGH LEVEL (VOH)


INPUT CURRENT HIGH LEVEL (IIH)

 I_{IH} tests the input leakage in the high state. For MET, diode, and PNP input, the test set-up consists of all inputs except the one under test tied high (greater than V_{IH}). The remaining input has the V_{IH} value forced upon it, and the resultant I_{IH} is measured. This test checks for emitter-to-collector inverse transistor action for MET inputs, and reverse bias leakage for diode and PNP inputs.

For MET inputs, there is also an additional set-up for $I_{\rm IH}$ testing that checks for emitter-to-emitter transistor action. This is done with all the other inputs tied to ground.

MAXIMUM INPUT CURRENT (II)

 I_I or BV_{IN} testing is the same as the emitter-to-collector leakage test (I_{IH}) and guarantees that the input will not pass more than the specified current at the stated specification (100 μ A at 7V for LS).




INPUT CURRENT LOW LEVEL (IIL)

One input at a time is tested with the other inputs tied to a solid "1" value. V_{CC} is set to the maximum value and the V_{IL} value is forced. I_{IL} is then measured.

$$\begin{split} I_{IL} &= \frac{[V_{CC} - (V_{IL} + V_{BE})]}{R1} & \text{Standard Inputs} \\ I_{IL} &= \frac{[V_{CC} - (V_{IL} + V_{SH})]}{R1} & \text{Diode Inputs} \\ I_{IL} &= \frac{[V_{CC} - (V_{IL} + V_{BE})]}{R1 \times \beta} & \text{PNP Inputs} \end{split}$$

 I_{IL} is intended to measure the value of the base pull-up resistor on the input, and to guarantee the maximum input load an IC presents.



ALS/AS IC Device Testing


OUTPUT SHORT CIRCUIT CURRENT (IOS)

 l_{OS} is measured with $V_{CC(max)}$ and the 0V forced on the output while it is in the high state. The resultant current is measured. The purpose of this is to check the l_{OS} resistor that forms the Darlington's collector pull-up. This parameter is important as it reflects both the maximum current the device will draw and the maximum drive it will provide when it is switching from low to high.

Caution must be taken when measuring TTL, LS and S outputs as the power dissipated on the die will be substantial. $I_{\rm OS}$ shorts should not be maintained in excess of one second or damage to the device may result.

SUPPLY CURRENT HIGH LEVEL (I_CCH) AND SUPPLY CURRENT LOW LEVEL (I_CCL)

Both I_{CCH} and I_{CCL} are tested using the V_{CC} maximum value. The inputs are set to the values necessary to achieve the output in the desired state. All outputs are left open, neither sourcing nor sinking current. The goal of this test is to guarantee the maximum quiescent operating power that the device will draw.




ALS/AS IC Device Testing


INPUT CLAMP VOLTAGE (VIC OR VIK)


V_{CLAMP}(V_{IK}) is measured with all but one input tied high and the IIK current forced on the remaining input. V_{CC} is set to the minimum and the VIK voltage is measured.

OUTPUT TRI-STATE CURRENT HIGH LEVEL (IOZH) AND OUTPUT TRI-STATE CURRENT LOW LEVEL (IOZL)

TRI-STATE® ISINK and ISOURCE are measured with the output control input tied to the appropriate threshold value (usually $V_{IL} = 0.8V$) and with $V_{CC(max)}$. This is to insure that








the output will have the greatest drive capability and the TRI-STATE control can effectively "turn off" the output under these conditions.

TRI-STATE ISINK: Output is set in the high state and then TRI-STATE mode. $V_{OZL} = 0.4V$ is then applied. The current drawn out of the device is then measured.

TRI-STATE ISOURCE: Output is set in the low state and then TRI-STATE mode. V_{OZH} = 2.7V is then applied. The current drawn into the device is then measured.




1_{0ZH}

TL/F/10621-23

HIGH LEVEL OUTPUT CURRENT (OPEN-COLLECTOR DEVICES ONLY)

 I_{CEX} is tested with the output in the high state. V_{CC} is set to 5.0V and the specified voltage (5.5V for LS) is applied to the output. The inputs are at the threshold values (0.8V and 2.0V, depending upon the logic to put output in the high state) and the resulting I_{CEX} leakage current is measured.



TL/F/10621-26

AC SWITCHING CHARACTERISTICS

The AC switching characteristics are generally measured in units of time (commonly in nanoseconds), and define how long it takes for the signal to propagate from the input to the output. The definitions used in determining the pass/fail status of each limit are not the same for AC as they are for DC. The distinction lies in the fact that for DC operation there exists one characteristic V-I curve on which the device must operate. Devices are good if they operate on the correct side of the limit, and bad if they operate on the wrong side of the limit. When dealing with certain AC parameters (f_{MAX}, t_{SET-UP}, t_{HOLD}, t_{RELEASE}, t_{PW}), the device can, and usually does, operate on both sides of the databook limit. The limit really implies a boundary that all devices are guaranteed to exceed. Depending upon the parameter, the device will either operate at all values above and some below the limit, or it will operate at all values below and some above the limit. In each case, the device is only guaranteed to operate for all values on one side of the limit. Although the device will also operate beyond the limit, it is not guaranteed to. Furthermore, device operation beyond the limit is not considered a failure. For instance, take the fMAX parameter with a min limit of 25 MHz. All devices are guaranteed to operate at all frequencies below 25 MHz and will operate in excess of 25 MHz, although this is not guaranteed. Now, take the example of t_{SET-UP} with a minimum limit of 25 ns. All of the devices are guaranteed to operate with a set-up time of 25 ns and longer, and will operate with set-up times below 25 ns, although this is not guaranteed either. Be aware that both of these specifications are listed in the minimum column in the databook, but the interpretation of what is failing differs significantly.

Propagation delays (called prop delays and denoted by the symbols t_{PHL} and t_{PLH}) are specified as maximum limits, and guarantee the maximum time one must wait to insure that the correct data has appeared at the device's output. Each propagation delay is specified from one input to one output only.

Input set-up and hold times (including t_{RELEASE}) specify how long one input must be stable at a particular logic level prior to an action occurring at another input. For example, take the DM54/74LS74 positive-edge-triggered D flip-flop. The "set-up 1" specification defines how long a logic "1" must be present *and* stable at the DATA input prior to the positive edge of the CLOCK to insure that the device will recognize that data as a "1". There also exists a "hold 1" specification which specifies how long a logic "1" must be held after the active edge of CLOCK for the device to recognize that logic "1". Both the set-up and hold times must always be met or the device will not necessarily bring in the proper data. Set-up times are generally positive, while hold times may be either positive or negative, usually negative. The meaning of a negative hold time is that the data may be removed from the input prior to the active edge of CLOCK, and the CLOCK will still bring in the desired data. Set-up and hold times are specified as minimum values, since this defines the minimum time data must be stable prior to any change at the CLOCK input. Removing the data sooner than the minimum time may cause improper action on the part of the device.

 $t_{\mbox{RELEASE}}$ is specified on devices where there is an input that must be set inactive prior to the active edge of CLOCK. Such inputs are usually overriding inputs like CLEAR and PRESET. With CLEAR active, it will prevent the device from switching on the CLOCK signal. $t_{\mbox{RELEASE}}$ is defined as the time it takes for the CLEAR input to "release" the device for clocking action, and is specified as a minimum. This represents the maximum delay required between CLEAR going inactive and the active edge of CLOCK to insure proper device operation.

All devices that have a CLOCK input also have a specification that defines the maximum speed that the CLOCK can be driven, called f_{MAX} . This specification is defined as a minimum specification and states that all of the devices will

be able to operate at frequencies up to 25 MHz. For the DM54/74LS74 with an f_{MAX} of 25 MHz, all of the devices are guaranteed to operate at all clock frequencies, up to and including 25 MHz. Although no devices are guaranteed to operate above f_{MAX} (only below it), most devices will operate beyond the maximum specification. The minimum limit does *not* state that the device will not operate below f_{MAX} or that any devices that do are bad, but rather that all the devices will operate up to the limit.

Table IV shows the direction of the tighter testing for the more common AC parameters. All prop dealys (those AC parameters that have the symbols t_{PLH} or t_{PHL}) have simple min/max limits. The device is guaranteed to operate within the bounds of the min/max limits, and any operation outside these limits denotes a device failure. t_{SET-UP} , t_{HOLD} , f_{MAX} , and $t_{RELEASE}$ parameters have limits that denote guaranteed to operate up to the boundary) but no guarantee is made concerning the device operation (or lack of it) beyond the boundary.

For detailed information on the AC waveforms, please see the test waveforms in this section.

Test	From	Looser	Nominal	Tighter	Units	
f _{max(min)}		33	34	35	MHz	
t _{PLH(max)}	CLK	17	16	15	ns	
	PRE, CLR	14	13	12	ns	
t _{PLH(min)}	CLK	4	5	6	ns	
. ,	PRE, CLR	2	3	4	ns	
t _{PHL(max)}	CLK	19	18	17	ns	
	PRE, CLR	16	15	14	ns	
t _{PHL(min)}	CLK	4	5	6	ns	
	PRE, CLR	4	5	6	ns	
t _{W(min)}	CLK-HI	15.5	14.5	13.5	ns	
	CLK-LO	15.5	14.5	13.5	ns	
	PRE, CLR-LO	15.5	14.5	13.5	ns	
t _{SU(min)}	DATA	16	15	14	ns	
. ,	PRE, CLR-INA	11	10	9	ns	
t _{HOLD} (min)	DATA	1	0	-1	ns	

TABLE IV	Looser/Tighter	AC Test Limite	Example: DM74ALS74A
TADLL IV.	Looser/ righter	AC LEST FUILTS	LAMIPIC. DMITHALOTHA

Designing with TTL

54/74 series TTL has been used for more than a decade with excellent results, and continues to be a standard choice for design engineers because of the wide performance range and system optimization possible from the different families available. 54/74 logic comes in 8 different speed/power families (standard TTL, LS, S, ALS, AS, L, and F) that allow a design engineer to select device performance to suit his needs. Understanding the differences and the general limitations of all these families will go a long way toward insuring that a system will operate as intended with the minimum of corrections and redesigning.

FAMILY COMPATIBILITY: Intermixing Logic Types in One Design

Family interchangeability is a beneficial characteristic of the different TTL families and provides the designer with the ability to customize specific areas of his design in order to accomplish the task of achieving both high performance and the lowest power consumption possible. However, interchangeability is not simply a matter of replacing, say, an S00 for an LS00 to improve the speed and replacing an LS00 for an S00 for power savings. One must also look at the DC and AC characteristics to insure that the replacement device will be compatible with the existing circuit. The DC problems include input loading and compatible output drive capabilities. The AC problems include insuring that the new device speeds will be acceptable to the rest of the system. The different logic families also generate different amounts of noise and have different noise immunity. Finally, measure points for the AC parameters of the different families, although very similar, do vary some, and this will require attention.

SUPPLY RAILS: Why Not to Exceed the Specs

All bipolar logic (both junction and oxide isolated) is made up of selectively located regions of differently doped materials that form transistors, resistors, and diodes. Because of this, certain overall requirements are necessary to insure that the IC will be able to perform its task without interference from its environment. The first characteristic of bipolar devices is that the two power rails (V_{CC} and ground) represent the two voltage extremes that should be used in any system. Certain exceptions exist, primarily inputs and opencollector outputs that are pulled up to higher voltages than V_{CC}. However, while it is occasionally permissible to exceed the V_{CC} specification, it is never permissible to drive any input or output more than 0.5V below the ground reference. This limitation is due to the method used to electrically isolate the many circuit elements that are present on a bipolar IC. Oxide isolated devices use an oxide layer surrounding the various transistor and resistor tanks to provide an insulating barrier, while the original junction isolated devices use reverse biased PN junctions to provide that barrier. In both cases, the circuit is built on a P-type substrate that uses reverse biased PN junctions to separate the different circuit elements. The ground pin is electrically connected to the substrate and must be the most negative voltage on the device. When an input or output pin is taken below ground, the normally reverse biased isolation regions between the elements become forward biased and electrically connect National Semiconductor Application Note 363 Walt Sirovy



these elements together, thus eliminating the integrity of the circuit. This may or may not result in actual damage to the device depending upon the magnitude of the violating signal and the specifics of the device being violated. This holds true for both junction and oxide isolated logic. Oxide isolated logic may provide more margin before failing (thereby "working" in some marginal designs), but it is nevertheless subject to the same kind of limitations as junction isolated logic.

IMPROPER GROUNDING: Noise Immunity, Floating Grounds

Bipolar logic uses the ground rail as the signal reference. Consequently, any modulation on the ground line will be directly added to the signal voltage. The logic "0" input noise margin is guaranteed as the difference between the VOL and VIL specification, and the logical "1" input noise margin is guaranteed as the difference between the VOH and VIH specification. This noise margin is intended to be protection against a reasonable amount of noise present. Insufficient grounding techniques can cause significant IR and I drops on the ground line between two ICs and result in a "floating" ground line. This is due to the large currents that are present on ground and V_{CC} during high speed switching and means that the two devices are not using the same reference point. Any voltage drop in the ground line is added to the signal and ends up consuming some of the noise margin. Eventually, the mismatch caused by the floating ground will exceed the total noise margin and cause erroneous data to propagate through the system. The solutions to this problem are many and varied, but all of them revolve around improving the system grounding and include such ideas as providing separate signal and power grounds.

V_{CC} NOISE AND DECOUPLING: Providing Clean Power

The V_{CC} power rail is also susceptible to both I_B and I_L voltage drops. The problems that arise from the V_{CC} line are not the same as the problems that arise from the ground line. Since the VOH level tracks the VCC almost exactly, any voltage loss on the V_{CC} line is directly transferred to the VOH level. However, the noise margin for the logic high state is typically 700 mV for commercial and 500 mV for military product, versus 400 mV and 300 mV for commercial and military product, respectively, for the logic low level. The main consequences of a drooping V_{CC} line now become IOL/IOH drive capability, and the AC performance in critical applications. Although bipolar devices are only guaranteed to operate over a given V_{CC} range (5V \pm 10%), these devices typically function to V_{CC} values as low as 4V. Be aware that if the device does indeed function down to 4V, the AC and DC characteristics will be compromised, some quite severely.

Designing in a good power distribution system will insure that all the devices in the circuit will perform the same, regardless of their physical location. Properly decoupling the V_{CC} against both high and low frequency noise will help eliminate any problems with individual device operation. High frequency noise (100 MHz and above) comes primarily from two sources, while low frequency noise (less than 25 MHz) results from primarily one source.

SOURCES OF HIGH FREQUENCY NOISE ON THE V_{CC} LINE

1) High frequency noise results from the device rapidly switching logic levels. The bulk of the switching current from a low to high transitions shows up in I_{CC} current surges, while the bulk of the switching current from a high to low transition shows up in ground current surges.

2) Noise is transmitted through the changing magnetic fields that result from the changing electric fields in a switching line and are picked up on adjacent signal paths.

Note that the frequency causing the noise is not the signal's frequency, but the frequency of the signal's slew rate. For instance, in an S00 that is switching 0V to 3V at 1 MHz, the slew rate of the output is typically about 1 ns/V, which is a frequency of around 160 MHz. The faster the slew rate, the higher the frequency, until one has an ideal square wave with infinite frequency. It is this frequency component that gives rise to the strong magnetic fields associated with switching bipolar devices.

SOURCES OF LOW FREQUENCY NOISE ON THE $\ensuremath{\mathsf{V_{CC}}}$ LINE

1) Low frequency noise results from the change in the I_{CC} current demand as devices change state. For instance, gates, flip-flops, and registers will draw different I_{CC} currents, depending upon the state of the outputs.

The most commonly used method for countering these noise problems is to decouple the V_{CC} line. With this approach, capacitors are used to stabilize the V_{CC} line and filter out the unwanted frequency components. A small value capacitor (i.e., 0.1 µF) is used near the device to insure that the transient currents arising from device switching and magnetic coupling are minimized. A large value capacitor (i.e., 50 µF to 100 µF) is used on the board in general to accommodate the continually changing ICC requirements of the total V_{CC} bus line. The following table shows a rough "rule of thumb" approach to determining how many capacitors to use for a given number if ICs. Be aware that the table is not a hard and fast rule, and that you must always evaluate your particular application to insure that there is sufficient V_{CC} decoupling. When using these guidelines, be sure that the devices are located near each other and near the capacitor. If the capacitor is too far away, I_R and I_I drops will diminish the capacitor's effect. All capacitors (especially the 0.01 µFs) must be high frequency RF capacitors. Disk ceramics are acceptable for this application. Keep in mind that, in synchronous systems, since a majority of the devices will be switching at once, alter your power distribution system accordingly.

Device Family	Number of Capacitors
AS, S, ALS, LS, H	1 Cap per 1 device
TTL, L	1 Cap per 2 devices

TYING ALL UNUSED INPUTS TO A SOLID LOGIC LEVEL

Unused inputs on TTL devices float at threshold, anywhere from 1.1V to 1.5V, depending upon the device and its family. While this usually simulates a "high", many application problems can be traced to open inputs. Inputs floating at threshold are very susceptible to induced noise (transmitted from other lines) and can easily switch the state of the device. A good design rule is to tie unused inputs to a solid logic level. Inputs are usually tied to V_{CC} through a 1 kΩ to 5 kΩ resistor, since tying them to ground means supplying the I_{IL} current instead of the I_{IH}. The resistor is recommended

to protect the input against V_{CC} voltage surges and to protect the system against the possibility of the input shorting directly to ground. A single 1k resistor can handle up to 10 inputs.

TERMINATIONS: Why Terminate a Transmission Line?

Whenever signals change voltage levels, a wavefront is created that propagates according to the characteristics of the transmission line being used. If the overall length of the signal path is short compared with the signal's wavelength (1/frequency), then none of the complications of transmission lines are present. However, if the length of the signal path is long in comparison, then the wavefront will be significantly affected by the geometry and composition of that transmission line.

Fortunately, when dealing with a single board layout, the distances are usually short enough that one need not worry about the difficulties of terminating or impedance matching the line. However, if one is driving between boards or over long distances, he must be aware of the characteristics involved. When dealing with transmission lines it is necessary to know the impedance of the line. Every time the signal wavefront encounters a discontinuity (a point where the impedance changes, whether from a branch, junction or because of a change of environment), the opportunity for reflections and standing waves is present. These waves can easily cause the loss of the signal's integrity, having the ability to build voltages that are large enough to destroy an IC. Proper line termination will insure that the signal propagates down the line and is totally absorbed at the receiving end, thus preventing these waves from occurring.

Listed below is a guideline to the types of transmission lines to use when sending signals over various distances.

- 0" to 12" Single wire conductor OK. Use point-to-point routing and avoid parallel routing if possible. Ground plane recommended, but not mandatory. Space conductors as far apart as possible to reduce line to line capacitance.
- 12" to 6' Dense ground plane required with wire routed as closely as possible. Twisted-pair lines or coaxial cable mandatory for clock lines and recommended for all sensitive control lines.
- Over 6' Use fully terminated transmission lines. Avoid the use of radially distributed lines and avoid sharp bends in the line. Be aware that transmission lines have complex impedances and are not simply resistive in nature.

BUS DRIVERS: On Board vs Off Board

Many of the TRI-STATE® buffers and flip-flops are intended to connect directly to the system bus and must be able to drive heavily capacitive loads. Keeping this in mind, all of National's LS TRI-STATE devices have "triple-sink" capability; that is, the I_{OL} and I_{OH} drive currents have been tripled. However, these devices are intended to drive single board buses. Driving off the board with these devices can easily lead to serious problems.

When using standard logic bus drivers on a single board, be aware that many of the octal and bus oriented devices have PNP inputs to reduce DC loading. PNP inputs on 54S/74S devices tend to be more capacitive than the corresponding diode or emitter inputs, and as such, compromise the AC loading of the bus. Careful attention must be given to both DC and AC loading when driving heavily loaded buses. PNP inputs on LS/AS/ALS operate at significantly lower currents and do not significantly increase capacitive load.

It is strongly recommended that any time a bus line leaves a board, interface bus drivers be used. These devices (see National's 1986 Interface/Databook) are specifically designed to impedance match different kinds of transmission lines and have the necessary current drive to handle the job. Using an ordinary logic device will usually yield poor results. If one must drive a transmission line with a logic device, there are some guidelines that should be followed to minimize the problems that can result.

1) Take care to properly terminate the bus. Be aware that every time a signal passes through a different impedance, an interface is created and that any impedance mismatch will result in reflections.

2) Never drive off the board with a bistable element like a flip-flop or a latch. This is because those devices are very susceptible to reflected waves changing their state. By buffering the output of the latch with another device, the reflected wave can affect the output of the buffer, but not the latch. This means that when the wave finally dies out, the latch will still have the proper data and the buffer will "snap back" to the proper output.

3) Be sure to carry an adequate ground plan with the signals and to shield the bus. Carrying a good ground plan (use multiple ground lines spaced around the connector if possible) will reduce the problem of floating ground, and the shielding will help protect the signal lines for induced noise. Using twisted-pair transmission lines for critical signals helps to eliminate the capacitive coupling that can degrade signals, or even cause false signals.

4) It is best to buffer any clock or control lines that depend upon fast, clean switching. Buffering at both the sending and receiving end will go a long way toward insuring that the clock can accomplish its goals.

5) Use the devices with Schmitt inputs to add to the noise margin of the receiving device. This will help increase the noise rejection of the system. Decouple each receiver separately, connecting the capacitor directly between ground and V_{CC} . Make sure that the device ground is tied directly to the bus ground.

6) If using open-collector devices to drive the bus, add a pull-up resistor on the input to the receiving device if the I_{OL} current of the driving device can handle it. A resistance in the 300Ω range will significantly improve the signal's rise time.

AC LOADING: What Do AC Loads Look Like, and Why?

The standard AC load for all of the logic families, except ALS and AS, is built around a diode chain to ground and a pull-up resistor to V_{CC} with added capacitance. This load is designed to look like the standard logic circuit input structure, and to simulate the appearance of switching in an actual application. For ALS and AS, the load is built around a resistor to ground and added capacitance. This is primarily for the requirements of high speed device testing. There also exists a set of standardized military AC loads that were

designed to approximate the input structure, while using no switches for the TRI-STATE parameters. Please see waveforms in this section. In the final analysis of these loads, it must be kept in mind that they represent a standard that can be used to determine the quality of an IC. No load will be able to predict exactly how a cievice will perform in a circuit or the speeds that a device can achieve in a good test jig with the spec load, as compared to the speeds that a device will produce in an application.

OPEN-COLLECTOR DEVICES: What They Are, How to Use Them

Open-collector devices are totem pole outputs where the upper output (usually a Darlington transistor) is left out of the circuit. As such, these devices have no active logic high drive and cannot be used to drive a line high. The advantage to open-collector devices is that a number of outputs can be directly tied together. If one were to tie two complete totem pole outputs together, then at some time one output would be driving high while the other output was driving low. The result is that one device will be dumping excessive current directly into the other device. The resulting power dissipation in both devices can easily degrade the lifetime of the device. Since open-collector devices only have active drive in one state, if two connected devices drive to opposite states, the low state will always predominate and there will be no degradation to either device. Open-collector specifications are obvious by the lack of a VOH specification. The only V_{OH}/I_{OH} specification is the leakage limits, and these are specified at $V_{OH} = 5.5V$.

When dealing with open-collector devices, it must be noted that each output requires a resistive pull-up, usually tied to V_{CC} . (By using high voltage outputs, one can tie the resistor pull-up to a voltage higher than V_{CC} .) Designers often try to get away with tying the output to an input and relying on the I_{IL} current to pull up the output. This is unwise, as it is just like leaving inputs floating: the input is very susceptible to noise and can easily give false signals. Shown below are two equations that can be used to determine the min/max range of the pull-up resistor.

$$R_{MAX} = \frac{(V_{CC(MIN)} - V_{OH})}{(N1 \bullet I_{OH} + N2 \bullet I_{IH})}$$
$$R_{MIN} = \frac{(V_{CC(MIN)} - V_{OL})}{(I_{OL} - N2 \bullet I_{IL})}$$

where: N1 = the number of open-collector devices tied together,

N2 = the number of inputs being driven on the line.

If the maximum resistance is exceeded, then it is possible for the total leakage currents from all of the inputs and outputs to pull the V_{OH} level below the spec value. Likewise, if the R_{MIN} value is exceeded, then the driving device may not be able to pull down the signal line to a solid V_{OL} . Either of these two cases can easily result in false logic levels being propagated through the system.

Designer's Encyclopedia of Bipolar One-Shots

INTRODUCTION

National Semiconductor manufacturers a broad variety of industrial bipolar monostable multivibrators (one-shots) in TTL and LS-TTL technologies to meet the stringent needs of systems designers for applications in the areas of pulse generation, pulse shaping, time delay, demodulation, and edge detection of waveforms. Features of the various device types include single and dual monostable parts, retriggerable and non-retriggerable devices, direct clearing input, and DC or pulse-triggered inputs. Furthermore, to provide the designer with complete flexibility in controlling the pulse width, some devices also have Schmitt trigger input, and/or contain internal timing components for added design convenience.

DESCRIPTION

One-shots are versatile devices in digital circuit design. They are actually quite easy to use and are best suited for applications to generate or to modify short timings ranging from several tens of nanoseconds to a few microseconds. However, difficulties are constantly being experienced by design and test engineers, and basically fall into the categories of either pulse width problems or triggering difficulties.

The purpose of this note is to present an overall view of what one-shots are, how they work, and how to use them properly. It is intended to give the reader comprehensive information which will serve as a designer's guide to bipolar one-shots.

Nearly all malfunctions and failures on one-shots are caused by misuse or misunderstanding of their fundamental operating rules, characteristic design equations, paramNational Semiconductor Application Note 372 Kern Wong



eters, or more frequently by poor circuit layout, improper bypassing, and improper triggering signal.

In the following sections all bipolar one-shots manufactured by National Semiconductor are presented with features tables and design charts for comparisons. Operating rules are outlined for devices in general and for specific device types. Notes on unique differences per device and on special operating considerations are detailed. Finally, truth tables and connection diagrams are included for reference.

DEFINITION

A one-shot integrated circuit is a device that, when triggered, produces an output pulse width that is independent of the input pulse width, and can be programmed by an external Resistor-Capacitor network. The output pulse width will be a function of the RC time constant. There are various one-shots manufactured by National Semiconductor that have diverse features, although, all one-shots have the basic property of producing a programmable output pulse width. All National one-shots have True and Complementary outputs, and both positive and negative edge-triggered inputs.

OPERATING RULES

In all cases, R and C represented by the timing equations are the external resistor and capacitor, called R_{EXT} and C_{EXT}, respectively, in the data book. All the foregoing timing equations use C in pF, R in K Ω , and yield t_W in nanoseconds. For those one-shots that are not retriggerable, there is a duty cycle specification associated with them that

Device Number	# Per IC Package	Re- trigger	Reset	Capacitor Min Max in μF	Min	sistor Max KΩ	Timing Equation* for C _{EXT} >1000 pF
DM54121	One	No	No	0 1000	1.4	30	$t_W = KRC \cdot (1 + 0.7/R)$
DM74121	One	No	No	0 1000	1.4	40	K = 0.55
DM54LS122	One	Yes	Yes	None	5	180	$t_W = KRC$
DM74LS122	One	Yes	Yes	None	5	260	K = 0.45
DM54123	Two	Yes	Yes	None	5	25	$t_W = KRC \cdot (1 + 0.7/R)$
DM74123	Two	Yes	Yes	None	5	50	K = 0.34
DM54LS123	Two	Yes	Yes	None	5	180	$t_W = KRC$
DM74LS123	Two	Yes	Yes	None	5	260	K = 0.45
DM54LS221	Two	No	Yes	0 1000	1.4	70	t _W = KRC
DM74LS221	Two	No	Yes	0 1000	1.4	100	K = 0.7
DM8601	One	Yes	No	None	5	25	$t_W = KRC \bullet (1 + 0.7/R)$
DM9601	One	Yes	No	None	5	50	K = 0.32
DM8602	Two	Yes	Yes	None	5	25	$t_W = KRC \bullet (1 + 1/R)$
DM9602	Two	Yes	Yes	None	5	50	K = 0.31

TTL AND LS-TTL ONE-SHOT FEATURES

*The above timing equations hold for all combinations of REXT and CEXT for all cases of CEXT > 1000 pF within specified limits on the REXT and CEXT.

defines the maximum trigger frequency as a function of the external resistor, R_{EXT} .

In all cases, an external (or internal) timing resistor (R_{EXT}) connects from V_{CC} or another voltage source to the "R_{EXT}/C_{EXT}" pin, and an external timing capacitor (C_{EXT}) connects between the "R_{EXT}/C_{EXT}", and "C_{EXT}" pins are required for proper operation. There are no other elements needed to program the output pulse width, though the value of the timing capacitor may vary from 0.0 to any necessary value.


When connecting the REXT and CEXT timing elements, care must be taken to put these components absolutely as close to the device pins as possible, electrically and physically. Any distance between the timing components and the device will cause time-out errors in the resulting pulse width, because the series impedance (both resistive and inductive) will result in a voltage difference between the capacitor and the one-shot. Since the one-shot is designed to discharge the capacitor to a specific fixed voltage, the series voltage will "fool" the one-shot into releasing the capacitor before the capacitor is fully discharged. This will result in a pulse width that appears much shorter than the programmed value. We have encountered users who have been frustrated by pulse width problems and had difficulty to perform correlations with commercial test equipment. The nature of such problems are usually related to the improper layout of the DUT adapter boards. (See Figure 6 for a PC layout of an AC test adapter board.) It has been demonstrated that lead length greater than 3 cm from the timing component to the device pins can cause pulse width problems on some devices.

For precise timing, precision resistors with good temperature coefficient should be used. Similarly, the timing capacitor must have low leakage, good dielectric absorption characteristics, and a low temperature coefficient for stability. Please consult manufacturers to obtain the proper type of component for the application.

For small time constants, high-grade mica glass, polystyrene, polypropylene, or polycarbonate capacitor may be used. For large time constants, use a solid tantalum or special aluminum capacitor.

In general, if a small timing capacitor is used that has leakage approaching 100 nA or if the stray capacitance from either terminal to ground is greater than 50 pF, then the timing equations or design curves which predict the pulse width would not represent the programmed pulse width which the device generates.

When an electrolytic capacitor is used for C_{EXT} , a switching diode is often suggested for standard TTL one-shots to prevent high inverse leakage current (*Figure 1*). In general, this switching diode is not required for LS-TTL devices; it is also not recommended with retriggerable applications.





It is never a good practice to leave any unused inputs of a logic integrated circuit "floating". This is particularly true for one-shots. Floating uncommitted inputs or attempts to establish a logic HIGH level in this manner will result in malfunction of some devices.

Operating one-shots with values of the R_{EXT} outside the recommended limits is at the risk of the user. For some devices it will lead to complete inoperation, while for other devices it may result in either output pulse widths different from those values predicted by design charts or equations, or with modes of operation and performance quite different from known standard characterizations.

To obtain variable pulse width by remote trimmiing, the following circuit is recommended (*Figure 2*). "R_{REMOTE}" should be placed as close to the one-shot as possible.






FIGURE 2

 V_{CC} and ground wiring should conform to good high frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.001 μF to 0.1 μF bypass capacitor (disk or monolithic type) from the V_{CC} pin to ground is necessary on each device. Furthermore, the bypass capacitor shoud be located so as to provide as short an electrical path as possible between the V_{CC} and ground pins. In severe cases of supply-line noise, decoupling in the form of a local power supply voltage regulator is necessary.

For retriggerable devices the retrigger pulse width is calculated as follows for positive-edge triggering:







SPECIAL CONSIDERATIONS AND NOTES:

The 9601 is the single version of the dual 9602 one-shot. With the exception of an internal timing resistor, R_{INT} , the 'LS122 has performance characteristics virtually identical to the 'LS123. The design and characteristic curves for equivalent devices are not depicted individually, as they can be referenced from their parent device.

National's TTL-'123 dual retriggerable one-shot features a unique logic realization not implemented by other manufacturers. The "CLEAR" input does not trigger the device, a design tailored for applications where it is desired only to terminate or to reduce the timing pulse width. The 'LS221, even though it has pin-outs identical to the 'LS123, is not functionally identical. It should be remembered that the 'LS221 is a non-retriggerable one-shot, while the 'LS123 is a retriggerable one. For the 'LS123 device, it is sometimes recommended to externally ground its "C_{EXT}" pin for improved system performance. The "C_{EXT}" pin on the 'LS221, however, is not an internal connection to the device ground. Hence, grounding this pin on the 'LS221 device will render the device inoperative.

Furthermore, if a polarized timing capacitor is used on the 'LS221, the positive side of the capacitor should be connected to the "C_{EXT}" pin. For the 'LS123 part, it is the contrary, the negative terminal of the capacitor should be connected to the "C_{EXT}" pin of the device (*Figure 4*).






FIGURE 6a. AC Test Adapter

The 'LS221 trigger on "CLEAR": This mode of trigger requires first the "B-Input" be set from a Low-to-High level while the "CLEAR" input is maintained at logic Low level. Then, with the "B" Input at logic High level, the "CLEAR" input, whose positive transition from LOW-to-HIGH will trigger an output pulse ("A input" is LOW).



AC Test Adapter Board

The compact PC layout below is a universal one-shot test adapter board. By wiring different jumpers, it can be configured to accept all one-shots made by National Semiconductor. The configuration shown below is dedicated for the '123 device. It has been used successfully for functional and pulse width testing on all the '123 families of one-shots on the MCT AC test system.



1-22





FIGURE 7a. Timing Components and I/O connections to D.U.T.

Typical Output Pulse Width vs Timing Components



Typical Output Pulse Width Variation vs Ambient Temperature

The graphs shown below demonstrate the typical shift in the device output pulse widths as a function of temperature. It should be noted that these graphs represent the temperature shift of the device after being corrected for any temperature shift in the timing components. Any shift in these components will result in a corresponding shift in the pulse width, as well as any shift due to the device itself.

74LS221

REXT = 10K

CEXT = 1000 pF

Vcc = 5.0V

10

5


٥


- 5

- 10

-60 - 30 0

tw% CHANGE





Typical Output Pulse Width Variation vs Supply Voltage


The following graphs show the dependence of the pulse width on $\ensuremath{\mathsf{V}_{CC}}\xspace.$


60 90 120 150


30


AMBIENT TEMPERATURE (°C)


As with any IC applications, the device should be properly bypassed so that large transient switching currents can be easily supplied by the bypass capacitor. Capacitor values of 0.001 μF to 0.10 μF are generally used for the V_{CC} bypass capacitor.















TL/F/7508-12

10000

Typical Output Pulse Width vs Minimum Timing Resistance


The plots shown below demonstrate typical pulse widths and limiting values of the true output as a function of the external timing resistor, REXT. This information should evaporate those years of mysterious notions and numerous concerns about operating one-shots with lower that recommended minimum R_{FXT} values.





AN-372



Typical Output Pulse Width vs Minimum Timing Resistance (Continued)








Function Tables

	'12	1 One-S	hots				
	Inputs	_	Outputs				
A1	A2	В	Q	Q			
L	Х	н	L	н			
X	L	н	L	н			
X	Х	L	L	н			
н	н	х	L	н			
н	↓	H.	Г.	J			
↓ ↓	н	н	л	J			
1	↓	н	л	J			
L	х	↑	л	r			
х	L	1	л	J			


Connection Diagrams



Inputs Outputs Q Clear A1 A2 **B1 B2** Q L Х Х Х Х L н х н н Х Х н L Х Х х L Х L н х Х Х Х L L н х х н L н L н н Х î н പ L ட н х ↑ പ L н ட н Х L Н н L н н х L 1 н Л ப Н Х 1 பா L н Л н Н 1 н н л ப н t Ť н н л ഹ н T н н н പ л ↑ ഹ L Х н Н л Ť Х L н н Л ு ___ = One HIGH Level Pulse H = HIGH Level □_ = One LOW Level Pulse L = LOW Level X = Don't Care = Transition from LOW-to-HIGH 1 = Transition from HIGH-to-LOW T

'122 Retriggerable One-Shots with Clear

54LS122 (J, W); 74LS122 (N)



Top View

Function Tables (Continued)

'123 Dual Retriggerable One-Shots with Clear '123

	Input	s	Outputs			
Α	Α	Clear	Q	Q		
н	х	н	L	Н		
х	L	н	L	н		
L	1	н		പ		
↓ ↓	н	н	<u> </u>	J		
Х	х	L	L L	Н		

'LS123

Ĩ	nputs		Outputs				
Clear	Α	в	Q	Q			
L	х	Х	L	Н			
х	н	х	L	н			
х	х	L	L	н			
н	L	Ť	л	പ			
н	\downarrow	н	л	r			
1	L	н	л	ъ			



01

Ő2


CLR 2

B2

CEXT 1

Rext/ Cext1

Vcc



*Pins for external timing.

1

		8602				
	Pin Numb	ers	Operation			
Α	В	CLEAR	operation			
Ļ	L	н	Trigger			
н	↑	н	Trigger			
х	X	L	Reset			



- L = LOW Level
- ↑ = Transition from LOW-to-HIGH
- \downarrow = Transition from HIGH-to-LOW
- ___ = One HIGH Level Pulse
- Tr = One LOW Level Pulse
 - X = Don't Care

Function Tables (Continued)

'221 Dual One-Shots with Schmitt Trigger Inputs

1	nputs	Outputs Q Q L H L H L H L H L H		
Clear	Α	Q	Q	
L	Х	Х	L	н
Х	н	х	L	н
Х	х	L	L	н
н	L	1	л	ப
н	\downarrow	н	л	T
1	L	н	л	J

8601

	Inp	uts		Out	puts
A1	A2	B1	B2	Q	Q
н	н	х	х	L	н
x	х	L	х	L	н
X	Х	х	L	L	н
L	Х	н	н	L	н
L	Х	↑	н	1	Ъ
L	Х	н	1	<u>л</u>	പ
X	L	н	н	L	н
X	L	↑	н	л	പ
X	L	н	↑	л	Ţ
н	\downarrow	н	н	<u>л</u>	Ţ
↓	Ļ	н	н	Л	Ţ
↓	н	н	н	л	J

H = HIGH Level

- L = LOW Level
- ↑ = Transition from LOW-to-HIGH
- \downarrow = Transition from HIGH-to-LOW
- J = One HIGH Level Pulse
- □_ = One LOW Level Pulse


X = Don't Care

Applications

The following circuits are shown with generalized one-shot connection diagram.

NOISE DISCRIMINATOR (Figure 8)


The time constant of the one-shot (O-S) can be adjusted so that an input pulse width narrower than that determined by the time constant will be rejected by the circuit. Output at Q_2



will follow the desired input pulse, with the leading edge delayed by the predetermined time constant. The output pulse width is also reduced by the amount of the time constant from R_X and C_X .

Top View

TL/F/7508-21







FIGURE 8. Noise Discriminator (Continued)

TL/F/7508-23

FREQUENCY DISCRIMINATOR (Figure 9)

The circuit shown in *Figure 9* can be used as a frequencyto-voltage converter. For a pulse train of varying frequency applied to the input, the one-shot will produce a pulse con-



stant width for each triggering transition on its input. The output pulse train is integrated by R_1 and C_1 to yield a waveform whose amplitude is proportional to the input frequency. (Retriggerable device required.)





FIGURE 9. Frequency Discriminator

ENVELOPE DETECTOR (Figures 10a and 10b)

An envelope detector can be made by using the one-shot's retrigger mode. The time constant of the device is selected to be slightly longer than the period of each cycle within the input pulse burst. Two distinct DC levels are present at the output for the duration of the input pulse burst and for its

absence (see *Figure 10a*). The same circuit can also be employed for a specific frequency input as a Schmitt trigger to obviate input trigger problems associated with hysteresis and slow varying, noisy waveforms (see *Figure 10b*). (Retriggerable device required.)



PULSE GENERATOR (Figure 11)

Two one-shots can be connected together to form a pulse generator capable of variable frequency and independent duty cycle control. The ${\sf R}_{X1}$ and ${\sf C}_{X1}$ of O-S1 determine

the frequency developed at output Q₁. R_{X2} and C_{X2} of O-S2 determine the output pulse width at Q₂. (Retriggerable device required.)





FIGURE 11. Pulse Generator (Retriggerable Device Required)

Note: K is the multiplication factor dependent of the device. Arrow indicates edge-trigger mode.

DELAYED PULSE GENERATOR WITH OVERRIDE TO TERMINATE OUTPUT PULSE (*Figure 12*)

An input pulse of a particular width can be delayed with the circuit shown in *Figure 12*. Preselected values of R_{X1} and C_{X1} determine the delay time via O-S1, while preselected

values of R_{X2} and C_{X2} determine the output pulse width through O-S2. The override input can additionally serve to modify the output pulse width.



MISSING PULSE DETECTOR (Figure 13)

By setting the time constant of O–S1 through R_{X1} and C_{X1} to be the least one full period of the incoming pulse period, the one-shot will be continuously retriggered as long as no missing pulse occurs. Hence, \overline{Q}_1 remains LOW until a pulse

is missing in the incoming pulse train, which then triggers O-S2 and produces an indicating pulse at Q_2 . (Retriggerable device required.)





FIGURE 13. Missing Pulse Detector (Retriggerable Device Required)

PULSE WIDTH DETECTOR (Figure 14)

The circuit of *Figure 14* produces an output pulse at V_{OUT} if the pulse width at V_{IN} is wider than the predetermined pulse width set by R_X and C_X .



TL/F/7508-35

FIGURE 14. Pulse Width Detector





FIGURE 14. Pulse Width Detector (Continued)

TL/F/7508-36

BAND PASS FILTER (*Figure 15*) The band pass of the circuit is determined by the time constants of the two low-pass filters represented by O-S1 and O-S2. With the output at Q_2 delayed by C, the D-flip flop

(D-FF) clocks HIGH only when the cutoff frequency of O-S2 has been exceeded. The output at Q_3 is gated with the delayed input pulse train at Q_4 to produce the desired output. (Retriggerable device required.)




FM DATA SEPARATOR (Figure 16)

The data separator shown in *Figure 16* is a two-time constant separator that can be used on tape and disc drive memory storage systems. The clock and data pulses must fall within prespecified time windows. Both the clock and data windows are generated in this circuit. There are two data windows; the short window is used when the previous bit cell had a data pulse in it, while the long window is used when the previous bit cell had no data pulse.

If the data pulse initially falls into the data window, the -SEP DATA output returns to the NAND gate that generates the data window, to assure that the full data is allowed through before the window times out. The clock windows will take up the remainder of the bit cell time.

Assume all one-shots and flip-flops are reset initially and the + READ DATA has the data stream as indicated.

With O-S1 and O-S2 inactive, +CLK WINDOW is active. The first +READ DATA pulse will be gated through the second AND gate, which becomes —SEP CLK for triggering of the R-S FF and the one-shots. With the D-FF off, O-S1 will remain reset. The —SEP CLK pulse will trigger O-S2, whose output is sent to the OR gate, and its output becomes +DATA WINDOW to enable the first AND gate. The next pulse on + READ DATA wil be allowed through the first AND gate to become —SEP DATA. This pulse sets the R-S FF, whose HIGH output becomes the data to the D-FF. The D-FF is clocked on by O-S2 timing out and +CLK WIN-DOW becoming active. \overline{Q}_4 will hold O-S2 reset and allow O-S1 to trigger on the next clock pulse.



The next clock pulse (the second bit cell) is ANDed with +CLK WINDOW and becomes the next —SEP CLK, which will reset the R–S FF and trigger O–S1. As O–S1 becomes active, the +DATA WINDOW becomes active, enabling the first AND gate. With no data bit in the second bit cell, the R–S FF will remain reset, enabling the D–FF to be clocked off when +DATA WINDOW falls. When the D–FF is clocked off, Q₄ will hold O–S1 reset and allow O–S2 to be triggered.

The third clock pulse (bit cell 3) is ANDed with + CLK WIN-DOW and becomes —SEP CLK, which continues resetting the R-S FF and triggers O-S2. When O-S2 becomes active, +DATA WINDOW enables the first AND gate, allowing the data pulse in bit cell 3 to become —SEP DATA. This —SEP DATA will set the R-S FF, which enables the D-FF to be clocked on when +DATA WINDOW falls. When this happens, Q₄ will hold O-S2 reset and allow O-S1 to trigger. This procedure continues as long as there is clock and data pulse stream present on the +READ DATA line.




FIGURE 16. FM Data Separator (Continued)


PHASE-LOCKED LOOP VCO (Figure 17)

The circuit shown in *Figure 17* represents the VCO in the data separation part of a rotational memory storage system which generates the bit rate synchronous clocks for write data timing and for establishing the read data windows.

The op-amp that performs the phase-lock control operates by having its inverting input be driven by two sources that normally buck one another. One source is the one-shot, the other source is the phase detector flip-flop. When set, the one-shot, through an inverter, supplies a HIGH-level voltage to the summing node of the op-amp and the phase detector FF, also through an inverter, supplies a canceling LOW-level input.

It is only when the two sources are out of phase with each other, that is one HIGH and the other LOW, that a positiveor negative-going phase error will be applied to the op-amp to effect a change in the VCO frequency. *Figure 17* illustrates the process of phase-error detection and correction when synchronizing to a data bit pattern. The rising edge of each pulse at DATA+PLO clocks the one-shot LOW and the phase detector FF HIGH. Since both outputs are still bucking each other, no change will be observed at the phase-error summing node. When the one-shot times out, if this occurs after the 2F clock has reset the phase detector FF to a LOW output, a positive pulse will be seen at the summing node until both the one-shot and the FF are reset. Any positive pulse will be reflected by a negative change in the op-amp output, which is integrated and reduces the positive control voltage at the VCO input in direct proportion to the duration of the phase-error pulse. A negative phase-error pulse occurs when the phase detector FF remains set longer than the one-shot.

Negative phase-error pulse causes the integrated control voltage to swing positive in direct proportion to the duration of the phase-error pulse. It is recommended that a clamping circuit be connected to the output of the op-amp to prevent the VCO control voltage from going negative or more positive than necessary. A back-to-back diode pair connected between the op-amp and the VCO is highly recommended, for it will present a high impedance to the VCO input during locked mode. This way, stable and smooth operation of the PLO circuit is assured.



A FINAL NOTE

ACKNOWLEDGEMENT

It is hoped that this brief note will clarify many pertinent and subtle points on the use and testing of one-shots. We invite your comments to this application note and solicit your constructive criticism to help us improve our service to you. The author wishes to thank Stephen Wong, Bill Llewellyn, Walt Sirovy, Dennis Worden, Stephen Yuen, Weber Lau, Chris Henry and Michelle Fong for their help and guidance.

Guide to ALS and AS

INTRODUCTION

Since the introduction of the first bipolar Transistor-Transistor Logic (TTL) family (DM54/74), system designers have wanted more speed, less power consumption, or a combination of the two attributes. These requirements have spawned other logic families such as the DM54/74L (low power), DM54/74LS (low power Schottky), DM54/74S (Schottky), etc., in order to give the system designers some choice.

The most common way of comparing logic families is by using their speed-power products. Figure 1 displays a graphical representation of the logic families now available. The addition of the Advanced logic families broadens the spectrum of speed/power characteristics. This will allow the system designer to optimize his system's speed/power product by using performance budgeting. Performance budgeting is the intermixing of logic families to achieve the best speed/power product for a design. This is possible since bipolar logic families are designed to be fully compatible with each other. When the designer uses performance budgeting he is trading power consumption for speed. The designer identifies the speed critical paths and uses the fastest products to optimize the system's speed. For all other non-critical speed paths, the logic family with the best speed/power product should be used to optimize his system's power consumption. Since no other family offers the speed capability of AS and the low power of ALS, these families are the best choice when performance budgeting.




FIGURE 1. Speed Power Product Comparison

Each of the logic families is a compromise between speed and power consumption. Since the speed/power product is approximately a constant, a decrease in the power consumption must be traded off in a slowing down of the device and vice versa. The power consumption of a device is the easiest to control. By simply increasing the resistive values in the circuit the power consumption can be decreased.

The device speed can be handled in a similar manner. The speed of a device is limited by the charge stored in the transistors of the circuits. The time to remove this charge is proportional to the capacitance of the transistor and the current supplied. In the early speed improvements, the current aspect of this relationship was involved. A simple decrease in the resistive values in the circuits was done. This did help the speed but it greatly increased the power consumption. The advent of the Schottky transistor helped increase the

National Semiconductor Application Note 476 Walt Sirovy



device speed. The Schottky transistor adds a Schottky clamp diode between the base and collector of the transistor. The Schottky clamp diode has a lower forward voltage (about 0.4V) than the base-collector junction diode (about 0.5V). When the transistor is turned on the base current drives the transistor toward saturation and the collector voltage drops. This causes the Schottky clamp diode to conduct and divert some of the base current from the base-collector junction of the transistor. This clamp diode prevents the transistor form going into deep saturation. This allows the transistor to recover quickly by decreasing the transistor storage time. The Schottky transistor and low values of resistors to achieve their high speeds.

Now NSC has introduced the Advanced Low Power Schottky (ALS) and the Advanced Schottky (AS) logic families. These families use a reduced transistor size, advanced process technology, and innovative design techniques to achieve the improved device speeds. This article will discuss various aspects of the Advanced logic families including design goals, application goals, circuit design enhancements, family features, and some helpful application tips.

ADVANCED LOGIC FAMILIES DESIGN GOALS

For the Advanced logic families our main design goal was to reduce the power consumption while improving the speed of the parts. We also set the requirement that the Advanced logic parts be pin for pin compatible with existing logic families to allow ease of system upgrading and interfacing with existing products.

The design goals for ALS family were to produce a complete logic family which would achieve one half the propagation delays of DM54/74LS at one half the power dissipation of DM54/74LS and improve the capability of the outputs to drive 50 to 100Ω lines.

For the AS family the design goal was to produce a complete logic family which would achieve one half the propagation delays of DM54/74S at one third the power dissipation of DM54/74S.

We set some goals for both Advanced logic families that were more application related because of our experience with other logic families. These goals were to improve the input characteristics and line driving capability, reduce internally generated supply current spikes, eliminate parasitic failure modes and decoding glitches, and provide better electro-static discharge protection.

AN OVERVIEW OF THE ADVANCED LOGIC FAMILIES

The Advanced logic families (ALS & AS) have included most of the functions now present in the DM54/74LS and DM54/74LS families. Some additions have been made to the Advanced families over the DM54/74LS and S families in order to make the families more complete. Both of the Advanced families have added a better (more complete) selection of octal bus transceivers, transparent latches and Dtype flip-flops. A series of logic gate drivers (800 series) have been added to the ALS family. These devices have increased logic high and low current capabilities which allow the driving of high capacitive lines. These drivers have also been added to the ALS family but have been designated the 1000 series. The ALS family has also added a series of gate buffers (1000 series) which increase the fanout of these devices by increasing the logic low and high driving capabilities (but not as much as the 800 series).

The datasheets for the Advanced Logic devices have been improved in order to more accurately reflect application requirements and to reduce the need for special testing. The supply voltage range for the commercial products has been defined as 10% (4.5V to 5.5V) instead of 5% as all other bipolar logic have done in the past. The high level output voltage specification has been changed to V_{CC}-2 to allow easier interfacing with CMOS parts which have V_{CC} sensitive thresholds and to better reflect the actual operation of the parts. The output drive current (Io) is measured at a forcing voltage of 2.25V instead of 0V used by other logic families. This demonstrates that the Advanced logic families have sourcing capability through the threshold level of the next gate. The low level input current (IIL) specification has been reduced from $-400 \ \mu$ A used for DM54/74LS to -100 μ A for ALS. This indicates that ALS devices' I_{IL} current is less of a dominant factor in the limiting of device fanout. Current sinking capability (IOL) for the AS family of TRI-STATE devices has been substantially increased (20 to 48 mA) over the DM54/74S family to allow the connection of these parts to a heavily loaded bus. The dynamic characteristics (propagation delays, etc.) have been specified over the supply voltage and temperature range. Also the output load used to test the dynamic characteristics has been simplified to allow easier construction of hardware for automatic test equipment and still reflect in-circuit operation. These items should give the designer a higher confidence level of the product used in his systems. Table 1 shows a comparison between ALS/AS and LS/S product. Appendix A includes generic datasheets for ALS and AS family of products.

Logic Family	Typical Delay (ns)	Typical Power (mW)	I _{OL} Max (mA)	l _{IL} Max (mA)
LS STD	8	2	8	-0.4
LS TS	8	6	24	-0.4
HC	8	_	4	-0.001
ALS STD	4	1.3	8	-0.1
ALS BUFFER	4	3	24	-0.1
54S	3	20	20	-2.0
AS	1.5	7.6	20	0.5
AS BUFFER	2	8	48	-0.5

TABLE 1. Family Comparison

 $V_{CC} = 5V, C_L = 15 \text{ pF}$

CIRCUIT DESIGN ENHANCEMENTS

One of the design enhancements of the Advanced logic families is the improvement of the input threshold voltage. Figures 4 (ALS schematic) and 5 (AS schematic) are used for reference for the following discussion. The input threshold is determined by the following equation.

 $V_{threshold} = V_{BE(Q2)} + V_{BE(Q3)} + V_{BE(Q4)} - V_{BE(Q1)}$ The typical VBE of these transistors is 0.7V. Therefore the typical threshold voltage is 1.4V. This optimizes the threshold point between the high and low level input voltages. This provides maximum noise immunity. *Figure 2* demonstrates the threshold enhancement. Another of the design enhancements is the use of a PNP transistor in the input circuitry. The use of the PNP transistor reduces the typical I_{IL} of these circuits (-10 μ A for ALS and -50 μ A for AS). When using a PNP transistor the equation for I_{IL} becomes:





FIGURE 2. VIN VS VOUT


Past logic families which used diodes or NPN transistors at the inputs had higher I_{IL} since they lacked the gain (h_{FE}) of the PNP transistor. The PNP transistor of the Advanced families effectively eliminates the I_{IL} current from being a dominant limiting factor in device fanout. The fanout constraints are now primarily associated with AC loading.

The input clamping and electrostatic discharge protection methods have also been improved. Past circuits have used diodes to do the negative voltage clamping action. The Advanced logic circuits use a Schottky transistor with the base and the emitter shorted to ground. The forward resistance of the base-collector is less than the diodes used in previous logic families. This lower resistance allows higher currents to be absorbed. This has improved the electrostatic discharge resistance from less than 1000V to 4000V. This gives the Advanced logic families a non-sensitive rating for the MIL-M-38510 people.

The lower output characteristic has been improved by the addition of the transistor (Q9) for the AS parts and the diode (D3) for the ALS. These elements provide additional base drive for the lower output transistor (Q5) when the output transitions from a high to low state. Thus the transistor pair Q3 and Q5 acts as a darlington pair. The AS parts use a transistor instead of the diode because of the higher drive requirements. *Figure 3* shows the Advance families output



AN-476






FIGURE 5. AS00 Schematic

characteristic compared to the old Schottky families. Note that the current sink capability of the AS family takes off at 1.5V while the DM54/74S family remains flat. The ALS graph shows a similar characteristic but the break point is 1.8V.

The Advanced logic families include the output shaping circuit used in most modern bipolar logic families. This circuit consisting of transistor Q4, resistor R7 and resistor R8 helps to turn off the low output transistor Q5 during the low to high output transition. The diode D7 is used to help turn off the upper output transistor (Q7). The AS circuits incorporate additional circuitry to reduce current supply spikes. During a low to high transition a supply current spike can be produced because the lower output transistor (Q5) remains temporarily on. This can increase the power consumed by the circuit especially at high frequencies. The lower output transistor remains on because of charge being coupled by this transistor's base-collector capacitance. The circuitry used to eliminate this problem is the addition of a transistor (Q9), two diodes (D8 & D11), and two resistors (R9 & R10). This circuit has been named the Miller killer. The diode (D8) is used as a capacitor to couple charge into the base of the transistor, Q9, during a low to high transition of the output. Thus Q9 turns on providing a means of turning off the lower output transistor (Q5). This circuitry is not required for most ALS devices due to the lower frequency of operation and smaller output structures.

APPLICATION RELATED DESIGN IMPROVEMENTS

A major consideration in the layout of the Advanced logic families was their response to negative transients. The Advanced logic families have high transition rates which can generate large reflections (-2.5 volts) when terminated into a high impedance. A method of limiting reflections is to use a clamp diode. All the Advanced logic devices include Schottky clamp diodes on both the inputs and outputs. These clamp diodes may have to handle peak currents of 30 to 60 mA. At these currents substrate junctions will become forward biased.

Figure 6 shows a cross sectional view of the area of an Advanced logic device where a negative transient may be a problem. A negative transient on an input or output tank (the structure in the center) will forward bias the substrate to N epi junction. This will form a parasitic NPN transistor between adjacent structures. If the adjacent structure is an input or output the only impact will be an increase in the leakage current. Since most of the devices have an active totem pole output design a logic state change does not happen. If the adjacent structure is a collector of an internal transistor the increase in the leakage current may cause a logic state change from a high logic state to a low logic state. This state change in a combinational logic part can propagate to the output and cause a glitch which can affect the system performance. If the adjacent transistor is part of a flip-flop a change in the logic state can happen. This can cause a sequential error in the system.




FIGURE 6. Parasitic Failures Modes




FIGURE 7. Solution to Parasitic Failures Modes

TL/F/9158-7

Figure 7 demonstrates the method we use to minimize this problem. A grounded N+ guard ring around all input and output transistors is included. The guard ring increases the spacing between the two structures thus reducing the efficiency of the parasitic transistor. The grounded guard ring also acts as an energy well which collects the majority of the electrons injected by the parasitic transistor. An example of the amount of protection achieved can be demonstrated by looking at the ALS74. Without the guard ring this device will change state with only -5 mA input current. With a guard ring the device can withstand in excess of -35 mA input current with no change in logic state and only a few tenths of a volt degradation of the high state logic level.

Another problem associated with older logic families is decoding glitches. The old method of decoding is demonstrated in Figure 8. A decoding glitch occurs when the A and B inputs are at a high logic level and the select input transitions from a low to high logic level. The propagation delay from a high to a low logic level is faster for the inverting gate than the propagation delay from a low to high logic level is for the non-inverting gate. This causes both the SEL and the SEL' lines to be at a low logic level for a short time. If both these lines are at a low logic level at the same time the Y output will transition to a low logic level even if the A and B inputs are at a high logic level. With the circuit used for the Advanced logic families (Figure 9) the SEL' line cannot go to a low logic level until the SEL line goes to a high logic level since the SELECT and SEL lines are logically connected with a NAND gate.





FIGURE 8. Old Method of Decoding



TL/F/9158-9

FIGURE 9. New Method of Decoding

PROCESS DESCRIPTION


A major factor which allowed us to meet our design goals is the Advanced Schottky process. The Advanced Schottky process uses oxide isolation and ion implantation. This allows the physical size of the transistors to be reduced.

Figure 10 shows the size comparison between a junction isolated and oxide isolated transistors. The oxide isolated transistor is more than half the size of the junction isolated transistor. This reduction in size provides higher packing density and, most important, smaller active junction areas (2.5µ emitter width). The oxide isolated structure has much smaller capacitance due to the reduced geometries thus improving the speed/power performance (5 GHz FT).


Figure 11 shows a cross sectional view comparison between the junction and oxide isolation processes. In the oxide isolated process the emitter of the transistor contacts the oxide isolation directly (walled emitter). This greatly reduces the side wall capacitance since the capacitance is inversely proportional to the dielectric constant and dielectric constant between silicon/oxide is much smaller than the dielectric constant between two sections of silicon.

Ion implantation is a technique of introducing impurities by bombarding the host material with a beam of ions. This technique is superior to the deposition method used in previous processes because it is easier to control the amount of impurities introduced into the silicon. The deposition method relies on control of diffusion time, diffusion temperature, gasflow rate and surface cleaniness. Ion implantation relies on the control of only current and voltage of the machine.

Figure 12 is a lengthwise cross sectional view of the oxide isolated transistor. From this figure it can be seen that the limiting factor of the size of the transistor is the metal interconnects and the spacing between the metal.








TL/F/9158-11

FIGURE 11. Cross Sectional View of Oxide Isolated Transistor



TL/F/9158-12

NOISE CONSIDERATIONS

When a digital system is being designed, the designer works with a perfect mathematical system. Once the designer starts to layout his design he enters the real world where everything is not perfect. There are pitfalls in the laying out circuits that will make a perfectly good logic circuit work incorrectly and unpredictably. One of the major considerations in the layout of a circuit is noise. Noise is extraneous currents and voltages introduced into or produced by the circuit. When slower circuits are used consideration of noise is not as important as it is for fast circuits such as the Advanced Logic families. This is true because the slower circuits take longer to respond to noise and characteristically noise is pulses of short duration. The Advanced Logic families have addressed noise produced by the device itself, as mentioned previously, so it will not be addressed here. Noise can be introduced by several methods: external to the system, cross talk between lines, power supply spikes and line reflections. Each of these problems will be examined and solutions presented.

NOISE MARGIN

Each logic family has a certain amount of noise margin. Noise margin is the voltage amplitude of an extraneous signal that can be added to the input level of a logic circuit before change in the output logic voltage level could occur. Worst case noise margin is defined as the difference between the minimum high voltage [V_{OH} (2.5V)] minus the maximum input high voltage [V_{IH} (2V)] or the maximum input low voltage [V_{IL} (0.8V)] minus the maximum output low voltage [V_{OL} (0.5V)] whichever is smaller. For the ALS and AS families these numbers turn out to be 0.5 and 0.3 volts respectively.

POWER SUPPLY SPIKES

Power supply spikes can be introduced to the system externally or generated internally. As gates switch from one logic state to another, their current drain on the supply will change. The more gates that switch at the same time the greater the current drain on the supply will be. The speed of the changes is also a factor as will be demonstrated. These current changes produce voltage variations because of supply line resistance and inductance.

In most designs the supply lead inductance is the dominant factor. For a current change di in time dt with a lead inductance of L, the resulting noise voltage is defined as V = L[di/dt]. For a octal ALS buffer the current change can be 10 mA, the transition time can be 3 ns, and for a 15 cm line on a printed circuit board the inductance can be 0.1 μ H. This will give a noise pulse of 333 mV. With several circuits switching at the same time this could produce a problem.

The solution to the problem is to include several decoupling capacitors evenly distributed around the board. Ceramic disc capacitors of 0.01 μ F are often used. If a 0.01 μ F capacitor is used in the above example the noise pulse would be greatly reduced. For a capacitor C and a current change di in the time dt the voltage change is represented by V = [(di) (dt)]/C. This gives a noise pulse of 3 mV. Usually one capacitor for every five ICs is sufficient. If more high power ICs (buffers and line drivers) are used a one to one ratio of capacitor to ICs might be required. Since the transition time of AS devices is so fast, each IC should have a bypass capacitor. These capacitors are inexpensive and will greatly increase the reliability of your design.

LINE REFLECTIONS

Line reflection is another source of noise. Line reflection is caused by a difference in the impedance of the transmission line and the resistance of the line load. Each transmission line has a characteristic impedance which is the initial resistance seen by a signal entering the line.

Lets consider a simple circuit which includes a voltage source, a switch, a transmission line and a resistive load. The characteristic impedance of the transmission line is Z_0 and the resistive load is R. The resistive load, R, can be referred to as the terminating resistance. When the switch is closed the initial current flowing into the line will be $I = V/Z_0$. A current step of magnitude I and voltage step of V flows down the transmission line. The current required by the load at the end of the transmission line is V/R. If the characteristics impedance of the transmission line does not equal the load resistance a partial reflection of the signal will occur.

One can define a reflection coefficient (Rho) as the reflected voltage amplitude divided by the incident voltage amplitude. It can be mathematically shown that the Rho = $[R - Z_0]/[R + Z_0]$. If R equals 0 (short circuit) the Rho equals -1. If R equals infinity (open circuit) the Rho equals 1. If R = Z_0 the Rho equals 0 which indicates that there will be no reflection. The magnitude of the voltage at the load resistance is initially V(1 + Rho). If a reflection initially occurs, further reflections will occur until I = V/R. Possible waveforms are shown in *Figure 13*.




FIGURE 13. Waveforms for Improperly Terminated Transmission Lines

It can be shown that the duration of each reflection is equal to twice the time it takes for the signal to propagate down the transmission line. Generally, gates do not respond to a signal that is shorter than the propagation delay of device itself. A good rule of thumb to use to determine if a transmission line requires termination is if the time required for the signal to propagate down the transmission line is greater than one quarter of the propagation delay of the device the line should be terminated.

Lets calculated the maximum line length for some Advanced Logic family devices. Lets assume that the signal travels down the line at the speed of light (3 X 10 to the eight m/s). The maximum line length is the speed of light times one quarter the propagation delay of the device. The propagation delay of an ALS gate is about 4 ns. This would give a safe maximum length of the line of 0.3m (about 1 ft). The propagation delay of an AS gate is about 2 ns. This would give a safe maximum length of the line of 0.15m (about 0.5 ft).

Another method of termination of a transmission line is a series termination. It can be shown that the initial step received at an open circuit termination is twice the input step.

If we have a series resistor at the transmitter that is equal to the characteristic impedance of the line the reflection would be absorbed by the series resistance. This method requires a high impedance receiver but uses less power than the previous method.

CROSS TALK

Cross talk is the coupling of a signal from one line to an adjacent line. It is caused by the mutual inductance and capacitance between signal lines. Long parallel lines are the most susceptible to this problem. To minimize the effects of cross talk, proper shielding, grounding and decoupling should be done. On lines which may be particularly sensitive to cross talk, the distance between these lines should be increased.

Use flat cable with alternate signal/ground wires, coaxial cable, signal lines (PCB track) above ground plane with the minimum distance between lines equal to the distance between ground plane and signal plane, or twisted pairs to minimize cross talk.

Unused Inputs

Unused inputs which are left open circuited can be a source of noise. An open circuited input settles at the threshold voltage of that node. It can act as an antenna and accept a signal. To avoid this problem any unused input should be tied to a potential that will not cause a logic error. For example, unused inputs of AND gates, NAND gates, and active low presets and clears of flip-flops should be tied to a high potential. Unused inputs of NOR gates should be tied to a ground. Unused inputs that are tied to a high potential can be connected directly to the supply voltage as long as the 5.5V maximum is not exceeded. A better method is to connect unused inputs to a high potential through a resistor (1 k Ω or greater) to the supply voltage. This will give some protection in case this input is shorted to ground. Several inputs can be connected to this resistor.

Open-Collector Outputs

All open collector outputs, whether used alone or in a wired-OR configuration, requires an external pull-up resistor. The resistor value is dependent upon the fanout of the OR tie and the number of devices in the OR tie. R(min) is determined so that if only one output is LOW the maximum allowable OR tie fanout is not surpassed. The R(max) value is calculated with all the OR tied outputs HIGH to sustain the necessary V_{OH}.

$$\begin{split} N &= \mbox{ \mbox{$\#$}} \text{ of wired-OR outputs} \\ R_{(min)} &= \frac{V_{CC(max)} - V_{OL}}{I_{OL} - M \times I_{IL}} \\ R_{(max)} &= \frac{V_{CC(min)} - V_{OH}}{N \times I_{OH} + M \times I_{H}} \\ M &= \mbox{$\#$} \text{ of inputs being driven} \\ I_{IL} &= LOW \text{ level input current} \\ I_{IH} &= \text{HIGH level input current} \\ V_{OL} &= \text{ output LOW voltage (0.5V)} \\ V_{OH} &= \text{ output HIGH voltage (2.5)} \\ I_{OL} &= LOW \text{ level fanout current} \\ I_{OH} &= I_{OEV} &= \text{ output HIGH current} \end{split}$$

Example: Two ALS03 gate outputs driving three LS gates.

$$R_{(min)} = \frac{5.25V - 0.5V}{8 \text{ mA} - 3 \times 0.4 \text{ mA}} = 698\Omega$$
$$R_{(max)} = \frac{4.75V - 2.5V}{2 \times 0.1 \text{ mA} + 3 \times 0.02 \text{ mA}} = 16 \text{ k}\Omega$$

The R range for the pull-up is between 698 and 16 k Ω . The lower resistor values will provide faster speeds while the higher resistances give lower power dissipation.

SUMMARY

- · Pin compatible with other 5V bipolar families
- · Faster propagation delays
- · Lower power consumption
- Better selection of octal bus transceivers, transparent latches, and D-type flip-flops
- · Addition of series of line drivers
- · Addition of series of buffers
- Dynamic characteristics specified over supply voltage and temperature range
- · Improved input threshold voltage
- Improved ESD protection
- · Better pin-to-pin isolation
- · Elimination of decoding glitches

APPENDIX

Recommended Operating Conditions Advanced Low Power Schottky

Symbol	Parameter	Standard Output		Buffer Output		Bus Driver Output		Units		
oyinoi	i urumotor		Min	Max	Min	Max	Min	Max		
V _{CC}	Supply Voltage	54/74ALS	4.5	5.5	4.5	5.5	4.5	5.5	V	
V _{IH}	High Level Input Voltage	54/74ALS	2		2		2		V	
VIL	Low Level Output Voltage	54/74ALS		0.8		0.8		0.8	V	
юн	High Level Output Current	54ALS		-0.4		-1		-12	mA	
	74ALS -0.4 -2.6		-15	}						
V _{OH} (1)	High Level Output Voltage	54/74ALS		5.5		5.5		5.5	V	
IOL	Low Level Output Current	54/74ALS		4		12		12		
	(Note 2)	74ALS		8		24		24	mA	
		74ALS - 1						48		
T _A	Operating Free-Air Temperature	54ALS	-55	125	-55	125	-55	125	°C	
T _A	Temperature	74ALS	0	70	0	70	0	70		

Note 1: For open-collector outputs.

Note 2: The extended limits (-1) apply only if V_{CC} is maintained between 4.75 and 5.25V. These parts are offered as a commercial version only.

Electrical Characteristics Advanced Low Power Schottky

Symbol	Parameter	Condi	tions	Stand	dard Ou	tput	Buff	er Outp	out	Bus Driver Output			Units
Symbol	Falameter	Condi	10115	Min	Typ(1)	Max	Min	Typ(1)	Max	Min	Typ(1)	Max	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$ $I_{I} = -18 m$				1.5			-1.5			-1.5	v
VOH	High Level Output Voltage	V _{CC} = 4.5V I _{OH} = Max					2.4	3.2		2	3.2		
		V _{CC} = 4.5V I _{OH} = -3 m								2.4	3.2		v
		$V_{\rm CC} = 4.5V$ $I_{\rm OH} = -0.4$		V _{CC} -2			V _{CC} -2			V _{CC} -2			
Юн	High Level Output Current	$V_{CC} = 4.5V$ $V_{OH} = 5.5V$				0.1			0.1			0.1	mA
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5V$	54/74ALS		0.25	0.4		0.25	0.4		0.25	0.4	v
	Voltage	I _{OL} = Max	74ALS		0.35	0.5		0.35	0.5		0.35	0.5	
lı	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V$ $V_{I} = 7V$				0.1			0.1			0.1	mA
IН	High Level Input Current	$V_{CC} = 5.5V$ $V_I = 2.7V$				20			20			20	μΑ
յլլ	Low Level Input Current	$V_{CC} = 5.5V$ $V_I = 0.4V$			-0.02	-0.1		-0.05	-0.1		-0.05	-0.1	mA
lo	Output Drive Current	V _{CC} = 5.5V V _O = 2.25V		-30		-112	-30		-112	-30		-112	mA
огн	Off-State Output Current, High Level Voltage Applied	V _{CC} = 5.5V V _O = 2.7V	_						20			20	μA
IOZL	Off-State Output	$V_{CC} = 5.5V$	I/O Ports				i		0.1			0.1	mA
	Current, Low Level Voltage Applied	Current, Low Level $V_0 = 0.4V$ Voltage Applied	Non I/O						-20			-20	μA
Icc	Supply Current	$V_{CC} = 5.5V$										-	mA

Symbol	Parameter		Standard Output		Buffer Output		Driver iput	Units	
oyini ol	i diameter		Min	Max	Min	Max	Min	Max	Office
V _{CC}	Supply Voltage	54/74AS	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High Level Input Voltage	54/74AS	2		2		2		V
VIL	Low Level Output Voltage	54/74AS		0.8		0.8		0.8	٧
юн	High Level Output Current	54AS		-2		-12		-40	mA
		74AS		-2		-15		-48	
V _{OH} (1)	High Level Output Voltage	54/74AS		5.5		5.5		5.5	٧
IOL	Low Level Output Current	54/74AS		20		32		40	mA
		74AS		20		48		48	111/5
TA	Operating Free-Air Temperature	54AS	-55	125	-55	125	-55	125	°C
		74AS	0	70	0	70	0	70	U

Note 1: For open-collector parts.

Electrical Characteristics Advanced Schottky

Symbol	Parameter	Conditi	006	Stand	lard Ou	tput	Buff	er Outp	out	Bus D	river Ou	utput	Units
- Oymbol	Tarameter	oonan	0113	Min	Typ(1)	Max	Min	Typ(1)	Max	Min	Typ(1)	Max	01113
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$ $I_I = -18 \text{ mA}$				1.2			-1.2			-1.2	v
V _{OH}	High Level Output Voltage	V _{CC} = 4.5V I _{OH} = Max					2.4	3.2		2	3.2		v
		$V_{CC} = 4.5V \text{ to}$ $I_{OH} = -2 \text{ mA}$		V _{CC} -2			V _{CC} -2			V _{CC} -2			
ЮН		V _{CC} = 4.5V V _{OH} = 5.5V				0.1			0.1			0.1	mA
V _{OL}	Low Level Output Voltage	V _{CC} = 4.5V I _{OL} = Max			0.35	0.5		0.35	0.5		0.35	0.5	v
lı		V _{CC} = 5.5V V _i = 7V				0.1			0.1			0.1	mA
IIH		V _{CC} = 5.5V V _I = 2.7V				20			20			20	μA
۱ _{IL}		$V_{CC} = 5.5V$ $V_I = 0.4V$				-0.5			-0.5			-0.5	mA
l ₀	Output Drive Current	V _{CC} = 5.5V V _O = 2.25V		-30		-112	-30		-112	-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	V _{CC} = 5.5V V _O = 2.7V							50			50	μΑ
IOZL	Off-State Output	V _{CC} = 5.5V	1/O Ports						-0.5			-0.5	mA
	Current, Low Level Voltage Applied	el V _O = 0.4V	Non I/O						-50			-50	μA
Icc	Supply Current	V _{CC} = 5.5V	•=										mA

ALS/AS Functional Index/Selection Guide



*Several methods are used to represent typical values. For propagation delay typical values, the average of the typical values of the two delays are used. $\left[\frac{t_{PHL(TYP)} + t_{PLH(TYP)}}{t_{PL}(TYP)}\right]$

2

For power dissipation, the average of the typical values of current for all states the outputs can achieve is used (I_{CCL}, I_{CCL}, I_{CCL}). This current value is multiplied by nominal supply voltage (5V), and in some cases divided by the number of gates, bits, etc. All other typical values are singular typicals.

Arithmetic Logic Units, Carry Look-Ahead Generators

Description	Device Type	Typ* Carry Time (ns)	Typ* Add Time	Typ* Power Diss. Total	Package Availability	No. of Pins	
		(115)	(ns)	(mW)	Com]	
4-Bit ALU/	74AS181B	5	5	370	N	24	
Function Generators	74AS881B	5	5	370	N	24	
Carry	74AS182	5	N/A	115	N	16	
Look-Ahead	74AS264	6	N/A	140	Ν	16	
Generators	74AS282	6	N/A	130	N,M	16	

Buffers/Clock Drivers with Totem-Pole Outputs

Description	Device Type	Low- Level Output Current	High- Level Output Current	Typ* Prop. Delay Time	Typ* Power Diss. /Gate	Package Availability	No. of Pins	
		(mA)	(mA)	(ns)	(mW)	Com		
Dual 4-Input NAND Buffers	74ALS40A 74ALS1020A	24 24	-2.6 -2.6	4	3.5 3.6	N,M N,M	14 14	
Quad 2-Input NAND Buffers	74ALS37A 74ALS1000A 74AS1000A	24 24 24 48	-2.6 -2.6 -48	5 5 2	5 3.5 8.5	N,M N,M N	14 14 14	
Quad 2-Input NOR Buffers	74ALS28A 74ALS1002A 74AS1036A	24 24 48	-2.6 -2.6 -48	3.7 3.7 2	4.5 4.5 9.7	N,M N,M N	14 14 14	
Quad 2-Input OR	74ALS1032A 74AS1032A	24 48	-2.6 -48	5.5 2.5	5.7 14	N,M N	14 14	
Quad 2-Input AND	74ALS1008A 74AS1008A	24 48	-2.6 -48	5.6 2.5	4.7 12	N,M N	14 14	
Triple 3-Input NAND	74ALS1010A	24	-2.6	4	3.6	N,M	14	
Triple 3-Input AND	74ALS1011A	24	-2.6	6.4	4.75	N,M	14	
Hex Buffers	74ALS1034 74AS1034A	24 48	15 48	4.5 2.5	4.6 11.9	N,M N	14 14	
Hex Inverter Buffers	74ALS1004 74AS1004A	24 48	- 15 - 48	2.6 1.7	3.3 8.5	N,M N	14 14	

Description	Device Type	High- Level Output Voltage V	Low- Level Output Current (mA)	Typ* Prop. Delay Time (ns)	Typ* Power Diss. /Gate (mW)		kage ability Com	No. of Pins
Quad 2-Input	54ALS38A	5.5	12	14.5	3.5	E,J,W	-	14
NAND Buffers	74ALS38A	5.5	24	14.5	3.5	,0,11	N,M	14
InAnd Duners	74ALS1003A	5.5	24	14.5	3.5		N,M	14
Quad 2-Input NOR Buffers	74ALS33A	5.5	24	13.5	4.5		N,M	14
Hex Buffers/ Drivers	74ALS1035	5.5	24	12.5	4.6		N,M	14
Hex Inverter Buffers/	74ALS1005	5.5	24	12.5	3.3		N,M	14
Drivers								
Buffer Gates wi	th TRI-STATE® Tot	em-Pole Outp	outs					
Description	Device Type	Max Source Current	Max Sink Current	Typ* Prop. Delay Time	Typ* Power Diss. /Gate		ckage ilability of	
		(mA)	(mA)	(ns)	(mW)	Mil	Com	
Octal Buffers	74ALS465A	-15	24	6.6	8.6		N,M	20
	74ALS467A	-15	24	6.6	9.1		N,M	20
	74ALS2541	- 15	24	6	10.8		N,M	20
	74ALS541	-15	24	6	10.8		N,M	20
Octal Inverter	74ALS466A	- 15	24	4.8	7.5		N,M	20
Buffers	74ALS468A	-15	24	4.7	7.5		N,M	20
	74ALS540A	-15	24	6.6	10.8		N,M	20
Octal Inverter	74AS231	- 15	48	3.5	18.5		N	20
Bus Buffers/	54ALS240A	-12	12	2.6	6.5	E,J,W		20
Drivers	74ALS240A	-15	24	2.6	6.5	_,_,	N,WM	20
	74AS240	-15	64	3.5	19.2		N,WM	20
	74ALS1240A	-15	16	9	5.9		N,WM	20
Octal Bus	74ALS241A	-15	24	4.3	8.6		N,WM	20
Buffers/	74AS241	-15	64	4	24.6		N,WM	20
Drivers	54ALS244A	-12	12	4.3	8.5	E,J,W		20
	74ALS244A	-15	24	4.3	8.5		N,WM	20
	74AS244	-15	64	4	24.1		N,WM	20
	74ALS1241A	-15	24	9	5.9		N,WM	20
	74ALS1244A	- 15	24	9	5.9		N,WM	20
Octal	54ALS245A	-12	12	9	21.7	E,J,W		20
Transceivers	74ALS245A	-15	24	9	21.7		N,WM	20
	74AS245	- 15	48	5.5	49.1		N,WM	20
	74ALS645A	-15	24	5	21.7		N,WM	20
	74AS645	- 15	64	5.5	49.2	i	N,WM	20
	74A3045	-15	04	5.5	49.2		19,99191	20

Descriptio	n	Device	Туре		De	rp* op. lay me		Typ* Power Diss. Total		Package vailability		No. of Pins
					(n	is)		(mW)	Mil	6	om	
8-Bit Identity		74ALS5				3.5		60			N,M	20
Comparators		54/74A				3.5		60	E,J,W	N,M		20
8-Bit Identity Comparators	with	74ALS5 74ALS5			18.2 18		55 55				N,M N,M	20 20
Open-Collecto		74ALS5			19			45		1	N,M	20
Outputs		74ALS6	89		1	1		60			N,M	20
Counters, Sync	chronou	s/Positive-E	dge-Ti	riggere	ed							r
Description	Dev	Count rice Type Freq. (MHz)		eq.	. Paraliel		Clear		Typ* Power Diss. Total		Package Availability	
									(mW)	Mil	Com	1
4-Bit Binary		4ALS161B	2	25		Sync		sync-L	60	E,J,W	N,M	16
	74AS	161 4ALS163B		25		Sync Sync		sync-L Sync-L	200 60	E,J,W	N,M N,M	16 16
:		4AS163	4	:5		• •		Sync-L	200	E,J,W E,J,W	N,M	16
4-Bit Binary	54/74	4ALS169B	2	25	s	iync		None	75	E,J,W	N,M	16
Up-Down	74AS	169A			s	Sync		None	230		N,M	16
Decade		S160B	2	25		Sync Sync		sync-L	60		N,M	16
	74AS 74AL	S162B	25			ync ync		sync-L.	200 60		N N,M	16 16
	74AS				Sync			Sync-L	200		N	16
Decade	74AL	S168B	2	25	Sync			None	75		N,M	16
Up/Down	74AS	168A			S	ync		None	230		N	16
Decoders/Enc	oders											
Descriptio	n	Device Ty	/pe	Ċ	rpe of tput	Typ' Selec Time (ns)	et e	Typ* Enable Time (ns)	Typ* Power Diss. Total	1	ickage iilability	No. of Pins
									(mW)	Mil	Com	
3 to 8 Line		54/74ALS	138	Tot	tem	8.5		9	25	E,J,W	N,M	16
3 to 8 Line Deco with Address Re		74ALS131		Tot	tem	8.5		10	25		N,M	16
3 to 8 Line Deco with Address La		74ALS137		Tot	tem	11		10	25		N,M	16
Flip-Flops, Sing	gle and C	Jual J-K Edge	e Trigg	gered								
Device Type	Clea	ar Pres	et	Тур f _{MA} (MH	p* Data Setup			Data Hold Time (ns)	Typ* Power Diss. /FF (mW	Av	ackage ailability Com	No. of Pins
74ALS109A	Yes	s Yes		50	· · · · · ·		+	0	6	_	N,M	16
74AS109	Yes				50 15 125 3			1	28.8		N	16

ALS/AS Functional Index/Selection Guide

1

Device Type	Typ* f _{MAX} (MHz)	Data Setup Time	Data Hold Time	Typ* Power Diss.	Pack Availa	-	No. of Pins
	((ns)	(ns)	/FF (mW)	Mil	Com	
54/74ALS74A 74AS74	30 125	15 2	0 1	6 26.3	E,J,W	E,J,W N,M N,M	
Flip-Flops, Quad a	nd Hex-D with Cle	ar			.	I	
Description	Device Type	Typ* Clock Freq.	Asyr Clea			ickage Nilability	No. of Pins
		(MHz)		Total (mW)	Mil	Com	
Quad D-Type Registers	54/74ALS175 74AS175	60 160	Low		E,J,W	N,M N	16 16
Hex D-Type Registers	54/74ALS174 74AS174	60 160	Low		E,J,W	N,M N	16
) Edge Triggered v				I		1
Device Type	Typ* f _{MAX}	Data Setup Time	Data Hold Time	Typ* Power Diss.	Pack Availa	-	No. of Pins
	(MHz)	(ns)	(ns)	/FF (mW)	Mil	Com	
54/74ALS374	50	10	4	10.8	E,J,W	N,WM	20
74AS374	200	3	3	50.3	_,,,,,	N,WM	20
74ALS534	50	10	0	10.4		N,WM	20
74AS534	200	3	2	50.3		N,WM	20
74ALS564A	50	15	4	8.5		N,WM	20
54/74ALS574A	50	15	4	8.5	E,J,W	N,WM	20
74AS574	200	3	3	50.4		N,WM	20
74AS575	160	3	3	53		N	20
54/74ALS576A	50	15	4	8.5	E,J,W	N,WM	20
74AS576	160	3	3	52.5		N	20
74AS577	160	3	3	50.4		N	20
74ALS874B	50	15	4	10.8		N,WM	24
74AS874	160	2.5	1	62.5		N,WM	24
74ALS876A	50	15	4	10.8		N,WM	24
74AS876	160	2.5	1	58		Ň	24
74AS878	160	3	3	62.5		N	24
74AS879	160	3	3	59		N	24
Gates, AND with T	otem-Pole Output	s					
Description	Device Type	Pi D	yp* rop. elay	Typ* Power Diss.	Pack Availa	-	No. of Pins
			e (ns)	/Gate (mW)	Mil	Com	
Dual 4-Input	54/74ALS21A 74AS21		9 3.3	2.2 12.5	E,J,W	N,M N,M	14 14
Triple 3-Input	54/74ALS11A 74AS11	1	9 3.3	2.1 12.9	E,J,W	N,M N,M	14 14
Quad 2-Input	54/74ALS08 74AS08		6.5 3.3	2.2 12.9	E,J,W	N,M N,M	14 14

Description	Device Type	Typ* Prop. Delay Time (ns)	Typ* Power Diss. /Gate (mW)	Avai	kage ability	No. of Pins
	74410454				om	
Triple 3-Input	74ALS15A	17	1.5		I,M	14
Quad 2-Input	74ALS09	17	2.2	N	I,M	14
ates, NAND and Inv	erters with Open-Colle	ector Outputs				
Description	Device Type	Typ* Prop. Delay Time (no)	Typ* Power Diss. /Gate (mW)	1	Package Availability	
		Time (ns)	/Gate (IIIW)	C	om	<u> </u>
Dual 4-Input NAND Gates	74ALS22B	19	1.3	N	I,M	14
Triple 3-Input NAND Gates	74ALS12A	18	1.3	N	I,M	14
Quad 2-Input	74ALS01	17	1.3	- N	N,M	
NAND Gates	74ALS03B	17	1.3	N	N,M	
Hex Inverters	74ALS05A	18	1.5	N	I,M	14
iates, NAND and Inv	verters with Totem-Pol	e Outputs				
ates, NAND and Inv Description	Perters with Totem-Pol	e Outputs Typ* Prop. Delay	Typ* Power Diss.		kage ability	No. of Pins
		Typ* Prop.	Power		•	
Description		Typ* Prop. Delay	Power Diss.	Avail	ability	
Description	Device Type	Typ* Prop. Delay Time (ns)	Power Diss. /Gate (mW)	Avail Mil	ability Com	of Pins
Description Dual 4-Input NAND Gates Triple 3-Input	Device Type	Typ* Prop. Delay Time (ns) 6.5	Power Diss. /Gate (mW) 1.3	Avail Mil	ability Com N,M	of Pins
Description Dual 4-Input NAND Gates Triple 3-Input NAND Gates Quad 2-Input	Device Type 54/74ALS20A 74AS20 54/74ALS10A	Typ* Prop. Delay Time (ns) 6.5 2 7	Power Diss. /Gate (mW) 1.3 8.7 1.3	Avail Mil E,J,W	Ability Com N,M N,M N,M	of Pins 14 14 14
Description Dual 4-Input NAND Gates Triple 3-Input NAND Gates Quad 2-Input NAND Gates	Device Type 54/74ALS20A 74AS20 54/74ALS10A 74AS10 54/74ALS00A	Typ* Prop. Delay Time (ns) 6.5 2 7 2 3.5	Power Diss. /Gate (mW) 1.3 8.7 1.3 1.4 1.25	Avail: Mil E,J,W E,J,W	Com N,M N,M N,M N,M N,M	of Pins
Description Dual 4-Input NAND Gates Triple 3-Input NAND Gates Quad 2-Input NAND Gates Hex Inverters 8-Input NAND	Device Type 54/74ALS20A 74AS20 54/74ALS10A 74AS10 54/74ALS00A 74AS00 54ALS04A 74ALS04B 74AS04	Typ* Prop. Delay Time (ns) 6.5 2 7 2 3.5 2 3.5 2 3.5 3.5 3.5 2 2	Power Diss. /Gate (mW) 1.3 8.7 1.3 1.4 1.25 8 1.5 1.5 1.5 7.1	Avail: Mil E,J,W E,J,W E,J,W	Ability Com N,M N,M N,M N,M N,M N,M N,M	of Pins
	Device Type 54/74ALS20A 74AS20 54/74ALS10A 74AS10 54/74ALS00A 74AS00 54ALS04A 74ALS04B 74AS04 74ALS14 54/74ALS30A	Typ* Prop. Delay Time (ns) 6.5 2 7 2 3.5 2 3.5 2 3.5 2 3.5 2 8 6.5	Power Diss, /Gate (mW) 1.3 8.7 1.3 14 1.25 8 1.5 1.5 7.1 10 1.9	Avail Mil E,J,W E,J,W E,J,W E,J,W	Ability Com N,M N,M N,M N,M N,M N,M N,M N,M N,M	of Pins

[

Description		Device T	уре	Typ Pro Dela	р.	Typ* Powe Diss	r	Packa Availab	•	No. of Pins
				Time	(ns)	/Gate (n	nW)	Com	۱	
Quad 2-Input Exclusive NOR G	ates	74ALS8 74AS81				9.1		N,M N		14 14
Quad 2-Input Exclusive OR Gat	es	74ALS1 74AS13						N,M N		14 14
Gates, Exclusive N	IOR with	Totem-Pole	Outputs	J		L				I
Description	Description Device T		ype	Typ		Typ* Powe Diss	r	Packa Availab	•	No. of Pins
			Time		(ns) /Gate (n		nW)	Corr	1	
Quad 2-Input Exclusive NOR G	74ALS81 ates 74AS810					N/A N/A		N,M N		14 14
Gates, NOR with T	otem-Po	ole Outputs								
Description	Dev	vice Type	Typ* Prop. Delay		Typ* Power Diss.			Package vailability	-	
			Tir	Time (ns)		ate (mW)	Mil	C	om	1
Triple 3-Input NOR Gates		74ALS27 \S27		5.5 2	2.5 12.2		E,J,W		N,M N,M	14 14
Quad 2-Input NOR Gates		74ALS02		5 2		1.9 10.1		E,J,W N,M N,M		14 14
Gates, OR with To	tem-Pol	e Outputs	·							
Description	Dev	vice Type	F	Typ* Prop. Delay	F	Typ* Power Diss.		Package vailability		No. of Pins
			Tin	ne (ns)	/Ga	ate (mW)	Mil	C	om	
Quad 2-Input OR Gates		74ALS32 \S32		5.5 3.5		2.8 14.9	E,J,W		N,M N,M	14 14
Quad 2-Input Exclusive OR Gates		74ALS86 74AS86		7		3.75			N,M N,M	14 14

Description	Device Type	No. of Bits	Clear	Output	Typ. Prop S Dela Time	. Power y Diss.		ckage Iability	No. of Pins
					(ns)	(mW)	Mil	Com]
Dual 4-Bit Latches	74ALS880A 74AS880	4 4	None None	<u>a</u>	9 6	88.3 391.5		N,M N	24 24
Octal Latch	54/74ALS273	8	Low	Q	12	50	E,J,W	N,M	20
TRI-STATE Octal Latches	54/74ALS373 74AS373 74ALS573B 74AS573	8 8 8 8	None None None None		10 6 9 4.5	70 300 68.3 293	E,J,W	N,WM N,WM N,WM N,WM	20 20 20 20
TRI-STATE Inverting Octal Latches	74ALS533 74AS533 74ALS563A 74ALS580A 74AS580	8 8 8 8 8	None None None None None	0 0 0 0 0	10 5 13 9 4.5	75.8 328 68.3 68.3 330		N,WM N,WM N,WM N,WM N,WM	20 20 20 20 20 20
Dual 4-Bit TRI-STATE Latches	74ALS873B 74AS873	4 4	Low Low	Q Q	10 4.5	68.3 330		N,WM N,WM	24 24
Line Drivers									
Description	Device Type	Lov Lev Outj Curr	el out	High- Level Output Current	Typ* Prop. Delay Time	Typ* Power Diss. /Gate	Pack Availa	- 1	No. of Pins
		(m/	4)	(mA)	(ns)	(mW)	Mil	Com	
Hex 2-Input NAND	54ALS804A 74ALS804A 74AS804B 74AS1804	12 24 48 48		-1 -2.6 -48 -48	2.7 2.7 2 2	3.3 3.3 7.7 7.7	E,J,W	N,M N N	20 20 20 20
Hex 2-Input NOR	74ALS805A 74AS805B 74AS1805	24 48 48		15 48 48	3 1.6 1.6	4.1 9.6 9.6		N,M N N	20 20 20
Hex 2-Input AND	74ALS808A 74AS808B 74AS1808	24 48 48		15 48 48	4.3 3 3	4.6 10.6 10.6		N,M N N	20 20 20
Hex 2-Input OR	74ALS832A 74AS832B 74AS1832	24 48 48		15 48 48	4 2.5 2.5	5.6 12.9 12.9		N,M N N	20 20 20

1

Description	Device Ty	уре	Type of Output		Data nver. Jutput	Ty Da		ns) From	Ty Pov Dis To	ver is.	Pack Availa	-	No. of Pins
						0		Enable	(m	w)	Mil	Com	
Quad 2 to 1 Line	74ALS157 74AS157 74ALS257		Standar Standar TRI-STA	d TE	N/A N/A N/A N/A	4. 3. 4.	5	6.3 5.5 6	3 9 3	5		N,M N N,M	16 16 16
Quad 2 to 1 Line (Inverting)	74AS257 74ALS158 74AS158 74ALS258 74AS258		TRI-STA Standar Standar TRI-STA TRI-STA	d d TE	4.2 N/A 2.5 N/A 4.2 N/A 3 N/A		A A	4 83 6.1 11. 4 78 6 29. 6 29.		.5 B .2		N,M N,M N,M N	16 16 16 16 16
Dual 4 to 1 Line	54/74ALS		Standar TRI-STA	ď	N/A N/A	16.5		4.5 14.5 4.5	58 37 3	.5 E	J,W, J,W	N,M N,M	16 16 16
Dual 4 to 1 Line (Inverting	74ALS352 3) 74ALS353		Standard TRI-STATE		6 6	N	A	4.5 4.5	32 37			N,M N,M	16 16
8 to 1 Line	54/74ALS 54/74ALS		Standar TRI-STA		9.3 9.4	7.		11 7			J,W J,W	N,M N,M	16 16
Parity Gene	rators/Checke	rs											
Descr	iption	De	evice Type	9	Pro	yp* rop. elay e (ns)		Typ* Power Diss. Total (mW)		Package Availability Com			No. of Pins
	9-Bit Odd/Even Parity Generator/Checker		74AS280		7.	.3		135		N,			14
9-Bit Parity Generator/ with Bus Di Parity I/O F	river		74AS286		9.3			160		N,	M		14
Registers, S	hift												
Description	Device Type	No. of Bits	Typ* Shift Freq.	Ser. Data Input	Asyr Clea		N	lodes		Typ* Power Diss. Total	Av	ackage ailability	No. of Pin
			(MHz)		<u> </u>	S-F	S-L	Load	Hold	(mW)		Com]
Parallel-In Serial-Out	74ALS165 74ALS166	8 8	60 60	D D	Non Low			x x	x x	80 80	1	N,WM N,WM	16 16
Schmitt-Triç	gers with Tote	em-Pole	e Outputs										
Des	Description Device T		е Туре		Н	Typ.* vsteresi (V)	s		Package /ailability	,		No. i Pins	
		·								Com			
Dual 4-In NAND So	put chmitt Triggers		74A	LS13			0.8			N,M			14
Quad 2-II NAND So	nput chmitt Triggers		74A	LS132			0.8			N,M			14
Hex Schr	Hex Schmitt Trigger 74ALS14			LS14	0.8			N,M			14		

Description	Device Type	Max Source Current (mA)	Max Sink Current (mA)	Typ* Prop. Delay Time	Typ* Power Diss. /Gate	Package Availability	No. of Pins
		(,	()	(ns)	(mW)	Com	
Quad Inverter	74ALS242C	15	24	5.6	16.3	N,M	-14
Transceivers	74AS242	-15	64	3.5	33.8	<u>N</u>	14
Quad Transceivers	74ALS243A 74AS243	15 15	24 64	6 4	23.3 45.8	N,M N	14 14
Octal Inverter Transceivers	74ALS620A 74AS620 74ALS640A 74AS640 74AS640 74ALS1242	15 15 15 15 15	24 64 24 64 24	8 5.5 5 4 5	14.6 32.7 15.4 32.9 10.9	N,WM N,WM N,WM N,WM N,WM	20 20 20 20 20 14
Octal Transceiver with True and Inverting Outputs	74AS230	-15	64	3.5	20.8	N,WM	20
Octal Transceivers with Register Storage	74AS646 74AS652	15 15	48 48	5 5	93.8 93.8	N,WM N,WM	24 24
Octal Inverter Transceivers with Register Storage	74AS648 74AS651	- 15 - 15	48 48	6 6	81.3 81.3	N,WM N,WM	24 24
Octal Inverting Tranceiver/ MOS Driver	74AS2620	-2	1	4.5	38.3	N	20
Octal Bus Transceiver/ MOS Driver	74AS2645	-2	1	5.5	47	N	20
Description	Device Type	Typ* Clock Freq.	Asyn. Clear	Ty Pov Dis	ver	Package Availability	No. of Pins
		(MHz)	ļ	Total	(mW)	Com	
Octal Bus	74ALS646	40	None	25	5	N,WM	24
Transceivers	74ALS648	40	None	26		N,WM	24
and 8-Bit	74ALS652	40	None	25		N,WM	24
Storage Register	74ALS651	40	None	23	0	N,WM	24

Glossary of Terms

DC Operating Conditions and Characteristics

GENERAL DEFINITIONS

I: Current is the flow of electric charge from one potential to another through a conductor. The unit of measure is the Ampere, or Amp, abbreviated A. One Amp is equal to the current flowing through one ohm of resistance when one volt is applied across that resistance. Common units found in the semiconductor industry are the milliampere, abbreviated mA, equal to 0.001A and the microampere, abbreviated μ A, equal to 0.00001A. Negative current is defined as current flowing out of a device terminal and positive current is defined as current flowing into a device terminal.

V: Voltage, or the electromotive force which causes current to flow through a conductor. One Ampere of current flowing through one ohm of resistance develops a potential difference of one volt across that resistance. The unit of measure is the Volt, abbreviated V, and a common unit is the millivolt, abbreviated mV, equal to 0.001V.

INPUT CURRENT PARAMETERS

I Maximum High Level Input Current: Current flowing into an input when that input has the maximum voltage specified for the family applied to it. This test is used to guarantee the minimum reverse breakdown voltage of the input structure.

I_{IH} High Level Input Current: The current flowing into an input when that input has a high level voltage equal to the minimum high level output voltage specified for the family. This test is used to check the emitter-to-emitter leakage and the inverse transistor action of a multi-emitter transistor input, the input leakage of a diode, PNP transistor, or C-B short type of input, and to guarantee the fan-in specified for the family.

I_{IK} Input Clamp Current: The current flowing out of an input when that input is pulled below ground. This test is used to guarantee the integrity of the input clamp diode. The input clamp diode is used to limit the voltage swings on the input by clamping the negative excursions to a level equal to one diode drop below ground. This serves to reduce ringing on an incoming signal. Pulling the input below ground for an extended length of time can cause parasitic transistor action to occur between adjacent tanks on the die which can cause erroneous data to occur on the outputs of the device. To prevent this, voltages on the inputs during operation (other than high speed ringing) should be limited to no more than 0.5V below ground at all times.

IIL Low Level Input Current: The current flowing out of an input when a low level voltage equal to the maximum low level output voltage specified for the family is applied to the input. This test is used to check the input pullup resistor on an MET or a diode input and to guarantee the specified fanin of the family.

 I_T + **Current at Positive-Going Threshold Point:** The current flowing out of a transition-operated (Schmitt trigger) input when a voltage equal to the positive going threshold voltage is applied to the input.

 ${\rm I}_T-$ Current at Negative-Going Threshold Point: The current flowing out of a transition-operated (Schmitt trigger) input when a voltage equal to the negative going threshold voltage is applied to the input.

OUTPUT CURRENT PARAMETERS

ICEX Output Leakage Current: The current flowing into an open collector output when input conditions have been applied that, according to the product specification, will cause the output to be in the logic high state. This test checks the reverse breakdown of the output transistor.

Io(off) Off-State Output Current: The current flowing into an output with input conditions applied that, according to the product specification, will cause the output switching element to be in the off state.

NOTE: This parameter is usually specified for open collector outputs intended to drive devices other than logic circuits, such as displays. Any leakage current applied to a display may cuase the display to be activated.

I_{OH} High Level Output Current: The current flowing out of an output with input conditions applied that, according to the product specification, will establish a logic high level at the output. This test guarantees the current sourcing (drive) capability of the output and the fan-out specified for the family.

I_{OL} Low Level Output Current: The current flowing into an output with input conditions applied that, according to the product specification, will establish a logic low level at the output. This test guarantees the current sinking capability of the output and the fan-out specified for the family.

I_{OS} **Output Short-Circuit Current:** The current out of an output when that output is shorted to ground, or another specified potential, with input conditions applied that, according to the product specification, will establish a logic high level at the output.

Ioz High-Impedance State Output Current: These tests guarantee that the device will not excessively load a bus line when the device output is put into the TRI-STATE® mode.

IOZH (or ISINK): The current flowing into an output with input conditions applied to the output control pin such that the output is in the high impedance state and input conditions applied to the other inputs that, according to the product specification, will establish a logic low level at the output.

IOZL(OR ISOURCE): The current flowing out of an output with input conditions applied to the output control pin such that the output is in the high impedance state and input conditions applied to the other inputs that, according to the product specification, will establish a logic high level at the output.

SUPPLY CURRENT PARAMETERS

 I_{CCH} Supply Current (outputs in the high state): The current flowing into the V_{CC} terminal of a device with input conditions applied that, according to the product specification, will establish a logic high level at the output(s).

 I_{CCL} Supply Current (outputs in the low state): The current flowing into the V_{CC} terminal of a device with input conditions applied that, according to the product specification, will establish a logic low level at the output(s).

DC Operating Conditions and Characteristics (Continued)

I_{CCZ} Supply Current (outputs in the high-impedance state): The current flowing into the V_{CC} terminal of a device with input conditions applied that, according to the product specification, will establish a high impedance state at the output.

INPUT VOLTAGE PARAMETERS

BV_{IN} Input Breakdown Voltage: The maximum voltage that the device is guaranteed to be able to withstand without exceeding the maximum input current specification.

V_F Input Forward Voltage: The voltage applied to the input of a device that causes the input structure to become forward biased; usually equal to the maximum output low voltage specified for the family.

V_{IH} High Level Input Voltage: The minimum positive voltage level that can be applied to an input terminal of a device and be recognized as a logic high level.

 V_{IK} Input Clamp Voltage: The input clamp voltage specification checks the quality of the input diode whose purpose is to damp out ringing. This is not intended to be an operating condition and if this voltage is allowed to persist for any length of time, parasitic transistor action will occur between adjacent geometry tanks and circuit performance will be degraded, in some cases to the point of failure.

V_{IL} Low Level Input Voltage: The maximum positive voltage level that can be applied to an input terminal of a device and be recognized as a logic low level.

 V_R Input Reverse Voltage: The voltage applied to an input of a device that causes the input structure to become reverse biased; usually equal to the minimum high level output voltage specified for the family.

 V_T + Positive-Going Threshold Voltage: The voltage level at a transition-operated (Schmitt trigger) input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T -.

 V_T- Negative-Going Threshold Voltage: The voltage level at a transition-operated (Schmitt trigger) input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_T+ .

OUTPUT VOLTAGE PARAMETERS

 V_{OH} High Level Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.

 $\mathbf{V_{OL}}$ Low Level Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.

V_O(off) Off-State Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will cause the output switching element to be in the off state.

NOTE: This characteristic is usually specified only for outputs without internal pull-up elements intended for driving devices other than logic circuits.

Vo(on) On-State Output Voltage: The voltage at an output terminal with input conditions applied that, according to the product specification, will cause the output switching element to be in the on state.

NOTE: This characteristic is usually specified only for outputs without internal pull-up elements intended for driving devices other than logic circuits.

AC Operating Conditions and Characteristics

INPUT PARAMETERS

 f_{MAX} Maximum Clock Frequency: The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic levels at the output with input conditions established that should cause changes of output logic level in accordance with the specification. Unless otherwise specified, this test is performed with no restrictions on input rise and fall times or duty cycle.

NOTE: A minimum value is specified that is the highest frequency at which all devices are guaranteed to function correctly.

 ${\bf t_H}$ Hold Time: The interval during which a signal must be maintained at a given data input after an active transition at another given input.

NOTE: A minimum value is specified that is the smallest time interval above which all devices are guaranteed to function correctly.

 t_W Pulse Width: The time interval between specified voltage reference points on the leading and trailing edges of a pulse waveform.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the logic element is guaranteed.

 t_{REC} Recovery Time: The time interval needed to switch a memory-type device from a write mode to a read mode and to obtain valid data signals at the output.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the device is guaranteed.

 $t_{\mbox{\scriptsize REL}}$ Release Time: The time interval between one control input going inactive and another input going active after which the inactive input no longer has any influence on the device operation.

NOTE: A minimum value is specified that is the smallest time interval at which correct operation of the logic element is guaranteed.

ts Set-Up Time: The time interval during which a stable signal must be maintained at a specified input terminal before an active transition at another specified input terminal. NOTE: A minimum value is specified that is the smallest time interval at

which correct operation of the logic element is guaranteed.

 t_R Rise Time: The time interval between a specified lowlevel voltage and a specified high-level voltage on a waveform that is changing from a defined low level to a defined high level. Common defined levels are from 10% of the signal amplitude to 90% of the signal amplitude.

t_F Fall Time: The time interval between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from a defined high level to a defined low level. Common defined levels are from 90% of the signal amplitude to 10% of the signal amplitude.

OUTPUT PARAMETERS

tpzH Output Enable Time to a High Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from a high impedance (off) state to the defined high state.

 $t_{\mbox{\rm PZL}}$ Output Enable Time to a Low Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from a high impedance (off) state to the defined low state.

 $t_{\mbox{\rm PHZ}}$ Output Disable Time from a High Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from the defined high state to the high impedance (off) state .

 t_{PLZ} Output Disable Time from a Low Logic Level: The propagation delay time between the specified voltage reference points on the input and output waveforms with a TRI-STATE output changing from the defined low state to the high impedance (off) state .

 t_{WOUT} Output Pulse Width: The time interval between specified voltage reference points on the leading and trailing edges of an output waveform.

NOTE: This is usually only specified for monostable elements.

tpLH Propagation Time, Low to High: The time between the specified voltage reference points on the input and output waveforms with the output changing from a low logic level to a high logic level.

tpHL Propagation Delay, High to Low: The time between the specified voltage reference points on the input and output waveforms with the output changing from a high logic level to a low logic level.

 t_{TLH}, t_r Transition Time, or Rise Time: The time interval between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from a defined low level to a defined high level. Common defined levels are from 10% of the signal amplitude to 90% of the signal amplitude, or from 0.6V to 2.6V.

 t_{THL}, t_f Transition Time, or Fall Time: The time interval between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from a defined high level to a defined low level. Common defined levels are from 90% of the signal amplitude to 10% of the signal amplitude, or from 2.6V to 0.6V.

Note A: All AC Specifications are for one output switching at a time.

EXPLANATION OF DEVICE FUNCTIONS

Circuit Complexity

SSI: Small Scale Integration; the lowest level of complexity in integrated circuits.

MSI: Medium Scale Integration; small subsystems integrated into a single microcircuit.

LSI: Large Scale Integration; large subsystems or small systems integrated into a single microcircuit.

FUNCTIONAL DESCRIPTIONS

Buffer: A logic gate with high output drive capability, or fanout. Buffers are used where a single circuit must drive a large number of loads.

Comparator: A logic circuit that will compare two separate input signals and produce an output based on that comparison. A simple comparator is the Exclusive-NOR gate, which produces a high level output only when its two inputs are identical.

Counter: A logic circuit that counts the number of input pulses it receives. Counters can be used for frequency division, counting, and sequencing digital operations. Common counter configurations are Binary, where the device counts from 0 to 15 and Decade, where the device counts from 0 to 9.

AC Operating Conditions and Characteristics (Continued)

Data Selector/Multiplexer: A logic circuit that will select one of several input signals and feed that signal onto a common bus line. It can be thought of as a multipole, multiposition switch with each switch pole representing one output and each switch position representing one input.

Decoder/Demultiplexer: A logic circuit that is the complement of the Data Selector/Multiplexer; that is, this circuit takes an input signal and feeds it to any one of several output lines depending on the information placed on its steering, or control, inputs.

Driver: Same as Buffer, above.

Flip-Flop: A logic circuit that is used to store information. A flip-flop is called "bistable" since it has two stable states.

Gate: The basic building block of all logic circuits; an element whose output is a Boolean function of its inputs. The basic functions are the AND, OR, and NOT. By combining these functions, NAND, NOR, and Exclusive-OR and Exclusive-NOR gates are built.

Latch: A bistable element that latches, or holds, data which is present at its input at the time the Enable input goes to its inactive state. When the Enable input is active, the data, present at the input, is passed directly to the output, similar to the operation of a gate.

One-Shot: Monostable multivibrator; a flip-flop that only has one stable state. When triggered by an input transient, it flips to its unstable state for a time period determined by an external R-C network connected to its timing inputs, and then returns to its stable state.

Shift Register: A series of flip-flops in which the data signal is shifted out of one flip-flop and into the succeeding flip-flop during an active transition on the clock input.

Transceiver: A logic circuit that can transmit data onto a bus line and receive data off of the bus line using the same terminal as an input and output. The direction of signal flow is determined by logic levels present at a Direction Control input.

OTHER TERMS

Asynchronous: A mode of operation that does not require any specific timing relationship between different control inputs.

Open Collector: Output configuration that has no internal pullup. This configuration enables outputs that are connected together (wired-OR) to assume opposite states without incurring damage.

Schmitt Trigger: An input configuration that has a different threshold point depending on whether the input signal is rising or falling. This is especially useful in electrically noisy environments.

Synchronous: A mode of operation where specific timing requirements must be met between control inputs before an indicated action can occur.

Totem Pole: An output configuration that contains an internal pullup structure, usually a transistor pullup allowing higher output drive capability than is available with open collector outputs. TRI-STATE: A registered trademark for a circuit configuration in which the device can be switched 'off' during which time the output presents a very high impedance to the bus it is connected to. This allows multiple outputs to be connected to a bus line while only one output drives the line, the other outputs being switched into their high impedance states.

EXPLANATION OF FUNCTION TABLES

The following symbols are used in the function tables found in NSC data sheets:

- H = high logic level (steady state)
- L = low logic level (steady state)
- ↑ = transition from low to high logic level
- \downarrow = transition from high to low logic level
- X = irrelevant (any level, including transitions)
 - = off (high impedance) state of a TRI-STATE output
- a...h = the level of steady state inputs at inputs A through H respectively
- Q₀ = the level of Q before the indicated steady state input conditions were established
- \overline{Q}_0 = complement of Q_0 or level of Q before the indicated steady state input conditons were established
- $Q_n =$ level of Q before the most recent active transition indicated by \uparrow or \downarrow
- $\Box =$ one high level pulse
- □□ = one low level pulse

Ζ

toggle = each output changes to the complement of its previous level on each active transition indicated by \uparrow or \downarrow

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect on the pulse follows the indicated input transition and persists for an interval dependent on the circuit.

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. As an example, *Figure 1* is the function table for a 4-bit bidirectional universal shift register, similar to the DM54LS194.

The first line of the table represents "asynchronous" clearing of the register and indicates that if CLEAR is low, all four outputs will be reset low regardless of the states of the other inputs. In the succeeding lines, CLEAR is inactive (high) and consequently has no effect.

AC Operating Conditions and Characteristics (Continued)

The second line indicates that so long as the CLOCK input remains low (while CLEAR is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of CLEAR high and CLOCK low was established. Since on all the other lines of the table only the rising edge of the CLOCK is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the CLOCK remains high or on the high-to-low transition of the CLOCK.

The third line of the table represents "synchronous" parallel loading of the register and indicates that if S1 and S0 are both high, then regardless of the levels at the SERIAL inputs, the data present at A will transfer to QA, the data present at B will transfer to QB, and so forth, following a low-to-high transition on CLOCK.


The fourth and fifth lines represent the "synchronous" loading of high and low level data, respectively, from the SHIFT RIGHT SERIAL input and the shifting one bit to the right of previously entered data; data previously at QA is now at QB, data previously at QB and QC is now at QC and QD respectively, and the data previously at QD has been shifted out of the register. This entry of data and shifting takes place on the low-to-high level transition of CLOCK when S1 is low and S0 is high and as shown, the levels at the PARALLEL inputs, A through D, have no effect.

The sixth and seventh lines represent the "synchronous" loading of high and low level data respectively, from the SHIFT LEFT SERIAL input and the shifting one bit to the left of previously entered data; data previously at QD is now at QC, data previously at QC and QB is now at QB and QA respectively, and the data previously at QA has been shifted out of the register. This entry of serial data and shifting to the left takes place on the low-to-high level transition of CLOCK when S1 is high and S0 is low and as seen, the levels at the PARALLEL inputs. A through D, have no effect.

The last line indicates that so long as both MODE inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady state combination of CLEAR high and both MODE inputs low was established.


	Mc	ode			inpu	ts	·				Outputs				
Clear			Clock	Se	erial	Parallel									
	S1	S0	CIUCK	Left	Right	A	в	С	D	QA	QB	QC	QD		
L	x	х	х	х	х	x	Х	х	х	L	L	L	L		
н	х	X	L	х	x	x	х	. X	х	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}		
н	н	н	↑	Х	х	a	b	с	d	a	b	с	d		
н	L	н	1	x	н	X	х	х	х	н	Q _{An}	Q _{Bn}	Q _{Cn}		
Η	L	н	↑	х	L	X	х	х	х	L	Q _{An}	Q _{Bn}	Q _{Cn}		
н	н	L	1	н	х	X	х	х	х	Q _{Bn}	Q _{Cn}	Q _{Dn}	н		
н	н	L	↑	L	X	x	х	х	х	Q _{Bn}	Q _{Cn}	Q _{Dn}	L		
н	L	L	х	x	x	X	х	х	х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}		


FIGURE 1. Function Table



DM54/74, 54S/74S Test Waveforms (Continued)

Parameter Measurement Information (Continued)






TL/X/0003-8

Note C: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Note D: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.


Note E: When measuring propagation delay times of TRI-STATE outputs, switches S1 and S2 are closed.



1-61

DM54L/DM54LS/74LS Test Waveforms (Continued)

Parameter Measurement Information (Continued)




TL/X/0003-17

Note D: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


Note E: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.


Note F: When measuring propagation delay times of TRI-STATE outputs, switches S1 and S2 are closed.



1-63

1






Group 4 Test Waveforms DM54ALS/74ALS, 54AS/74AS

54ALS74, 109, 112, 113, 114, 131, 137, 160, 161, 162, 163, 168, 169, 174, 175, 273

54AS74, 109, 112, 113, 114, 160, 161, 162, 163, 168, 169, 174, 175, 273



Note: All input pulses are supplied by generators having the following characteristics: frequency = 1 MHz, $Z_{OUT} = 50\Omega$, $t_r = t_f = 2$ ns.



Section 2 Advanced Low Power Schottky



Section 2—Advanced Low Power Schottky

Advanced Low Power Schottky—Commercial Products	
DM74ALS00A Quad 2-Input NAND Gate	2-7
DM74ALS01 Quad 2-Input NAND Gate with Open-Collector Outputs	2-9
DM74ALS02 Quad 2-Input NOR Gate	2-11
DM74ALS03B Quad 2-Input NAND Gate with Open-Collector Outputs	2-13
DM74ALS04B Hex Inverter	2-15
DM74ALS05A Hex Inverter with Open-Collector Outputs	2-17
DM74ALS08 Quad 2-Input AND Gate	2-19
DM74ALS09 Quad 2-Input AND Gate with Open-Collector Outputs	2-21
DM74ALS10A Triple 3-Input NAND Gate	2-23
DM74ALS11A Triple 3-Input AND Gate	2-25
DM74ALS12A Triple 3-Input NAND Gate with Open-Collector Outputs	2-27
DM74ALS13 Dual 4-Input NAND Gate with Schmitt Trigger Inputs	2-29
DM74ALS14 Hex Inverter with Schmitt Trigger Inputs	2-31
DM74ALS15A Triple 3-Input AND Gate with Open-Collector Outputs	2-34
DM74ALS20A Dual 4-Input NAND Gate	2-36
DM74ALS21A Dual 4-Input AND Gate	2-38
DM74ALS22B Dual 4-Input NAND Gate with Open-Collector Outputs	2-40
DM74ALS27 Triple 3-Input NOR Gate	2-42
DM74ALS28A Quad 2-Input NOR Buffer	2-44
DM74ALS30A 8-Input NAND Gate	2-46
DM74ALS32 Quad 2-Input OR Gate	2-48
DM74ALS33A Quad 2-Input NOR Buffer with Open-Collector Outputs	2-50
DM74ALS37A Quad 2-Input NAND Buffer	2-52
DM74ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs	2-54
DM74ALS40A Dual 4-Input NAND Buffer	2-56
DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear	2-58
DM74ALS86 Quad 2-Input Exclusive-OR Gate	2-61
DM74ALS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset and Clear	2-63
DM74ALS125A Quad TRI-STATE Buffer	2-66
DM74ALS131 3-to-8 Line Decoder/Demultiplexer with Address Register	2-67
DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs	2-70
DM74ALS133 13-Input NAND Gate	2-72
DM74ALS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs	2-74
DM74ALS137 3-to-8 Line Decoder/Demultiplexer with Address Latches	2-77
DM74ALS138 3-to-8 Line Decoder/Demultiplexer	2-80
DM74ALS151 1-of-8 Line Data Selector/Multiplexer	2-83
DM74ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer	2-87
DM74ALS157 Quad 1-of-2 Line Data Selector/Multiplexer	2-90
DM74ALS158 Quad 1-of-2 Line Inverting Data Selector/Multiplexer	2-90
DM74ALS160B Synchronous 4-Bit Decade Counter with Asynchronous Clear	2-91
DM74ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear	2-91
DM74ALS162B Synchronous 4-Bit Decade Counter with Synchronous Clear	2-91
DM74ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear	2-91
DM74ALS165 8-Bit Parallel In/Serial Out Shift Register	
DM74ALS166 8-Bit Parallel Load Shift Register	
Data Alecter of Birt aranoi Loud Chirthogotof Titter Titter Titter Titter	- 100

Section 2—Advanced Low Power Schottky (Continued)	
Advanced Low Power SchottkyCommercial Products (Continued)	
DM74ALS168B Synchronous 4-Bit Up/Down Decade Counter	2-107
DM74ALS169B Synchronous 4-Bit Up/Down Binary Counter	
DM74ALS174 Hex D Flip-Flop with Clear	
DM74ALS175 Quad D Flip-Flop with Clear and Complementary Outputs	
DM74ALS240A Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	
DM74ALS241A Octal TRI-STATE Buffer/Line Driver/Line Receiver	
DM74ALS242C Quad TRI-STATE Inverting Bus Transceiver	
DM74ALS243A Quad TRI-STATE Bus Transceiver	
DM74ALS244A Octal TRI-STATE Bus Driver	
DM74ALS245A Octal TRI-STATE Bus Transceiver	2-127
DM74ALS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer	2-130
DM74ALS253 TRI-STATE Dual 1-of-4 Line Data Selector/Multiplexer	2-134
DM74ALS257 Quad TRI-STATE 1-of-2 Line Data Selector/Multiplexer	2-137
DM74ALS258 Quad TRI-STATE 1-of-2 Line Inverting Data Selector/Multiplexer	2-137
DM74ALS273 Octal D-Type Positive-Edge-Triggered Flip-Flop with Clear	2-141
DM74ALS299 8-Bit Universal Shift/Storage Register with Common Parallel I/O Pins	
DM74ALS352 Dual 1-of-4 Line Inverting Data Selector/Multiplexer	2-146
DM74ALS353 Dual 1-of-4 Line Inverting Data Selector/Multiplexer with TRI-STATE Outputs .	
DM74ALS373 Octal D-Type TRI-STATE Transparent Latch	
DM74ALS374 Octal D-Type TRI-STATE Positive-Edge-Triggered Flip-Flop	2-156
DM74ALS465A Octal TRI-STATE Bidirectional Buffer/Bus Driver	2-160
DM74ALS466A Octal TRI-STATE Bidirectional Inverting Buffer/Bus Driver	2-160
DM74ALS467A Octal TRI-STATE Bidirectional Buffer/Bus Driver	2-160
DM74ALS468A Octal TRI-STATE Bidirectional Inverting Buffer/Bus Driver	2-160
DM74ALS518 8-Bit Identity Comparator with Open-Collector Outputs	2-164
DM74ALS519 8-Bit Identity Comparator with Open-Collector Outputs	2-164
DM74ALS520 8-Bit Identity Comparator	2-164
DM74ALS521 8-Bit Identity Comparator	2-164
DM74ALS522 8-Bit Identity Comparator with Open-Collector Outputs	
DM74ALS533 Octal D-Type Transparent Latch with TRI-STATE Outputs	
DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	2-172
DM74ALS540A Octal Inverting Buffer/Line Driver with TRI-STATE Outputs	2-176
DM74ALS541A Octal Buffer/Line Driver with TRI-STATE Outputs	2-179
DM74ALS563A Octal D-Type Transparent Latch with TRI-STATE Outputs	
DM74ALS564A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	
DM74ALS573B Octal D-Type Transparent Latch with TRI-STATE Outputs	
DM74ALS574A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	
DM74ALS576A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	2-198
DM74ALS580A Octal D-Type Transparent Latch with TRI-STATE Outputs	2-202
DM74ALS620A Octal TRI-STATE Bus Transceiver	
DM74ALS640A Inverting Octal Bus Transceiver	
DM74ALS645A Octal TRI-STATE Bus Transceiver	
DM74ALS646 Octal TRI-STATE Bus Transceiver and Register	
DM74ALS648 Octal TRI-STATE Inverting Bus Transceiver	
DM74ALS651 Octal TRI-STATE Bus Transceiver and Register	
DM74ALS652 Octal TRI-STATE Bus Transceiver and Register	
DM74ALS689 8-Bit Comparator	
DM74ALS804A Hex 2-Input NAND Driver	2-234
DM74ALS805A Hex 2-Input NOR Driver	
DM74ALS808A Hex 2-Input AND Driver	
DM74ALS810 Quad 2-Input Exclusive-NOR Gate	2-240

2

Section 2—Advanced Low Power Schottky (Continued)

Advanced Low Power Schottky—Commercial Products (Continued)	
DM74ALS811 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs	2-243
DM74ALS832A Hex 2-Input OR Driver	
DM74ALS873B Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs	2-248
DM74ALS874B Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	
DM74ALS876A Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	
DM74ALS880A Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs	
DM74ALS1000A Quad 2-Input NAND Buffer	
DM74ALS1002A Quad 2-Input Positive NOR Buffer	
DM74ALS1003A Quad 2-Input NAND Buffer with Open-Collector Outputs	
DM74ALS1004 Hex Inverting Driver.	
DM74ALS1005 Hex Inverting Driver with Open-Collector Outputs	
DM74ALS1008A Quad 2-Input AND Buffer	
DM74ALS1010A Triple 3-Input NAND Buffer	
DM74ALS1011A Triple 3-Input AND Buffer	
DM74ALS1020A Dual 4-Input NAND Buffer	
DM74ALS1032A Quad 2-Input OR Buffer	
DM74ALS1034 Hex Non-Inverting Driver	
DM74ALS1035 Hex Non-Inverting Driver with Open-Collector Outputs	
DM74ALS1240A Octal TRI-STATE Inverting Bus Driver/Receiver	
DM74ALS1241A Octal TRI-STATE Bus Driver/Receiver	
DM74ALS1242A Quad TRI-STATE Inverting Bus Driver	
DM74ALS1243A Quad TRI-STATE Bus Driver	
DM74ALS1244A Octal TRI-STATE Bus Driver	
DM74ALS2541 Octal Buffer and MOS Line Driver with TRI-STATE Outputs	
DM74ALS5245 Octal TRI-STATE Transceiver	2-302
Advanced Low Power SchottkyMIL/Aero Products	
Advanced Low Power Schottky—MIL/Aero Products DM54AL S00A Quad 2-Input NAND Gate	2-7
DM54ALS00A Quad 2-Input NAND Gate	2-7 2-11
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate	2-7 2-11 2-15
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter	2-11 2-15
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate	2-11 2-15 2-19
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate	2-11 2-15
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate	2-11 2-15 2-19 2-23
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate	2-11 2-15 2-19 2-23 2-25
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS20A Dual 4-Input AND Gate	2-11 2-15 2-19 2-23 2-25 2-36
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input AND Gate DM54ALS21A Dual 4-Input AND Gate DM54ALS21A Triple 3-Input NOR Gate	2-11 2-15 2-19 2-23 2-25 2-36 2-38
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS20A 8-Input NAND Gate	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input AND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input AND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input AND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input AND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear DM54ALS138 3-to-8 Line Decoder/Demultiplexer	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS138 3-to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input AND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS138 3-to-8 Line Decoder/Demultiplexer . DM54ALS151 1-of-8 Line Data Selector/Multiplexer . DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer . DM54ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS138 3-to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87 2-91
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS138 3-to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer DM54ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear DM54ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87 2-91 2-91
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04 Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS188 3-to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer DM54ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear DM54ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear DM54ALS165 8-Bit Parallel In/Serial Out Shift Register	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87 2-91 2-91 2-101
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04 Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input NAND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS138 3-to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer DM54ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear DM54ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear DM54ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear DM54ALS163B Synchronous 4-Bit Binary Counter with Synchronous Clear	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-54 2-58 2-80 2-83 2-87 2-91 2-91 2-91 2-101 2-106
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04 Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input AND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS32 Quad 2-Input NAND Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS183 3-to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer DM54ALS161B Synchronous 4-Bit Binary Counter with Asynchronous Clear DM54ALS166 8-Bit Parallel In/Serial Out Shift Register DM54ALS169B Synchronous 4-Bit Up/Down Binary Counter	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87 2-91 2-91 2-101 2-106 2-107
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04 Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input AND Gate DM54ALS11A Triple 3-Input NAND Gate DM54ALS20A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NAND Gate DM54ALS21A Dual 4-Input NNOR Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS30A 8-Input NAND Gate DM54ALS30A 8-Input NAND Gate DM54ALS32 Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS183 -to-8 Line Decoder/Demultiplexer DM54ALS151 1-of-8 Line Data Selector/Multiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer DM54ALS163B Synchronous 4-Bit Binary Counter with Asynchronous Clear DM54ALS163 B Synchronous 4-Bit Binary Counter with Synchronous Clear DM54ALS163 B Synchronous 4-Bit Decoder DM54ALS166 8-Bit Parallel In/Serial Out Shift Register DM54ALS169B Synchronous 4-Bit Up/Down Binary Counter DM54ALS169B Synchronous 4-Bit Up/Down Binary Counter	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87 2-91 2-91 2-101 2-106 2-107 2-112
DM54ALS00A Quad 2-Input NAND Gate DM54ALS02 Quad 2-Input NOR Gate DM54ALS04A Hex Inverter DM54ALS08 Quad 2-Input AND Gate DM54ALS10A Triple 3-Input NAND Gate DM54ALS11A Triple 3-Input AND Gate DM54ALS20A Dual 4-Input AND Gate DM54ALS21A Dual 4-Input AND Gate DM54ALS27 Triple 3-Input NOR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS32 Quad 2-Input OR Gate DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS38A Quad 2-Input NAND Buffer with Open-Collector Outputs DM54ALS153 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear DM54ALS153 Dual 1-of-8 Line Data Selector/Demultiplexer DM54ALS153 Dual 1-of-4 Line Data Selector/Demultiplexer DM54ALS163 Synchronous 4-Bit Binary Counter with Asynchronous Clear DM54ALS165 8-Bit Parallel In/Serial Out Shift Register DM54ALS165 8-Bit Parallel In/Serial Out Shift Register DM54ALS169B Synchronous 4-Bit Up/Down Binary Counter DM54ALS169B Synchronous 4-Bit Up/Down Binary Counter DM54ALS174 Hex D Flip-Flop with Clear DM54ALS175 Quad D Flip-Flop with Clear	2-11 2-15 2-19 2-23 2-25 2-36 2-38 2-42 2-46 2-48 2-54 2-58 2-58 2-80 2-83 2-87 2-91 2-91 2-101 2-106 2-107 2-112 2-112

Section 2—Advanced Low Power Schottky (Continued)

Advanced Low Power Schottky—MIL/Aero Products (Continued)	
DM54ALS245A Octal TRI-STATE Bus Transceiver	2-127
DM54ALS251 TRI-STATE 1-of-8 Line Data Selector/Multiplexer	2-130
DM54ALS253 TRI-STATE Dual 1-of-4 Line Data Selector/Multiplexer	2-134
DM54ALS273 Octal D-Type Positive-Edge-Triggered Flip-Flop with Clear	2-141
DM54ALS373 Octal D-Type TRI-STATE Transparent Latch	2-152
DM54ALS374 Octal D-Type TRI-STATE Positive-Edge-Triggered Flip-Flop	2-156
DM54ALS521 8-Bit Identity Comparator	2-164
DM54ALS804A Hex 2-Input NAND Driver	2-234

. .

DM54ALS00A/DM74ALS00A **Quad 2-Input NAND Gate**

General Description

This device contains four independent gates, each of which performs the logic NAND function.

Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

Advanced oxide-isolated, ion-implanted Schottky TTL process Functionally and pin for pin compatible with Schottky

and low power Schottky TTL counterpart Improved AC performance over Schottky and low pow-

- er Schottky counterparts



TL/F/6270-1

Order Number DM54ALS00AJ, DM74ALS00AM, DM74ALS00AN or DM74ALS00ASJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

	$\mathbf{Y} = \mathbf{A}\mathbf{I}$	3			
Inputs Output					
Α	В	Y			
L	L	н			
L	н	. H			
н	L	н			
н	н	L			

_

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical <i>θ</i> _{JA}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS00A DM74ALS00A		DM54ALS00A		DM74ALS00A		A	Units
Gynabol	rarameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	· V	
VIH	High Level Input Voltage	2			2			v	
VIL	Low Level Input Voltage			0.7			0.8	v	
Юн	High Level Output Current			0.4			0.4	mA	
IOL	Low Level Output Current			4			8	mA	
TA	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_1$	= -18 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
lj –	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
lін	High Level Input Current	$V_{CC} = 5.5V, V_{I}$	_H = 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{I}$	L = 0.4V			-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA
Icc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		0.43	0.85	mA
			Outputs Low		1.62	3	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions DM54ALS00A DM74ALS00A		DM54ALS00A		Units	
Symbol	raiameter	Conditions	Min	Max	Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	3	15	3	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$H_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	2	9	2	8	ns

DM74ALS01 Quad 2-Input NAND Gate with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where:
$$N_1$$
 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor


 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6174-1



Order Number DM74ALS01M or DM74ALS01N See NS Package Number M14A or N14A

Function Table

 $\mathbf{Y} = \overline{\mathbf{AB}}$

Ing	outs	Output				
Α	В	Y				
L	L	н				
L	н	н				
н	L	н				
Н	н	L				

H = High Logic Level

L = Low Logic Level

2

5

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	86.5°C/W 116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74ALS01			DM74ALS01		Units
Symbol		Min	Nom	Max	Units		
V _{CC}	Supply Voltage	4.5	5	5.5	v		
V _{IH}	High Level Input Voltage	2			v		
VIL	Low Level Input Voltage			0.8	v		
V _{OH}	High Level Output Voltage			5.5	v		
IOL	Low Level Output Current			8	mA		
TA	Free Air Operating Temperature	0		70	°C		

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.5	v
юн	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	V _{CC} = 4.5V, V _{OH} = 5.5V			100	μΑ
V _{OL} Low Level Output		$V_{\rm CC} = 4.5 V$	I _{OL} =4 mA		0.25	0.4	v
Voltage		I _{OL} = 8 mA		0.35	0.5	v	
lj –	Input Current @ Max. Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm IH} = 7 \text{V}$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{H} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.43 ·	0.85	mA
			Outputs Low		1.62	3	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM74	Units	
Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 2 \text{ k}\Omega$	23	54	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	4	28	ns

DM54ALS02/DM74ALS02 Quad 2-Input NOR Gate

General Description


This device contains four independent gates, each of which performs the logic NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



TL/F/6175-1 Order Number DM54ALS02J, DM74ALS02M, DM74ALS02N or DM74ALS02SJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

Y = A + B							
Inp	uts	Output					
A	В	Y					
L	L	н					
Ł	н	L					
н	L	L					
н	н	L					

H = High Logic Level

L = Low Logic Level

20

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS02			DM74ALS02			Units
	Falalleter	Min	Nom	Мах	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	Ŷ
Юн	High Level Output Current			-0.4			0.4	mA
IOL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_1$	= -18 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ V _{CC} = 4.5V to 5.5V		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
ų	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IН	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 2.7V			20	μA
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V_{\rm I} V_{\rm I}$	L = 0.4V			-0.1	mA
ю	Output Drive Current	$V_{CC} = 5.5V$	$V_0 = 2.25V$	-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		0.85	2.2	mA
			Outputs Low		2.16	4	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM54ALS02		DM74ALS02		Units
			Min	Max	Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	1	16	3	12	ns
tPHL	Propagation Delay Time High to Low Level Output		1	7.5	3	10	ns

2-12

DM74ALS03B Quad 2-Input NAND Gate with Open Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor


 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



Order Number DM74ALS03BM or DM74ALS03BN See NS Package Number M14A or N14A

Function Table

Y	 AB

Inputs		Output
Α	В	Y
L	L	н
L	н	Н
н	L	н
н	н	L

H = High Logic Level

L = Low Logic Level

03B

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Cumbel	Parameter		Units		
Symbol	Farameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
IOL	Low Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	$\frac{\text{Conditions}}{V_{CC} = 4.5V, I_{I} = -18 \text{ mA}}$		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage					-1.5	v
lон	High Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$				100	μΑ
V _{OL} Low Level Output		$V_{CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v
Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	V	
h	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
۱ _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.1	mA
ICC Supply Current		$V_{CC} = 5.5V$	Outputs High		0.43	0.85	mA
			Outputs Low		1.62	3	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Doromotor	Conditions	DM74ALS03B		DM74ALS03B		Units
Symbol Parameter		Conditions	Min	Units			
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 2 \text{ k}\Omega$	20	50	ns		
tphl	Propagation Delay Time High to Low Level Output	$C_{L} = 50 \text{pF}$	3	13	ns		

DM54ALS04A/DM74ALS04B Hex Inverter

General Description


This device contains six independent gates, each of which performs the logic INVERT function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



Order Number DM54ALS04AJ, DM74ALS04BM, DM74ALS04BN or DM74ALS04BSJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

$\mathbf{Y} = \overline{\mathbf{A}}$				
Input	Output			
Α	Y			
L	н			
н	L			

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	88.0°C/W
M Package	118.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS04A			DM74ALS04B			Units
Cynibol	i diameter	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
ViH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	v
ЮН	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

······	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		Min	<u>, , , , , , , , , , , , , , , , , , , </u>		· · · · · · · · · · · · · · · · · · ·
Symbol	Parameter	Conc	Conditions		Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= −18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ V _{CC} = 4.5V to 5.5V		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
ļţ	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lін	High Level Input Current	$V_{\rm CC} = 5.5 V, V$	_H = 2.7V			20	μA
IIL .	Low Level Input Current	$V_{CC} = 5.5V, V_{1L} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.65	1.1	mA
			Outputs Low		2.4	4.2	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM544	LS04A	DM74A	LS04B	Units
oy mbor			Min	Min Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	3	13	3	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	9	2	8	ns

DM74ALS05A Hex Inverter with Open Collector Outputs

General Description

This device contains six independent gates, each of which performs the logic INVERT function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OI}}}{\mathsf{I}_{\mathsf{OI}} - \mathsf{Na}\left(\mathsf{I}_{\mathsf{U}}\right)}$$

Where:
$$N_1 (I_{OH}) = \text{total maximum output high current for}$$

all outputs tied to pull-up resistor


 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Connection Diagram



Function Table

Input	Output
A	Y
L	н
н	L

H = High Logic Level L = Low Logic Level TL/F/6178-1

2

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	88.0°C/W 118.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	wmbol Parameter		DM74ALS05A			
Symbol	Farameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	v	
V _{IH}	High Level Input Voltage	2			V	
VIL	Low Level Input Voltage			0.8	v	
V _{OH}	High Level Output Voltage			5.5	v	
lol	Low Level Output Current			8	mA	
TA	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Мах	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$			-1.5	v
юн	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	_{DH} = 5.5V			100	μΑ
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v
	Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
۱ _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		0.65	1.1	mA
			Outputs Low		2.4	4.2	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74ALS05A		DM74ALS05A		Units
	T arameter		Min	Max			
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 2 \text{ k}\Omega, C_L = 50 \text{ pF}$	23	54	ns		
t _{PHL}	Propagation Delay Time High to Low Level Output		4	14	ns		

DM54ALS08/DM74ALS08 Quad 2-Input AND Gate

General Description

This device contains four independent gates, each of which performs the logic AND function.


Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Dual-In-Line Package



Order Number DM54ALS08J, DM74ALS08M, DM74ALS08N or DM74ALS08SJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

	T - AB						
Inp	uts	Output					
Α	в	Y					
L	L	L					
L	н	L					
н	L	L					
н	Н	Н					

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{IA}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS08			DM74ALS08			Units
Cymbol	i diameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	v
юн	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4	_		8	mA
TA	Free Air Operating Temperature	- 55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= - 18 mA			- 1.5	V
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ V _{CC} = 4.5V to 5.5V		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25 0.4	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
li .	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{iH}	High Level Input Current	$V_{CC} = 5.5 V, V_{I}$	_H = 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	L = 0.4V			-0.1	mA
ю	Output Drive Current	$V_{CC} = 5.5 V$	$V_{O} = 2.25V$	-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		1.3	2.4	mA
			Outputs Low		2.2	4	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions -	DM54ALS08		DM74ALS08		Units
	T arameter		Min	Max	Min	Max	Onita
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	4	14	4	14	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	3	12.5	3	10	ns

DM74ALS09 Quad 2-Input AND Gate with Open Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic AND function. The open-collector out-----puts require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}} \,(\mathsf{Min}) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_1 \,(\mathsf{I}_{\mathsf{OH}}) + \mathsf{N}_2 \,(\mathsf{I}_{\mathsf{IH}})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OI}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where: N1 (I_OH) = total maximum output high current for all outputs tied to pull-up resistor


 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

 $N_{3}\left(I_{IL}\right)$ = total maximum input low current for all inputs tied to pull-up resistor

Features

- Switching specifications at 50 pF
- . Switching specifications guaranteed over full temperature and $V_{CC}\xspace$ range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Connection Diagram



TL/F/6179-1

Order Number DM74ALS09M or DM74ALS09N See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{A}\mathbf{B}$						
Inputs		Output				
A	В	Y				
L	L	L				
L	н	L				
н	L	L				
н	н	Н				

H = High Logic Level

L = Low Logic Level

60

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	86.5°C/W 116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	rannoter	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
I _{OL}	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5 V, I_{I}$	=18 mA			- 1.5	v
I _{OH}	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	_{DH} = 5.5V			100	μΑ
V _{OL} Low Level Output		el Output $V_{CC} = 4.5V$ $I_{OL} = 4 \text{ mA}$			0.25	0.4	v
Voltage	Voltage	I _{OL} = 8 mA		0.35	0.5	v	
lj –	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Ι _{ΙΗ}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		1.3	2.4	mA
			Outputs Low		2.2	4	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM74A	LS09	Units
Cymbol	T drameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$\label{eq:V_CC} \begin{split} V_{CC} &= 4.5 \text{V to } 5.5 \text{V} \\ \text{R}_L &= 2 \text{k} \Omega, \text{C}_L = 50 \text{pF} \end{split}$	23	54	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		5	15	ns

DM54ALS10A/DM74ALS10A Triple 3-Input NAND Gate

General Description

This device contains three independent gates, each of which performs the logic NAND function.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6180-1



Order Number DM54ALS10AJ, DM74ALS10AM, DM74ALS10AN or DM74ALS10ASJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

	Y	= ABC	
	Inputs	Output	
Α	В	С	Y
X	х	L	н
X	L	X	н
L	Х	X	н
н	Н	н	L

1.0.0

H = High Logic Level

 $\mathsf{L} = \mathsf{Low} \; \mathsf{Logic} \; \mathsf{Level}$

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{1A}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS10A			DM74ALS10A			Units	
oymbol .	T drameter	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v	
VIH	High Level Input Voltage	2			2			v	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
юн	High Level Output Current			-0.4			-0.4	mA	
IOL	Low Level Output Current			4			8	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conc	litions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC}=4.5V, I_{\rm I}$	=18 mA			-1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ m/}$ $V_{CC} = 4.5 \text{V to}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
ł,	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5 V, V_{I}$	_H = 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	L = 0.4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
ICC	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		0.32	0.6	mA
			Outputs Low		1.2	2.2	mA

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol Parameter		Conditions DM54		DM54ALS10A		DM74ALS10A	
Symbol	raiameter	Conditions	Min	Max Min Max	Units		
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	2	12	2	- 11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	С _L = 50 рF	2	12	2	10	ns

DM54ALS11A/DM74ALS11A Triple 3-Input AND Gate

General Description


This device contains three independent gates, each of which performs the logic AND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



TL/F/6181-1 Order Number DM54ALS11AJ, DM74ALS11AM or DM74ALS11AN See NS Package Number J14A, M14A or N14A

Function Table

Y = ABC									
	Inputs		Output						
A	В	С	Y						
х	x	L	L						
X X	L	X	L						
L	X I	X	L						
н	н	н	н						

V - ADO

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	,
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS11A			DM74ALS11A			Units
	Tarameter	Min	Nom	Max	Min	Nom	Max	onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage			0.7			0.8	v
IOH	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cone	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5 V, I_{I}$	= -18 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ m/}$ $V_{CC} = 4.5 \text{V to}$		V _{CC} – 2			v
VOL	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
4	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
liH	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	H = 2.7V			20	μA
I _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{I}$	L = 0.4V			-0.1	mΑ
ю	Output Drive Current	$V_{CC} = 5.5V$	$V_0 = 2.25V$	-30		-112	mA
Icc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		1	1.8	mA
			Outputs Low		1.6	3	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Parameter Conditions		DM54ALS11A		DM74ALS11A	
	raiameter	Conditions	Min	Max	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	2	14	2	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	12.5	2	10	ns

DM74ALS12A Triple 3-Input NAND Gate with Open Collector Outputs

General Description

This device contains three independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{H})}$$

$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where:
$$N_1$$
 (I_{OH}) = total maximum output high current for
all outputs tied to pull-up resistor

 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor


 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

F

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



TL/F/6182-1

Order Number DM74ALS12AM or DM74ALS12AN See NS Package Number M14A or N14A

Function Table

 $\mathbf{Y} = \overline{\mathbf{ABC}}$

	Inputs	Output								
A	В	С	Y							
X X	x	L	н							
X	L	x	н							
L	X	X	н							
н	н	н	L							

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

I2A

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	86.5°C/W 116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Farameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage			5.5	V
IOL	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= -18 mA			-1.5	v
ЮН	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	он = 5.5V			100	μA
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$V_{CC} = 4.5V$ $I_{OL} = 4 \text{ mA}$		0.25	0.4	v
Voltage	Voltage		I _{OL} = 8 mA		0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{I}$	_H = 2.7V			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.32	0.6	mA
			Outputs Low		1.2	2.2	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter Conditions		DM74/	ALS12A	Units
Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 2 \text{ k}\Omega, C_L = 50 \text{ pF}$	23	54	ns
^t PHL	Propagation Delay Time High to Low Level Output		5	18	ns

DM74ALS13 Dual 4-Input NAND Gate with Schmitt Trigger Inputs


General Description

This device contains two independent gates, each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter-free output.

Features

Switching specification at 50 pF

- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and Low Power Schottky TTL counterparts
- Improved AC performance over low power Schottky counterpart



H = High Logić Level

н

L = Low Logic Level

X = Either Low or High Logic Level

н

2

Н

н

L

13

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	-65°C to +150°C
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Typical θ _{JA} N Package M Package	78.5°C/W 109.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol		Symbol Parameter		DM74ALS13		Units
cymbol	Falain	Min	Nom	Max	Onits	
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{T+}	V _{T+} Positive-Going Input Threshold Voltage	$V_{CC} = Min to Max$	1.4		2 ·	v
		$V_{CC} = 5V$	1.55		1.85	
V _T -	Negative-Going Input Threshold Voltage	$V_{CC} = Min$ to Max	0.75		1.2	v
		$V_{CC} = 5V$	0.85		1.1	v
HYS	HYS Input Hysteresis	$V_{CC} = Min to Max$	0.5			v
		$V_{CC} = 5V$	0.6			•
юн	High Level Output Current				-0.4	mA
IOL	Low Level Output Current				8	mA
TA	Operating Free Air Tempe	rature Range	0		70	°C

Electrical Characteristics over recommended free air temperature range (unless otherwise noted)

Symbol	Parameter	Test C	Conditions	Min	Тур	Max	Units
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I =	- 18 mA			-1.5	V
VOH	High Level Output Voltage	$V_{CC} = 4.5 V$ to	5.5V, I _{OH} = Max	V _{CC} -2			V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	
			$I_{OL} = 8 \text{ mA}$		0.35	0.5	V
I _{T+}	Input Current at Positive-Going Threshold Voltage	V _{CC} = 5V, V _I =	V _{T+}			20	μΑ
I _T	Input Current at Negative-Going Threshold Voltage	$V_{CC} = 5V, V_{I} =$	· V _T -			-100	μΑ
lı	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I	= 7V			100	μA
lн	High Level Input Current	$V_{CC} = Max, V_I$	= 2.7V			20	μA
hL.	Low Level Input Current	$V_{CC} = Max, V_I$	= 0.4V			-100	μA
lo	Output Drive Current	$V_{CC} = Max, V_{C}$) = 2.25V	-30		-112	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max				4	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				4	mA

Switching Characteristics over recommended operating free air temperature range

Symbol Parameter	Conditions (Note 1)	DM74	Units		
		Min	Мах	01113	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ RL = 500 Ω , CL = 50 pF	2	12	
t _{PHL}	Propagation Delay Time High to Low Level Output		2	12	ns ns


DM74ALS14 Hex Inverter with Schmitt Trigger Inputs

General Description

This device contains six independent gates, each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter-free output.

Features

- Switching specification at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and Low Power Schottky TTL counterparts
- Improved AC performance over low power Schottky counterpart



Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	-65°C to +150°C
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Typical θ _{JA} N Package M Package	78.5°C/W 109.0°C/W

NOTE: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{T+}	Positive-Going Input	$V_{CC} = Min to Max$	1.4		2	v
Threshold Voltage	$V_{CC} = 5V$	1.55		1.85	v	
V _T -	Negative-Going Input	oing Input V _{CC} = Min to Max 0.75 1.	1.2	v		
Threshold Voltage	$V_{\rm CC} = 5V$	0.85		1.1	, v	
HYS	S Input Hysteresis	$V_{CC} = Min to Max$	0.5		,	v
		$V_{CC} = 5V$	0.6			V V
юн	High Level Output Current				-0.4	mA
IOL	Low Level Output Current				8	mA
T _A	Operating Free Air Tempe	rature Range	0		70	°C

Electrical Characteristics over recommended free air temperature range (unless otherwise noted)

Symbol	Parameter	Test C	conditions	Min	Тур	Max	Units
VIC	Input Clamp Voltage	V _{CC} = Min, I _I =	$V_{CC} = Min$, $I_I = -18 \text{ mA}$			- 1.5	v
V _{OH}	High Level Output Voltage	$V_{\rm CC} = 4.5 V$ to t	5.5V, I _{OH} = Max	V _{CC} - 2			v
VOL	Low Level Output Voltage	V _{CC} = Min	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v
			I _{OL} = 8 mA		0.35	0.5	v
IT+	Input Current at Positive- Going Threshold Voltage	$V_{\rm CC} = 5V, V_{\rm I} =$	V _{T+}			20	μΑ
I _T -	Input Current at Negative- Going Threshold Voltage	$V_{\rm CC} = 5V, V_{\rm f} =$	V _T -			-100	μΑ
lj –	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I	= 7V			100	μΑ
lін	High Level Input Current	$V_{CC} = Max, V_I$	= 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{\rm CC} = Max, V_{\rm I}$	= 0.4V			-100	μΑ
l ₀	Output Drive Current	V _{CC} = Max, V _C	= 2.25V	-30		-112	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max		,		12	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				12	mA

Switching	g Characteristics over re	commended operating free air tem	perature range)	
0hl	Burnaha		DM74		
Symbol	Symbol Parameter	Conditions (Note 1)	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ R _L = 500 Ω , C _L = 50 pF	2	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	10	ns

Note 1: See Section 1 for test waveforms and output load.

14

DM74ALS15A Triple 3-Input AND Gate with Open Collector Outputs

General Description

15A

This device contains three independent gates, each of which performs the logic AND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor


 $N_2\left(I_{IH}\right)=$ total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram




- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



Dual-In-Line Package





Function Table

Y =	ABC
-----	-----

	Inputs		Output
A	В	c	Y
х	х	L	L
х	L	X	L
L	х	X	L
н	н	н	н

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	86.5°C/W 116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Faiailletei	Min	Nom	Мах	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage			5.5	v
IOL	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				- 1.5	v
юн	High Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$				100	μΑ
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	I _{OL} = 4 mA		0.25	0.4	V
	Voltage		I _{OL} = 8 mA		0.35	0.5	v
lj –	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{iH}	High Level Input Current	$V_{CC} = 5.5V, V_{I}$	_H = 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{I}$	L = 0.4V			-0.1	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		1.0	1.8	mA
			Outputs Low		1.66	3	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Cumhal	Parameter	Conditions	DM74/	Units	
Symbol	Parameter	Conditions	Min	Max	Units
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 2 \text{ k}\Omega, C_L = 50$	20	45	ns
t _{PHL}	Propagation Delay Time pF High to Low Level Output		6	20	ns

Note 1: See Section 1 for test waveforms and output load.

DM54ALS20A/DM74ALS20A Dual 4-Input NAND Gate

General Description

This device contains two independent gates, each of which performs the logic NAND function.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Dual-In-Line Package



TL/F/6184-1

Order Number DM54ALS20AJ, DM74ALS20AM or DM74ALS20AN See NS Package Number J14A, M14A or N14A

Function Table

 $Y = \overline{ABCD}$

	Inp		Output	
Α	В	С	D	Y
X	X	х	L	Н
X	X	L	X	н
X	L	x	X	н
L	X	X	х	н
н	н	Н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS20A			DM74ALS20A			Units
Symbol	Fatameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	- V
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	V
юн	High Level Output Current			-0.4			-0.4	mA
lol	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conc	litions	Min	Тур	Мах	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	$V_{CC} = 4.5 V$, $I_{I} = -18 \text{ mA}$			- 1.5	V
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	V
l _i	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V_1$	$V_{CC} = 5.5V, V_{IH} = 7V$			0.1	mA
lιH	High Level Input Current	$V_{CC} = 5.5V, V_1$	_H = 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{I}$	L = 0.4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.22	0.4	mA
			Outputs Low		0.81	1.5	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM54ALS20A		DM74ALS20A		Units
Symbol	Fatameter		Min	Max	Min	ALS20A Max 11 10	Cinto
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ R _L = 500 Ω	1	12.5	3	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	11.0	3	10	ns

DM54ALS21A/DM74ALS21A Dual 4-Input AND Gate

General Description

This device contains two independent gates, each of which performs the logic AND function.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Vcc D2 C2 NC B2 A2 Y2 14 13 12 10 5 1 2 3 4 6 7 NC D1 GND Δ1 **B1** C1 ¥1

Dual-In-Line Package

TL/F/6185-1

Order Number DM54ALS21AJ, DM74ALS21AM or DM74ALS21AN See NS Package Number J14A, M14A or N14A

Function Table

Y = ABCD

	Inp		Output	
A	B C D		D	Y
X	X	х	L	L
X	x	L	X	L
X	L	х	x	L
L	x	х	x	L
н	н	н	н	н

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	- 55°C to + 125°C
DM74ALS	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS21A			DM74ALS21A			Units
Cymbol	T drameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.8			0.8	v
ЮН	High Level Output Current			-0.4			-0.4	mA
lol	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conc	litions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{J} = -18 \text{ mA}$				1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
lį.	Input Current @ Max Input Voltage	$V_{CC} = 5.5V$, $V_{IH} = 7V$				0.1	mA
IJН	High Level Input Current	$V_{CC} = 5.5 V, V_{II}$	H = 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{II}$	_ = 0.4V			-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		0.85	1.4	mA
			Outputs Low		1.4	2.3	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1)

Symbol	Parameter Conditions	Conditions	DM54ALS21A		DM74ALS21A		Units
Symbol		Conditions	Min	Max	Min	Max 15	Onics
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	4	15	4	15	ns
tpHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	3	12	2	10	ns

DM74ALS22B Dual 4-Input NAND Gate with Open Collector Outputs

General Description

This device contains two independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_{1}\left(\mathsf{I}_{\mathsf{OH}}\right) + \mathsf{N}_{2}\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where:

re: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor


 $N_2 \left(I_{IH} \right) =$ total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram



- Switching specifications at 50 pF.
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



TL/F/6186-1

Order Number DM74ALS22BM or DM74ALS22BN See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{\bar{A}}$	BCD
---------------------------------	-----

	Inp	uts		Output
A	в	С	D	Y
Х	х	х	L	н
Х	Х	L	X	н
х	L	X	X	н
L	X	X	X	н
н	н	н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	86.5°C/W 116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74ALS22B		Units
Symbol		Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage			5.5	V
lol	Low Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cone	litions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I}$	= -18 mA			-1.5	V
Юн	High Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$				100	μA
VOL	Low Level Output	$V_{\rm CC} = 4.5V$	I _{OL} = 4 mA		0.25	0.4	V
	Voltage		I _{OL} = 8 mA		0.35	0.5	V
h	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{I}$	_H = 2.7V			20	μA
l _{iL}	Low Levei Input Current	$V_{CC} = 5.5V, V_{I}$	L = 0.4V			-0.1	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.22	0.4	mA
			Outputs Low		0.80	1.5	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Cumbol	Parameter	Conditions	DM74/	ALS22B	Units
Symbol	Parameter	Conditions	Min	Max	Units
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 2 \text{ k}\Omega$	23	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	4	18	ns

Note 1: See Section 1 for test waveforms and output load.

DM54ALS27/DM74ALS27 Triple 3-Input NOR Gate

General Description

This device contains three independent gates, each of which performs the logic NOR function.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Dual-In-Line Package



TL/F/6187-1 Order Number DM54ALS27J, DM74ALS27M or DM74ALS27N See NS Package Number J14A, M14A or N14A

Function Table

	$\mathbf{Y} = \overline{\mathbf{A} + \mathbf{B} + \mathbf{C}}$					
	Inputs	Output				
A	В	С	Ŷ			
н	х	х	L			
Х	н	х	L			
х	X	н	L			
L	L.	L	н			

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

27

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54ALS2	7		DM74ALS2	?7	Unite
Cymbol	T arameter	Min	Nom	Max	Min	Nom	Max	Units Units V V V MA mA
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage			0.7			0.8	v
юн	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conc	litions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= 18 mA			-1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ m/}$ $V_{CC} = 4.5 \text{V to}$		V _{CC} – 2			۷.
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
h	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
Чн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 2.7V			20	μA
hL	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	L = 0.4V			-0.1	mA
ю	Output Drive Current	$V_{\rm CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		0.97	1.8	mA
			Outputs Low		2	4	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol Parameter	Paramotor	Conditions	DM54ALS27		DM74ALS27		Units ns
	Falameter	Conditions	Min	Max	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	4	16	4	15	ns
tpHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	8	3	9	ns



DM74ALS28A Quadruple 2-Input NOR Buffer

General Description


This device contains four independent gates, each of which performs the logic NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced, oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over LS28
- Improved line receiving characteristics



Order Number DM74ALS28AM or DM74ALS28AN See NS Package Number M14A or N14A TL/F/6188-1

Function Table

 $\mathbf{Y} = \overline{\mathbf{A} + \mathbf{B}}$

Inp	uts	Output
A	В	Y
L	L	н
L	н Г	L
н	L) L
н	. н	ι

H = High Logic Level L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM54ALS28A DM74ALS28A	55°C to + 125°C 0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	83.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Cumbel	Parameter		Units		
Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
I _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	- 18 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	$I_{OH} = -2.6 \text{mA}$	2.4	3.3		v
		I _{OH} = −400 μA		$V_{CC} - 2$			v
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0,25	0.4	V
	Voltage	e V _{IH} = 2V	$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	0.4V			-0.1	mA
10	Output Drive Current	$V_{\rm CC} = 5.5 V$	$V_0 = 2.25V$	-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V, V_{I} = 0V$			1.7	2.8	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I} = 1$	4.5V		4.8	9	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Cumbel	Deservator	Conditions	DM74	ALS28A	Units
Symbol	Symbol Parameter	Conditions	Min	Max	Units
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	2	8	ns
t _{PHL}	 Propagation Delay Time High to Low Level Output 	С _L = 50 рF	2	7	ns

Note 1: See Section 1 for test waveforms and output load.

DM54ALS30A/DM74ALS30A 8-Input NAND Gate


General Description

This device contains a single gate, which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram



Order Number DM54ALS30AJ, DM74ALS30AM, DM74ALS30AN or DM74ALS30ASJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

Y = ABCDEFGHInputsOutputA thru HYAll Inputs HLOne or MoreHInput LH

H = High Logic Level

L = Low Logic Level

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS DM74ALS	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C
Typical θ_{IA}	-05 0 10 17 150 0
N Package	86.5°C/W
M Package	116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS30	154ALS30A		DM74ALS30A		
	i arameter	Min	Nom	Мах	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	v
I _{OH}	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= 18 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
lj –	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = 5.5 V, V_{I}$	_H = 2.7V			20	μA
۱ _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{I}$	L = 0.4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.22	0.36	mA
			Outputs Low		0.54	0.90	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol Parameter	Parameter	Conditions	DM54ALS30A		DM74ALS30A		Units	
	Falalletel	Conditions	Min	Max	Min	Max	onito	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	3	11	3	10	ns	
tPHL	Propagation Delay Time High to Low Level Output		3	14	3	12	ns	

DM54ALS32/DM74ALS32 Quad 2-Input OR Gate

General Description

This device contains four independent gates, each of which performs the logic OR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram



process

Advanced oxide-isolated, ion-implanted Schottky TTL


Functionally and pin for pin compatible with Schottky

■ Improved AC performance over Schottky and low pow-

TL/F/6190-1

and low power Schottky TTL counterpart

er Schottky counterparts



Order Number DM54ALS32J, DM74ALS32M, DM74ALS32N or DM74ALS32SJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

Inputs				
в	Y			
L	L			
н	Н			
L	н			
Η·) н			
	B L H L			

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM54ALS DM74ALS	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	86.5°C/W 116.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS32			DM74ALS32			Units	
	r drameter	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v	
V _{IH}	High Level Input Voltage	2			2			v	
VIL	Low Level Input Voltage			0.7			0.8	v	
I _{OH}	High Level Output Current			-0.4			-0.4	mA	
IOL	Low Level Output Current			4			8	mA	
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= -18 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
11	Input Current @ Max. Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5 V, V_{I}$	_H = 2.7V			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{I}$	L = 0.4V			-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		1.9	4	mA
			Outputs Low		2.6	4.9	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM54ALS32		DM74ALS32		Units
			Min	Max	Min	Max	onita
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	3	13.5	3	14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	3	13.0	3	12	ns

DM74ALS33A Quadruple 2-Input NOR Buffer with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic NOR function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_{\mathsf{1}}\left(\mathsf{I}_{\mathsf{OH}}\right) + \mathsf{N}_{\mathsf{2}}\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where:

re: $N_1 (I_{OH}) =$ total maximum output high current for all outputs tied to pull-up resistor


 $N_2\left(I_{IH}\right)$ = total maximum input high current for all inputs tied to pull-up resistor

 $N_3 \left(I_{|L} \right) =$ total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over LS33
- Improved line receiving characteristics



Order Number DM74ALS33AM or DM74ALS33AN See NS Package Number M14A or N14A TL/F/6191-1

Function Table

$\mathbf{Y} = \overline{\mathbf{A} + \mathbf{B}}$				
uts	Output			
В	Y			
L	н			
н	н			
L	н			
н	L			
	B L H L			

H = High Logic Level

L = Low Logic Level

	•
Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 33A

Recommended Operating Conditions

Symbol	Parameter	· DM74ALS33A			Units	
Symbol	Falaneter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	v	
V _{IH}	High Level Input Voltage	2			v	
VIL	Low Level Input Voltage			0.8	V ·	
V _{OH}	High Level Output Voltage			5.5	v	
lol	Low Level Output Current			24	mA	
TA	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I =	=18 mA			-1.5	v
Юн	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	_H = 5.5V			100	μA
VOL	Low Level Output	$V_{\rm CC}=4.5V,$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage	V _{IH} = 2V	$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
li	Input Current @ Max. Input Voltage	$V_{CC} = 5.5 V, V_{II}$	₁ = 7V			0.1	mA
ųн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2.7 V$				20	μA
l _{iL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5 V, V_{I}$	= 0V		1.7	2.8	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I}$	= 4.5V		4.8	9	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Cumbal	Parameter	Conditions		DM74ALS33A		
Symbol	Parameter	Conditions	Min	Max	Units	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_{L} = 680\Omega,$	10	33	ns	
tPHL	Propagation Delay Time High to Low Level Output	С _L = 50 рF	2	12	ns	

Note 1: See Section 1 for test waveforms and output load.

2

DM74ALS37A Quadruple 2-Input NAND Buffer

General Description

This device contains four independent gates, each of which performs the logic NAND function.

Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

Dual-In-Line Package

process

counterpart



TL/F/6192--1

Advanced oxide-isolated, ion-implanted Schottky TTL.

Functionally and pin for pin compatible with LS TTL

Improved AC performance over LS37

Improved line receiving characteristics

Order Number DM74ALS37AM or DM74ALS37AN See NS Package Number M14A or N14A

Function Table

Y = AB					
Inp	uts	Output			
A	В	Y			
L	L	н			
L	н	н			
н	L	н			
Н	н	L			

-

H = High Logic Level

L = Low Logic Level

	IIYO
Supply Voltage	0 7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 37A

Recommended Operating Conditions

Symbol Parameter		DM74ALS37A			Units
Symbol	Falameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
lol	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	Conditions		Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	-18 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = Max$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.3		v
_		I _{OH} = -400 μA		$V_{CC} - 2$			v
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage	$V_{IH} = 2V$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
l _I	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
ųн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μΑ
1 _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	0.4V			-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
ССН	Supply Current with Outputs High	$V_{CC} = 5.5V, V_I =$	οv		0.86	1.6	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm I} = 4$	4.5V		4.0	7.8	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	ool Parameter Conditions		DM74/	Units	
Cymbol			Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$C_L = 50 pF$	2	7	ns

Note 1: See Section 1 for test waveforms and output load.



DM54ALS38A/DM74ALS38A Quadruple 2-Input NAND Buffer with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_1\left(\mathsf{I}_{\mathsf{OH}}\right) + \mathsf{N}_2\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where:

 N₁ (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor


 $N_2 \left(I_{||H} \right) =$ total maximum input high current for all inputs tied to pull-up resistor

 $N_3 \; (I_{1L}) = \mbox{total} \; \mbox{maximum input} \; \mbox{low current} \; \mbox{for all} \; \mbox{inputs tied to pull-up resistor}$


Connection Diagram

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over LS38
- Improved line receiving characteristics







Function Table

 $\mathbf{Y} = \overline{\mathbf{A}}\overline{\mathbf{B}}$

Inp	outs	Output		
A	В	Y		
L	L	н		
L	(H)	н		
н	L	н		
н	н	L		

H = High Logic Level

L = Low Logic Level

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM54ALS DM74ALS	55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	83.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS38A			[Units		
	T arumeter	Min	Nom	Max	Min	Nom	Мах	01113
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	V.
V _{OH}	High Level Output Voltage			5.5			5.5	v
I _{OL}	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cone	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, \dot{l}_{\rm I}$	= -18 mA			- 1.5	v
I _{OH}	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	_{DH} = 5.5V			100	μA
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Iн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm C}$	_H = 2.7V			20	μΑ
lιL	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I}$	L = 0.4V			-0.1	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V, V_{I} = 0V$			0.86	1.6	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I}$	= 4.5V		4.0	7.8	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol Paramet	Parameter	Conditions	DM54ALS38A		DM74/	Units	
	Farameter	Conditions	Min	Мах	Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	10	55	10	33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	20	2	12	ns
Note 1: See	Section 1 for test waveforms and output	L					4



DM74ALS40A **Dual 4-Input NAND Buffer**

General Description


This device contains two independent gates, each of which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over LS40
- Improved line receiving characteristics



GND TL/F/6194-1

C1 Order Number DM74ALS40AM or DM74ALS40AN See NS Package Number M14A or N14A

D1 Y1

Function Table

 $Y = \overline{ABCD}$

	Inp	Output		
Α	В	D	Y	
X	x	х	L	н
X	X	L	X	н
X	L	х	х	н
L	X	х	х	н
н	н	н	н	L

H = High Logic Level

A1

81

NC

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	83.0 °C/W 114.0 °C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oyinibo.		Min	Nom	Max	onite
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
юн	High Level Output Curren			-2.6	mA
I _{OL}	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_1 = -$	-18 mA			-1.5	v
V _{OH}	High Level Output Voltage	$\begin{array}{c} V_{CC} = 4.5V \\ V_{IL} = Max \end{array} \hspace{1.5cm} I_{OH} = -2.6 \text{ mA}$		2.4	3.3		v
		I _{OH} = -400 μA		V _{CC} - 2			v
VOL	Low Level Output	$V_{\rm CC} = 4.5 V$	i _{OL} = 12 mA		0.25	0.4	V
	Voltage	$V_{IH} = 2V$	I _{OL} = 24 mA		0.35	0.5	v
l _i	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
łн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	0.4V			-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
ICCH	Supply Current with Outputs High	$V_{CC} = 5.5V, V_{I} = 0V$			0.43	0.8	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I} = 0$	4.5V		2.4	3.9	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM74A	Units	
			Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega, C_L = 50 \text{ pF}$	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	7	ns

Note 1: See Section 1 for test waveforms and output load.

DM54ALS74A/DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The 'ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect.


Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS74 at approximately half the power

TL/F/6109-1

Connection Diagram



Order Number DM54ALS74AJ, DM74ALS74AM, DM74ALS74AN or DM74ALS74ASJ See NS Package Number J14A, M14A, M14D or N14A

Function Table

	Inpu	Out	puts		
PR	PR CLR CLK			Q	Q
L	н	х	х	Ъ	L
н	L	X	х	L	н
L	L	х	х	Н*	H*
н	н	î î	H	н	L
н	н	1	L	L	н
н	н	L	X	Q ₀	\overline{Q}_0

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Q0 = Previous Condition of Q

 * = This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	.7V
Input Voltage	7V
Operating Free Air Temperature Range DM54ALS DM74ALS	55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	87.0°C/W 117.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		· D	M54ALS74	A	D	M74ALS74	Α	Units
cymise.	i ulumeter		Min	Nom	Max	Min	Nom	Max	Onita
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltag	e	2			2			V
VIL	Low Level Input Voltage				0.7			0.8	V
юн	High Level Output Current				-0.4			-0.4	mA
lol	Low Level Output Current				4			8	mA
fCLK	Clock Frequency		0		30	0		34	MHz
tw(CLK)	Width of Clock Pulse	High	17.5			14.5			ns
		Low	17.5			14.5			ns
tw	Pulse Width Preset & Clear	Low	15			14.5			ns
t _{SU}	Data Setup Time	Data	16↑			15↑			
		PRE or CLR Inactive	10↑			10↑			ns
t _H	Data Hold Time		2↑			0↑			ns
T _A	Free Air Operating Terr	perature	-55		125	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

;

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unite	
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	=18 mA			1.5	V	
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 8$		V _{CC} – 2			v	
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v	
			74ALS I _{OL} = 8 mA		0.35	0.5	v	
4	Input Current @	$V_{\rm CC} = 5.5 V_{\rm r}$	Clock, D			0.1	mA	
	Max Input Voltage	$V_{IH} = 7V$	Preset, Clear	0		0.2		
l _{IH}	High Level	$V_{\rm CC} = 5.5 V_{\rm r}$	Clock, D			20	μA	
	Input Current	V _{IH} = 2.7V	Preset, Clear			40	μπ	
Ι _{IL}	Low Level	$V_{\rm CC} = 5.5 V_{\rm r}$	Clock, D			-0.2	mA	
	Input Current	$V_{IL} = 0.4V$	Preset, Clear			-0.4		
10	Output Drive Current	$V_{CC} = 5.5V, V_{C}$	= 2.25V	30		-112	mA	
lcc	Supply Current	$V_{CC} = 5.5V$ (No	ote 1)		2.4	4	mA	


Note 1: I_{CC} is measured with D, CLK and PHESE1 grounded, then with D, CLK and CLEAR grounded Note 2: I_{IL} PRE and CLR pins not guaranteed to meet specifications with both PRE and CLK low. 2

Switching Characteristics over recommended operating free air temperature range (Note 1).

Parameter	Conditions	From To		DM54ALS74A		DM74ALS74A		Units	
	Conditiona			Min	Max	Min	Max	Onits	
fMAX	$V_{CC} = 4.5V \text{ to } 5.5V$			30		34		MHz	
t _{PLH}	$R_L = 500\Omega$	Preset	Q or Q	3	13.5	3	13	ns	
tPHL	C _L = 50 pF	or Clear		5	17	5	15	ns	
tPLH		Clock	QorQ	5	17	5	16	ns	
t _{PHL}		GIUCK		5	18	5	18	ns	

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



TL/F/6109-2

DM74ALS86 Quad 2-Input Exclusive-OR Gate

General Description


This device contains four independent gates, each of which performs the logic exclusive-OR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



TL/F/6195-1

Order Number DM74ALS86M or DM74ALS86N See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{A} \oplus \mathbf{B} = \overline{\mathbf{A}}\mathbf{B} + \mathbf{A}\overline{\mathbf{B}}$

inp	uts	Output
Α	В	Y
L	L	L
L	н	н
н	L	н
Н	н	L

H = High Logic Level

L = Low Logic Level

86

86

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Typical θ _{JA} N Package M Package	87.0°C/W 117.2°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oyinboi	T diameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-0.4	mA
lol	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Mín	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5 V, I_1 =$	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$			- 1.5	V
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to 5}.$	5V	V _{CC} – 2			v
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v
	Voltage		I _{OL} = 8 mA		0.35	0.5	V
lį	Input Current @ Max. Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm IH}$	= 7V			0.1	mA
IIH	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH}$	= 2.7V			20	μA
1 _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL}$	= 0.4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max, All I	nputs at 4.5V		3.9	5.9	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max, A In B In	puts at 0.0V puts at 4.5V		3.8	4.5	mA

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol	Parameter	~	onditions	DM74	ALS86	Units
Symbol	Falanietei	Conditions		Min	Max	Office
^t PLH	Propagation Delay Time Low to High Level Output	(Note 2)	A or B to Y Other Input Low	3	17	ns
^t PHL	Propagation Delay Time High to Low Level Output			2	12	nś
t _{PLH}	Propagation Delay Time Low to High Level Output		A or B to Y Other Input High	2	17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			2	10	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: V_{CC}\,=\,4.5V to 5.5V, R_L = 500 $\Omega,\,C_L\,=\,50$ pF.

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, \vec{K} , clock, clear and preset inputs, and also complementary Q and \overline{Q} outputs.


Information at input J or \overline{K} is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the J, \overline{K} input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal. The J- \overline{K} design allows operation as a D flip-flop by tying the J and \overline{K} inputs together.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS109 at approximately half the power

Connection Diagram



TL/F/6196-1

Order Number DM74ALS109AM or DM74ALS109AN See NS Package Number M16A or N16A

Function Table

		nputs			Out	puts
PR	CLR	СК	J	K	Q	Q
L	н	х	х	х	н	L
н	L	х	х	х	L	н
L	L	х	х	х	H*	H* 1
н	н	↑	L	L	L	н
н	н	Ť	н	L	TOG	GLE
н	н	1	L	н	Q ₀	\overline{Q}_0
н	н	↑	н	н	н	L
н	н	L	х	х	Q ₀	· Q ₀

L = Low State, H = High State, X = Don't Care

 \uparrow = Positive Edge Transition, Q_0 = Previous Condition of Q

This condition is nonstable; it will not persist when present and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

2

A601

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	82.5℃/W 111.5℃/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM74ALS109/	4	Units	
Symbol	rarameter	Min	Nom	Max	onita		
V _{CC}	Supply Voltage		4.5	5	5.5	V	
VIH	High Level Input Volta	age	2			V	
V _{IL}	Low Level Input Volta	ige			0.8	V	
ЮН	High Level Output Cu	High Level Output Current			-0.4	mA	
IOL	Low Level Output Cu	rrent			8	mA	
f _{CLK}	Clock Frequency		0		34	MHz	
tw(CLK)	Pulse Width	Clock High	14.5			ns	
		Clock Low	14.5			ns	
t _W	Pulse Width	Preset and Clear	15			ns	
t _{SU}	Data Setup Time	J or K	15↑				
		PRE or CLR inactive	10↑			ns	
tн	Data Hold Time		0↑			ns	
TA	Free Air Operating Te	emperature	0		70	°C	

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free-air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conc	Conditions		Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm H}$	=18 mA			-1.5	V
V _{OH}	High Level Output Voltage		$I_{OH} = -400 \ \mu A$ $V_{CC} = 4.5V \text{ to } 5.5V$				v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
lj -	Input Current at Max	$V_{\rm CC} = 5.5V,$	Clock, J, K			0.1	mA
	Input Voltage	$V_{IH} = 7V$	Preset, Clear			0.2	
l _{IH}	High Level	$V_{\rm CC} = 5.5V,$	Clock, J, K			20	 μΑ
	Input Current	V _{IH} = 2.7V	Preset, Clear			40	μ
 կլ	Low Level	$V_{\rm CC} = 5.5V,$	Clock, J, K			-0.2	mA
	Input Current	$V_{IL} = 0.4V$	Preset, Clear			-0.4	
I _O (Note 2)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm C}$) = 2.25V	-30		-112	mA
Icc	Supply Current	$V_{\rm CC} = 5.5 V (N_{\rm CC})$	ote 1)		2.4	4	mA

Note 1: I_{CC} is measured with J, K, CLK and PRESET grounded, then with J, K, CLK and CLEAR grounded.


Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	То	DM74ALS109A		Units
oyor	, arumeter				Min	Max	
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			34		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Preset or Clear	Q or Q	3	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset or Clear	Q or \overline{Q}	5	15	ns
^t PLH	Propagation Delay Time Low to High Level Output		Clock	Q or Q	5	16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Q or Q	5	18	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



TL/F/6196-2

ADVANCE INFORMATION


National Semiconductor

DM54ALS125/DM74ALS125 Quad TRI-STATE® Buffer

General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or rampdown. This eliminates bus glitching problems that arise during power-up and power-down.

Connection Diagram



Features

- Advanced low power oxide-isolated ion-implanted Schottky TTL process
- Functional and pin compatible with the DM54/74LS counterpart
- \blacksquare Switching response specified into 500 Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading
- Low level drive current:
 - 54ALS = 12 mA, 74ALS = 24 mA

Functional Table

Y = A								
Input		Output						
A	С	Y						
L	L	L						
н	L	н						
X	н	Hi-Z						

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

This document contains information on a product under development. National Semiconductor Corporation reserves the right to change or discontinue this product without notice.

DM74ALS131 3 to 8 Line Decoder/Demultiplexer with Address Register

General Description

The ALS131 is a three-line to eight-line decoder/demultiplexer with registers on the three address inputs. When the clock transitions from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. The output enable controls, G1 and $\overline{G2}$, control the state of the outputs independently of the select or clock inputs. All of the outputs are high unless G1 is high and $\overline{G2}$ is low. The ALS131 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

Features

- Combines decoder and 3-bit address register
- Incorporates 2 enable inputs to simplify cascading
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

Connection Diagram Dual-In-Line Package VCC YO YI ¥2 ¥3 ٧5 Y٨ 16 13 12 10 ٧¢ CLX Ĝ2 61 ¥7 3 4 5 8

CLOCK

R

SELECT

C

TL/F/6200-1 Order Number DM74ALS131M or DM74ALS131N See NS Package Number M16A or N16A

G2

ENABLE

GI

Y7 Output GND

Function Table

	Inputs						Out	outs					
			s	ele	ct	Outputs							
CLK	G1	Ğ2	С	в	A	YO	Y1	¥2	Y3	¥4	¥5	¥6	Y7
х	Х	Н	х	х	x	н	н	н	н	н	н	н	н
X	L	Х	Х	Х	Х	н	н	Н	Н	Н	Н	Н	н
1	H.	L	L	L	L	L	Н	Н	Н	н	н	H	н
Ť	н	L	L	L	Н	н	L	Н	н	н	Н	н	н
1	н	L	L	н	L	н	н	L	Н	н	н	Н	н
1	Н	L	L	Н	Н	н	Н	Н	L	н	Н	Н	н
1	н	L	н	L	L	н	н	Н	н	L	Н	Н	н
Ť	н	L	н	L	н	н	н	н	н	н	L	н	н
1	н	L	н	н	L	н	н	Н	н	н	н	L	н
↑	н	L	н	н	н	н	н	н	н	н	Н	Н	L
L	н	L	Х	х	Х	Out	put o	corre	spol	nding	g to s	store	d
н	Н	L	х	Х	Х	a	ddre	ss, L	; all	othe	rs, H	l	

H = High Logic Level, L = Low Logic Level, X = Don't Care

↑ = Transition from Low to High Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	7 <u>5</u> .5°C/W
M Package	104.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage		2			v
V _{IL}	Low Level Input Voltage				0.8	V
ЮН	High Level Output Current			-0.4	mA	
lol	Low Level Output Current				8	mA
fclock	Clock Frequency		0		50	MHz
^t WCLK	Width of Enabling Pulse, (Hi	gh or Low)	10			ns
tsu	Setup Time A,	B, C	10↑			ns
t _H	Hold Time A,	B, C	0↑			ns
T _A	Free Air Operating Tempera	ture	0		70	°C

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Ca	onditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	V _{CC} = 4.5V, I _I :	= -18 mA			-1.5	V
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$	$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} -2			V
V _{OL} Low Level Output Voltage	$V_{\rm CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	V	
		$I_{OL} = 8 \text{ mA}$		0.35	0.5	v	
lı –	Input Current @ Max. Input Voltage	V _{CC} = 5.5V, V _{II}			0.1	mA	
lıн	High Level Input Current	$V_{CC} = 5.5V, V_{II}$	H = 2.7V			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$			5	11	mA

Symbol	Parameter	Conditions	From (Input) to (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$		50		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	G2 to Y	5	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		G2 to Y	5	15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		G1 to Y	7	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		G1 to Y	6	17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Clock to Y	8	25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock to Y	7	20	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



TL/F/6200-2

2


DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs

General Description

This device contains four independent gates, each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter-free output.

Features

- Switching specification at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and Low Power Schottky TTL counterparts
- Improved AC performance over low power Schottky counterpart



Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Typical θ _{JA} N Package M Package	78.5°C/W 109.0°C/W

Storage Temperature Range

-65°C to +150°C

132

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{T+} Positive-Going Input	$V_{CC} = Min to Max$	1.4		2	v	
	Threshold Voltage	$V_{\rm CC} = 5V$	1.55		1.85	Ň
V _T - Negative-Going Input	V _{CC} = Min to Max	0.75		1.2	v	
	Threshold Voltage	$V_{\rm CC} = 5V$	0.85		1.1	ľ
HYS	Input Hysteresis	$V_{CC} = Min to Max$	0.5			v
		$V_{CC} = 5V$	0.6			v
Юн	High Level Output Current	1			-0.4	mA
IOL	Low Level Output Current			8	mA	
TA	Operating Free Air Tempe	rature Range	0		70	°C

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test Condition	ns	Min	Тур	Max	Units
VIC	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} =$	- Max	V _{CC} -2			V
V _{OL}	Low Level Output Voltage	V _{CC} = Min	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v
			I _{OL} = 8 mA		0.35	0.5	ľ
IT+	Input Current at Positive-Going Threshold Voltage	$V_{CC} = 5V, V_I = V_{T+}$.			20	μΑ
IT-	Input Current at Negative-Going Threshold Voltage	$V_{CC} = 5V, V_1 = V_{T-}$				- 100	μΑ
4	Input Current at Maximum Input Voltage	$V_{\rm CC} = Max, V_{\rm I} = 7V$				100	μA
l _{iH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μA
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				- 100	μA
I _O	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max				8	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max				8	mA

Switching Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions (Note 1)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ RL = 500 Ω , CL = 50 pF	2	12	
tPHL	Propagation Delay Time High to Low Level Output		2	11	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS133 13-Input NAND Gate

General Description


This device contains a single gate, which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



Order Number DM74ALS133M or DM74ALS133N See NS Package Number M16A or N16A

Function Table

Y = ABCDEFGHIJKLM

Inputs	Output
A thru M	Y
All Inputs H	L
One or More	н
Input L	17

H = High Logic Level

L = Low Logic Level

133

Supply Voltage	7V	
Input Voltage	7V	
Operating Free Air Temperature Range DM74ALS	0°C to +70°C	
Storage Temperature Range	-65°C to +150°C	
Typical $ heta_{JA}$ N Package	85.0°C/W	
M Package	111.0°C/W	

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-0.4	mA
IOL	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	Conditions		Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5 V$, $I_{I} = -18 \text{ mA}$				- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ V _{CC} = 4.5V to 5.5V		V _{CC} – 2			v
VOL	Low Level Output	$V_{CC} = 4.5V \qquad I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$			0.25	0.4	v
	Voltage				0.35	0.5	V
կ	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V	_H = 7V			0.1	mA
lін	High Level Input Current	V _{CC} = 5.5V, V	_H = 2.7V			20	μA
hL	Low Level Input Current	$V_{\rm CC} = 5.5 V, V$	L = 0.4V			-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.24	0.34	mA
			Outputs Low		0.56	0.8	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	3	11	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	5	25	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic exclusive-OR function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$M_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor


Connection Diagram

F

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Dual-In-Line Package



TL/F/9161-1

Order Number DM74ALS136M or DM74ALS136N See NS Package Number M14A or N14A

Function Table

 $\mathbf{Y} = \mathbf{A} \oplus \mathbf{B}$

Inp	uts	Output
A	В	Y
L	L	L
L	н	Н
Н	L	н
Н) н	Ĺ

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
High Level Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	87.0°C/W 117.2℃/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

٢.

Recommended Operating Conditions

Symbol	Parameter		Units		
oyinboi	i dianetei	Min	Nom	Мах	
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	V
l _{OL}	Low Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ (Note 1)	Max	Units	
Vi	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -18 mA$		÷.		- 1.5	v
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				100	μA
VOL	Low Level Output	$V_{CC} = Min, V_{OL} = Max,$	I _{OL} = 4 mA		0.25	0.4	v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	$I_{OL} = 8 \text{ mA}$		0.35	0.5	v
łı	Input Current at Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
ЦН	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
Ι _{ΙL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.1	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max, (Note 2)			3.9	5.9	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max, (Note 3)			3.8	4.7	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: I_{CCL} is measured with all inputs at 4.5V and the outputs open.

Note 3: I_{CCH} is measured with A inputs at ground and B inputs at 4.5V and all outputs open.

Symbol	Parameter	Conditions	DM74A	LS136	Units
Cymbol	r arameter		Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 2 \text{ k}\Omega$	20	50	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF Other Input Low	3	15	ns
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 2 \text{ k}\Omega$	20	50	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF Other Input High	3	12	ns

DM74ALS137 3 to 8 Line Decoder/Demultiplexer with Address Latches

General Description

The ALS137 is a three line to eight line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (GL) is low, the ALS137 acts as a decoder/demultiplexer. When GL goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as GL remains high. The output enable controls, G1 and G2, control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are high unless G1 is high and G2 is low. The ALS137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

Connection Diagram

Dual-In-Line Package DATA OUTPUTS Vcc YO ۲ı Y2 ¥4 Y5 ¥3 Y6 16 15 10 13 12 11 YO YI Y2 ¥3 Y4 ¥5 Yő C ត Ğ2 61 Y7 2 6 5 7 8 62 ĠL GND B C G1 Y7 OUTPUT SELECT ENABLE TL/F/6202-1

Order Number DM74ALS137M or DM74ALS137N See NS Package Number M16A or N16A

Features

- Combines decoder and 3-bit address latch
- Incorporates 3 enable inputs to simplify cascading
- Advanced oxide-isolated, ion-implanted Schottky TTL process

Function Table

	I	nput	s			Outputs							
E	nabl	е	S	ele	ct								
GL	G1	G2	С	в	A	YO	¥1	Y2	Y3	¥4	¥5	Y6	¥7
X	Х	н	х	Х	Х	н	н	Н	Н	Н	Н	н	н
X	L	Х	х	Х	Х	н	н	Н	Н	Н	Н	Н	Н
L	н	L	L	L	L	L	н	н	н	н	н	Н	н
L	н	L,	L	L	н	н	L	Н	Н	н	н	Н	н
E	н	L	L	н	L	н	н	L	Н	н	Н	н	н
L	Н	L	L	Н	Н	н	Н	Н	L	н	Н	Н	н
L	н	L	н	L	L	н	н	н	н	L	н	н	н
L	н	Ľ	н	L	н	н	н	н	н	н	L	Н	н
L	н	L	н	н	L	н	Н	Н	Н	н	н	L	н
L_	н	L	н	н	Н	н	н	н	Н	Н	Н	н	L
н	н	L	х	х	х	Output corresponding to stored address, L; all others, H						t	

L = Low State, H = High State, X = Don't Care

137

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	75.5°C/W 104.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage	-	4.5	5	5.5	v
VIH	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	v
loн	High Level Output Current				-0.4	mA
lol	Low Level Output Current				8	mA
tw	Width of Enabling Pulse	GL Low	10			ns
tsu	Setup Time	A, B, C	10↑			ns
tн	Hold Time	A, B, C	5↑			ns
TA	Free Air Operating Temperat	ure	0		70	°C

The arrow (1) indicates the positive edge of the GL input pulse is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Symbol	Parameter	Cond	Conditions		Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_I$	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ m}$ $V_{CC} = 4.5 \text{V to}$		V _{CC} – 2		1	v	
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v	
	Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	v	
h	Input Current @	$V_{CC} = 5.5V$	Enable			0.1	mA	
	Max. Input Voltage	$V_{1H} = 7V$	A, B, C			0.1		
l _{IH}	High Level Input Current	$V_{CC} = 5.5V$	Enable			20	μA	
		$V_{IH} = 2.7V$	A, B, C			20	μΛ	
 اړ	Low Level Input Current	$V_{\rm CC} = 5.5V$	Enable		. •	-0.1	mA	
		$V_{IL} = 0.4V$	A, B, C			-0.1		
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V$	_O = 2.25V	-30		-112	mA	
Icc	Supply Current	$V_{CC} = 5.5V$			5	11	mA	

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	From (Input) To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5 V \text{ to } 5.5 V$ $R_{L} = 500 \Omega$	A, B, C to Y	5	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	A, B, C to Y	6	20	ns
tPLH	Propagation Delay Time Low to High Level Output		G2 to Y	4	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		G2 to Y	5	15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		G1 to Y	5	17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		G1 to Y	5	15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		GL to Y	7	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		GL to Y	7	20	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



137

DM54ALS138/DM74ALS138 3 to 8 Line Decoder/Demultiplexer

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The ALS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

This decoder/demultiplexer features fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

Features


- Designed specifically for high speed: Memory decoders
 Data transmission systems
- 3- to 8-line decoder incorporates 3 enable inputs to simplify cascading and/or data reception
- Low power dissipation ... 23 mW typ
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

Connection Diagram



Dual-In-Line Package

TL/F/6111-1



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	75.5°C/W
M Package	104.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS13	8		Units		
	i urumeter	Min	Nom	Max	Min	Nom	Мах	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	V
lон	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	- 55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= - 18 mA			-1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} - 2			v
VOL	Low Level Output Voltage	$V_{\rm CC} = 4.5V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
łį	Input Current @ Max. Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm I}$	_H = 7V			0.1	mA
μн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	_H = 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	L = 0.4V			-0.1	mA
ю	Output Drive Current	$V_{\rm CC} = 5.5V$	$V_0 = 2.25V$	-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5V$			5	10	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	From (input)	DM54A	LS138	DM744	LS138	Units
Cymbol	To (Output)		To (Output)	Min	Max	Min	Max	
tplH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	A, B, C to Y	2	24	6	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	A, B, C to Y	6	19	6	18	ns
^t PLH	Propagation Delay Time Low to High Level Output		Enable to Y	2	20	4	17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable to Y	4	19	5	17	ns

138


2

Function Table

	able outs	-	elec nput					Out	puts			
G1	G2*	С	в	A	YO	¥1	¥2	Y3	¥4	¥5	Y6	¥7
x	н	X	Х	X	н	н	н	н	н	н	н	н
L	х	Х	Х	Х	н	н	н	н	н	н	н	н
н	L	L	L	L	L	н	н	н	н	н	н	н
н	L	L	L	н	н	L	н	н	н	н	н	н
н	L	L	Н	L	н	н	L	н	н	н	н	н
н	L	L	Н	Н	н	н	н	L	н	н	н	н
н	L	н	L	L.	н	Н	н	н	L	н	н	н
н	L	н	L	н	н	н	н	н	н	L	н	н
н	L	н	н	L	н	н	н	н	н	н	L	. H
н	L	н	Н	н	Н	Н	<u> </u>	н	н	н	Н	L

 $\overline{G}2 = \overline{G}2A + \overline{G}2B$

Logic Diagram



TL/F/6111-2

â

DM54ALS151/DM74ALS151 1 of 8 Line Data Selector/Multiplexer


General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs. Two complementary outputs provide both inverting and non-inverting buffer operation. A Strobe input is provided which, when at the high level, disables all data inputs and forces the Y output to the low state and the W output to the high state. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Pin and functional compatible with LS family counterpart
- Improved output transient handling capability

Connection Diagram



Function Table

	li	Outp	outs		
	Select		Strobe	Y	w
С	В	Α	S		
x	х	x	н	L	н
L	L	L	L	D0	D0
L [L	н	L	D1	D1
L	н	L	L	D2	D2
L	н	н	L	D3	D3
н	L	L	L	D4	D4
н	L i	н	L	D5	D5
н	н	L	L	D6	D6
н	н	н	L	D7	D7

H = High Level, L = Low Level, X = Don't Care D0 thru D7 = the level of the respective D input

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	78.0°C/W
M Package	107.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS15	1	· · · 1	51	Units	
	T arameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	v
ЮН	High Level Output Current			-1			-2.6	mA
IOL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics


over recommended operating free-air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Condition	S	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.5	v
VOH	High Level Output	$V_{CC} = 4.5V$, $I_{OH} = Max$		2.4	3.2		v
	Voltage	$I_{OH} = -400 \ \mu A, V_{CC} = 4.5 V \text{ to } 5.5 V$		V _{CC} – 2		-	V
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
ų	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
lıн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IN} = 2.7 V$				20	μA
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IN} = 0.4 V$				-0.1	mA
ю	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm OUT} = 2.25 V$		-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$ All Inputs = 4.5V			7.5	12	mA

Symbol	Parameter	Conditions	From	то	DM54A	LS151	DM74A	LS151	Units
					Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	Select	Y	4	18.5	4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_L = 500\Omega$	Select	Y	8	32	8	24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Select	w	7	30.5	7	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Select	w	7	23	7	23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Data	Y	3	11	3	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Data	Y	5	21	5	15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Data	w	3	18.5	3	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Data	w	4	15.0	4	15	ns
^t PLH	Propagation Delay Time Low to High Level Output		Strobe	Y	4	18	4	18	ns
^t PHL	Propagation Delay Time High to Low Level Output		Strobe	Y	4	21	4	19	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Strobe	w	5	22	5	19	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Strobe	w	5	25	5	23	ns

Note 1: See Section 1 for test waveforms and output load.

2





DM54ALS153/DM74ALS153 Dual 1 of 4 Line Data Selector/Multiplexer

General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-four data sources as a result of a unique two-bit binary code at the Select inputs. Each of the two Data Selector/Multiplexer circuits have their own separate Data and Strobe inputs and a non-inverting output buffer. The Select inputs A and B are common to both sections. The Strobe inputs, when at the high level, disable their associated data inputs and force the corresponding output to the low state. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.

Connection Diagram





Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- \blacksquare Switching performance is guaranteed over full temperature and V_{CC} supply range
- Pin and functional compatible with LS family counterpart
- Improved output transient handling capability

Function Table

	ect uts		Data Inputs		Strobe	Output	
в	Α	CO	C1	C2	C3	G	Y
х	Х	x	X	x	X	н	L
L	L	L	X	X	X	L	L
L	L	н	X	X	X	L	н
L	н	X	Ĺ	X	X	L	L
L	н	X	Н	X	X	L	н
н	L	х	X	L	X	L	L
н	L	X	X	н	X	L	Η Í
Н	н	X	X	X	L	L	L
н	н	x	X	X	н	L	н

Select inputs A and B are common to both sections. H = High Level, L = Low Level, X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	- 55°C to + 125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical 0JA	
N Package	78.0°C/W
M Package	107.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS15	3		Units		
	Farameter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	v
I _{OH}	High Level Output Current			-1			2.6	mA
IOL	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.


Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.5	v
VOH	High Level Output	$V_{CC} = 4.5V, I_{OH} = Max$	2.4	3.2		v	
	Voltage	$I_{OH} = -400 \ \mu A$, $V_{CC} = 4.5 V$ to 5.	5V	V _{CC} - 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
lı	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
Чн	High Level Input Current	$V_{CC} = 5.5V, V_{IN} = 2.7V$				20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$ All Inputs = 4.5V			7.5	14	mA

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	From	rom To	DM54ALS153		DM74ALS153		Units
Cymbol			Tion		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	Select	Y	5	21	5	21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_L = 500\Omega$	Select	Y	5	25	5	21	ns
tрін	Propagation Delay Time Low to High Level Output		Data	Y	3	12	3	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Data	Y	4	18	4	15	ns
tplh	Propagation Delay Time Low to High Level Output		Strobe	Y	5	18	5	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Strobe	Y	3	22	5	18	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



ADVANCE INFORMATION

Advanced oxide-isolated, ion-implanted Schottky TTL

Functionally and pin for pin compatible with Schottky

Improved AC performance over Schottky and low pow-

General four functions of two variables (one variable is

and low power Schottky TTL counterpart

er Schottky counterparts

Expand any data input point

Multiplex dual data buses

National Semiconductor

DM74ALS157/DM74ALS158 Quad 1 of 2 Line Data Selector/Multiplexer

General Description


These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The ALS157 presents true data whereas the ALS158 presents inverted data to minimize propagation delay time.

Features

57 • 158

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram



process

common)

TL/F/6205-1

Function Table

	Inputs			Output Y			
Strobe	Select	Α	в	ALS157	ALS158		
Н	х	X	х	L	н		
L	L	L	х	L	Н		
L	L	н	х	н	Ĺ		
L	н	X	L	L	н		
L	н	X	н	н	L		

H = High Level, L = Low Level, X = Don't Care

DM54ALS/DM74ALS160B, 161B, 162B, 163B Synchronous Four-Bit Counter

General Description

These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs. The ALS160B and ALS162B are four-bit decade counters, while the ALS161B and ALS163B are four-bit binary counters. The ALS160B and ALS161B clear asynchronously, while the ALS162B and ALS163B clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flipflops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable, that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with set up data after the next clock pulse regardless of the levels of enable input. Low to high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs.

The ALS160B and ALS161B clear function is asynchronous. A low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load or enable inputs. These two counters are provided with a clear on power-up feature. The ALS162B and ALS163B clear function is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. Low to high transitions at the clear input of the ALS162B and ALS163B are also permissible regardless of the levels of logic on the clock, enable or load inputs.


The carry look ahead circuitry provides for cascading counters for n bit synchronous application without additional gating. Instrumental in accomplishing this function are two count enable inputs (P and T) and a ripple carry output. Both count enable inputs must be high to count. The T input is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high level output pulse with a duration approximately equal to the high level portion of QA output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. High to low level transitions at the enable P or T inputs of the ALS160B through ALS163B may occur regardless of the logic level on the clock.

The ALS160B through ALS163B feature a fully independent clock circuit. changes made to control inputs (enable P or T, or load) that will modify the operating mode will have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- ESD inputs

Connection Diagram



or DM74ALS160BN, 161BN, 162BN, 163BN See NS Package Number J16A, M16A or N16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM54LS DM74LS	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical 0JA N Package M Package	78.1°C/W 106.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol		Parameter			DM54AL9			DM74ALS		Units
				Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Volt	age		2			2			v
V _{IL}	Low Level Input Volta	age				0.7			0.8	v
I _{OH}	High Level Output Cu	irrent				-0.4			-0.4	mA
I _{OL}	Low Level Output Cu	rrent				4			8	mA
fCLK	Clock Frequency			0		22	0		40	MHz
tSETUP	Setup Time	Data; A, B, C, D		20 ↑			15↑			ns
		En P, En T	ALS160B/161B	25 ↑			15↑			ns
		· · ·	ALS162B/163B	20↑			15↑			ns
		Load		20 ↑			15↑			ns
		Clear (Only for 162B and 163B)	Low	20 ↑		-	15↑			ns
			High	10↑			10↑			ns
	Setup 1 (Only for 160B and 161B)	Clear Inactive		10	4		10	4		ns
t _{HOLD}	Hold Time	Data; A, B, C, D		0↑	-3		01	-3		ns
		En P, En T		0↑	-3	-	0↑	-3		ns
		Load		0↑	-4		0↑	-4		ns
		Clear (Only for 16	62B and 163B	0↑	-7		0↑	-7		ns
	Hold 0 (Only for 160B and 161B)	Clear		0	-4		0	-4		ns
tw	Width of Clock	CLK High or Low		20			12.5	-		ns
	or Clear Pulse	ALS160B/161B	CLR Low	20			15			ns
	Width of Load Pulse			20			15			ns
TA	Operating Free Air Te	emperature		-55		125	0		70	°C

Note 1: The symbol (1) indicates that the rising edge of the clock is used as a reference.

Electrical Characteristics

Parameter

Input Clamp Voltage

High Level Output

Low Level Output

Input Current at Max

High Level Input Current

Low Level Input Current

Output Drive Current

Supply Current

Input Voltage

Voltage

Voltage

Symbol

VIK

V_{OH}

VOL

կ

Iн

ΊL

ю

lcc

over recommended operating free air temperature range. All typical

 $V_{CC} = 5.5V, V_{IL} = 0.4V$

 $V_{CC} = 5.5V, V_{O} = 2.25V$

Conditio	ns	Min	Тур	Max	Units
$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	$CC = 4.5V, I_{I} = -18 \text{ mA}$			-1.5	v
$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
	74ALS I _{OL} = 8 mA		0.35	0.5	v
$V_{\rm CC} = 5.5 V, V_{\rm IH} = 7^{\circ}$	/			0.1	mA
$V_{CC} = 5.5V, V_{IH} = 2$	7V			20	μA

12

-- 30

-0.2

-112

21

mΑ

mΑ

mΑ

160

Switching Characteristics over recommended operating free air temperature range (Note 1)

 $V_{CC} = 5.5V$

Symbol	Parameter	Conditions	From	то	1	64ALS 61B	DM74ALS 160B, 161B		Units
					Min	Max	Min	Max	
f _{MAX}	Max. Clock Freq.	$V_{CC} = 4.5V$			25		40		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	to 5.5V R _L = 500 Ω C _L = 50 pF	Clock	Ripple Carry	5	24	5	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Ripple Carry	5	20	5	20	ns
tpLH	Propagation Delay Time Low to High Level Output		Clock	Any Q	4	15	4	15	ns
t₽HL	Propagation Delay Time High to Low Level Output		Clock	Any Q	6	20	6	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		En T	Ripple Carry	3	13	3	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		En T	Ripple Carry	3	13	3	13	ns
tPHL	Propagation Delay Time		Clear	Any Q	8	24	8	24	ns
	High to Low Level Output		Clear	Ripple Carry	11	24.5	11	23	ns


Note 1: See Section 1 for test waveforms and output load.


'ALS162B, 'ALS163B Switching Characteristics over recommended operating free air temperature range (Note 1)


Symbol	Parameter	Conditions	From	То	DM54ALS 163B		DM74ALS 162B, 163B		Units
	:				Min	Max	Min	Max	
f _{MAX}	Max. Clock Freq.	$V_{\rm CC} = 4.5 V$			35		40		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	to 5.5V R _L = 500Ω C _L = 50 pF	Clock	Ripple Carry	5	35	5	20	ns
tPHL	Propagation Delay Time High to Low Level Output	$C_L = 50 \text{ pr}$ $T_A = \text{Min}$ to Max	Clock	Ripple Carry	5	26	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Clock	Any Q	4	21	4	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	6	25	6	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		En T	Ripple Carry	3	20	3	13	ns
t₽HL	Propagation Delay Time High to Low Level Output	·	En T	Ripple Carry	3	16	3	13	ns


Note 1: See Section 1 for test waveforms and output load.

160B • 161B • 162B • 163B











2-98



2



2-100

160B • 161B • 162B • 163B

data inputs that are enabled by a low level at the SH/ \overline{LD} input. The DM54/74ALS165 also features a clock inhibit function and a complemented serial output, \overline{Q}_{H} .

8-Bit Parallel In/Serial Out Shift Register

CLOCK

Vcc INHIBIT

16

Clocking is accomplished by a low-to-high transition of the CLK input while SH/ $\overline{\text{LD}}$ is held high and CLK INH is held low. The functions of the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLK INH will also accomplish

National Semiconductor

DM54ALS165/DM74ALS165

The DM54/74ALS165 is an 8-bit serial register that, when

clocked, shifts the data toward serial output, QH. Parallel-in

access to each stage is provided by eight individual direct

clocking, CLK INH should be changed to the high level only while the CLK input is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$ is held high. The parallel inputs to the register are enabled while SH/ $\overline{\text{LD}}$ is low independently of the levels of CLK, CLK INH, or SER inputs.

Features

- Complementary outputs
- Direct overriding load (data) inputs
- Gated clock inputs

SERIAL


INPUT

Parallel-to-serial data conversion

OUTPUT

Connection Diagram

General Description



Dual-In-Line Package

Function Table

		Inputs				rnal	
Shift/	Clock	Clock	Serial	Parallel	Out	puts	Output
Load	Inhibit	CIUCK	Jena	АН	QA	QB	Q _H
L	x	x	x	ah	а	b	h
н	L	L	X	X	Q _{A0}	Q_{B0}	Q _{H0}
н	L	↑	н	X ·	н	Q _{An}	Q _{Gn}
н	L	↑	L	X	L	Q _{An}	Q _{Gn}
н	↑	L	н	X	н	Q _{An}	Q _{Gn}
н	↑	L	L	Х	L	Q _{An}	Q _{Gn}
н	н	х	х	Х	Q _{A0}	Q_{B0}	Q _{H0}

H = High Level (steady-state), L = Low Level (steady-state)

X = Don't Care (any input, including transitions)

Transition from low-to-high level

a...h = The level of steady-state input at inputs A through H, respectively

 $Q_{A0},Q_{B0},Q_{H0}=$ The level of $Q_A,Q_B,$ or $Q_H,$ respectively, before the indicated steady-state input conditions were established

 Q_{An} , Q_{Gn} = The level of Q_A or Q_G , respectively, before the most recent \uparrow transition of the clock

65

PRELIMINARY

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	· 7V
Input Voltage	7V
Operating Free Air Temperature Range	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{IA}	
N Package	74.0°C/W
M Package	104.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			154ALS	165	DN	165	Units	
Symbol				Тур	Max	Min	Тур	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage	· · · · · · · · · · · · · · · · · · ·	2			2			V
VIL	Low Level Input Voltage				0.7			0.8	٧
ЮН	High Level Output Current	. '			-0.4			-0.4	mA
IOL	Low Level Output Current				4			8	mA
fCLOCK	Clock Frequency		35			45			MHz
tw	Pulse Duration	CLK High	14			11			
•		CLK Low	14			11			ns
		Load	15			12			
ts∪	Setup Time	SH/LD	15			10			ns
		Data	11			10			113
T _{SU}	Setup Time	CLK INH ↓ before CLK	15			11			ns
		Serial before CLK	11			10			
t _H	Hold Time		. 4			4			ns
TA	Operating Free Air Temperature				125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

		Conditions $V_{CC} = 4.5V$, $I_I = -18 \text{ mA}$		D	M54ALS165		·
Symbol	Parameter			Min	Typ (Note 1)	Max	Units
VIK	Input Clamp Voltage					- 1.5	V
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ V _{CC} = 4.5V to 5.5V		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V \qquad \begin{array}{c} 54/74ALS \\ I_{OL} = 4 \text{ mA} \end{array} \\ \hline 74ALS \\ I_{OL} = 8 \text{ mA} \end{array}$			0.25	0.4	v
					0.35	0.5	•
կ	Input Current at Max Input Voltage	$V_{\rm CC}=5.5$ V, V	1 = 7V			0.1	mA
lін	High Level Input Current	V _{CC} = 5.5V, V	I = 2.7V			20	μA
Ι _Ι	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I} = 0.4 V$				-0.1	mA
IO (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$ (N	lote 3)		16	24	mA

Switching Characteristics

over recommended free air temperature range (Note 4). All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Input	Output	Conditions	DN	154ALS	165	DN	174ALS	165	Units
Cymbol	- arameter	mpar	output		Min	Тур	Max	Min	Тур	Max	
fMAX	Maximum Frequency			$V_{CC} = 4.5V \text{ to } 5.5V,$	35	50		45	60		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Load	Q _H or Q _H	$C_{L} = 50 \text{ pF},$ $R_{L} = 500\Omega$ $T_{L} = Min$	4	13	23	4	13	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Load	Q _H or Q _H	T _A = Min to Max	4	14	23	4	14	22	no
t _{PLH}	Propagation Delay Time Low to High Level Output	CLK	Q _H or Q _H		3	7 -	14	3	7	13	ns
^t PHL	Propagation Delay Time High to Low Level Output	CLK	Q _H or Q _H		3	9	15	3	9	14	
t _{PLH}	Propagation Delay Time Low to High Level Output	н	Q _H		3	.7	14	3	7	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	н	Q _H		3	9	18	з	9	16	
t _{PLH}	Propagation Delay Time Low to High Level Output	н	Q _H		2	8	17	2	8	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	н	Q _H		3	9	17	з	9	16	113


Note 1: All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios.

Note 3: With the outputs open, CLK INH and CLK at 4.5V, and a clock pulse applied to the SH/LD input, I_{CC} is measured first with the parallel inputs at 4.5V, then with the parallel inputs grounded.

Note 4: See Section 1 for test waveforms and output load.

165



2-104

Timing Diagram		165
	rpical Shift, Load, and Inhibit Sequences	
		-
CLK INH		-
SER		
AH		-
B		•
C		-
DATA { L		-
EH		-
F		-
GH		-
[" I [""		-
о _н — — — — — — — — — — — — — — — — — — —		
₫ _н 		•
	-} ← SERIAL SHIFT	L/F/6712-3

ADVANCE INFORMATION

National Semiconductor

DM54ALS166/DM74ALS166 8-Bit Parallel Load Shift Registers

General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high level edge of the clock pulse through a 2-input NOR gate, permitting one input to be used as a clock en-

able or clock inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be freerunning, and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

Features

- Synchronous load
- Direct overriding clear
- Parallel-to-serial conversion

Connection Diagram PARALLEL PARALLEL INPUTS OUTPUT SHIFT / INPUT LOAD Ver 0... SERIAL CLOCK CLOCK GND PARALLEL INPUTS INHIBI TL/F/6713-1 **Top View**

Function Table

		Inte						
Clear	Shift/	Clock	Clock	Serial Paralle		Out	puts	Output
olean	Load	Inhibit	OIOCK	Jenai	АН	QA	QB	Q _H
L	X	X	X	X	Х	L	L	L
н	X	L	L	X	х	Q _{A0}	Q _{B0}	Q _{H0}
н	L	L	↑	X	ah	a	b	h
н	н	L L	↑	н	х	н	Q _{An}	Q _{Gn}
н	н	L L	1 T	L	X	L	Q _{An}	Q _{Gn}
н	X	н	1 1	X	X	QAO	Q _{B0}	Q _{H0}

H = high level (steady-state), L = low level (steady-state).

X = don't care (any input, including transitions).

 \uparrow = transition from low-to-high level.

a...h = the level of steady-state input at inputs A through H, respectively.

 $Q_{A0},\,Q_{B0},\,Q_{H0}=$ the level of $Q_A,\,Q_B,\,$ or $Q_H,\,$ respectively, before the indicated steady-state input conditions were established.

 $Q_{An}, Q_{Gn}=$ the level of Q_A or $Q_G,$ respectively, before the most recent \uparrow transition of the clock.

DM74ALS168B, DM54ALS/DM74ALS169B Synchronous Four-Bit Up/Down Counters

General Description

These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The ALS168B is a four-bit decade up/down counter and the ALS169B is a four-bit binary up/down counter. The carry output is decoded to prevent spikes during normal mode of counting operation. Synchronous operation is provided so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive going) edge of clock input waveform.

These counters are fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input T is fed forward to enable the carry outputs. The carry output thus enabled will produce a low level output pulse with a duration approximately equal to the high portion of the Q_A output when counting down. This low level overflow carry


pulse can be used to enable successively cascaded stages. Transitions at the enable $\overline{\mathsf{P}}$ or $\overline{\mathsf{T}}$ inputs are allowed regardless of the level of the clock input.

The control functions for these counters are fully synchronous. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/down) which modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- ESD inputs

Connection Diagram



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical 0 _{JA}	
N Package	78.1°C/W
M Package	106.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		D	M54ALS169	B	DM7	Units		
Symbol			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input	Voltage	2			2	2		v
VIL	Low Level Input	Voltage			0.7			0.8	v
I _{OH}	High Level Outp	ut Current			-0.4			-0.4	mA
IOL	Low Level Outpu	ut Current			4			8	mA
fCLK	Clock Frequency	/	0		22	0		40	MHz
t _{SU}	Setup Time	Data; A, B, C, D	20↑	6		15↑	6		ns
		En P, En T	25 ↑	8		15↑	8		ns
		Load	20↑	8		15↑	8	·	ns
		U/D	28 ↑	10		15↑	10		ns
tн	Hold Time	Data; A, B, C, D	0↑	-3		01	-3		ns
		En P, En T	0↑	-3		0↑	-3		ns
		Load	0↑	-4		0↑	-4		ns
		U/D	0↑	-4		0↑	-4		ns
tw	Width of Clock P	ulse	15			13			ns

Note 1: The symbol (1) indicates that the rising edge of the clock is used as reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditio	Min	Тур	Max	Units	
VIK	input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -1$			-1.5	v	
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 4 mA		0.25	0.4	v
			74ALS I _{OL} = 8 mA		0.35	0.5	v
1,	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7$	V			0.1	mA
IIH	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2$	2.7V			20	μA
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0$			-0.2	mA	
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$	-30		-112	mA	
ICC	Supply Current	$V_{CC} = 5.5V$			15	25	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)


6
œ
ω
•
-
ົດ
69


Symbol	Parameter	Conditions	From	То	DM54A	LS169B	DM74ALS	Units	
Symbol	Farameter	Conditions	riom			Max	Min	Max	
f _{MAX}	Max. Clock Freq.				25		40		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V$ to 5.5V	Clock	Ripple Carry	3	20	3	20	ns
^t PHL	Propagation Delay Time High to Low Level Output	$\begin{array}{l} R_{L} = 500\Omega\\ C_{L} = 50pF \end{array}$	Clock	Ripple Carry	6	21	6	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Clock	Any Q	2	15	2	15	ns
^t PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	5	20	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		En T	Ripple Carry	2	14	2	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		En T	Ripple Carry	3	24	3	16	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		U/D (Note 2)	Ripple Carry	5	21	5	19	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		U/D (Note 2)	Ripple Carry	5	22	5	19	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for ALS168B or 15 for ALS169B), the ripple carry output will be out of phase.







DM54ALS174/DM54ALS175/DM74ALS174/DM74ALS175 Hex/Quad D Flip-Flop with Clear


General Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the guad (175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Features

- Advanced oxide-isolated ion-implanted Schottky TTL process
- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80 MHz
- Switching performance guaranteed over full temperature and V_{CC} supply range
- 54ALS174 contains six flip-flops with separate D inputs and Q outputs
- 54ALS175 contains four flip-flops with separate D inputs and both Q and Q outputs



ራ

CLEAR 01 D1

0.4

CUI

Vcc

CLEAR

16


D

СК

CK

3





2-112

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM54ALS DM74ALS	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	77.9°C/W 107.3°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	Parameter		54ALS174,	175	DM	74ALS174,1	75	Units
Symbol	Faranieter		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
ViH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltag	Low Level Input Voltage			0.7			0.8	v
юн	High Level Output Cur	rent			-0.4			-0.4	mA
IOL	Low Level Output Curr	ent			4			8	mA
tw	Pulse Width	Clock High or Low	12.5			10			ns
		Clear Low	15			10			
tSETUP	Setup Time (Note 1)	Data Input	15↑			10↑			
	Clear Inactive State		8↑			6↑			ns
tHOLD	Data Hold Time (Note 1)		0↑			0 ↑			ns
fclock	Clock Frequency		0		40	0		50	MHz
T _A	Free Air Operating Ter	nperature	-55		125	0		70	°C

Note 1: The symbol \uparrow indicates that the rising edge of the clock is used as reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.


Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				- 1.5	v
V _{OH}	High Level Output Voltage	$I_{OH} = -400 \ \mu A$ $V_{CC} = 4.5V \text{ to } 5.5$	$I_{OH} = -400 \ \mu A$ $V_{CC} = 4.5V \text{ to } 5.5V$		V _{CC} - 1.6		v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$	DM54/74 I _{OL} = 4 mA		0.25	0.4	v
			DM74 I _{OL} = 8 mA		0.35	0.5	v
l)	Input Current at Max Input Voltage	$V_{CC} = 5.5 V, V_{IN}$	= 7V			0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5 V, V_{IH}$	= 2.7V			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IN}$	= 0.4V			-0.1	mA
1 ₀	Output Drive Current	$V_{CC} = 5.5V, V_{O} =$	= 2.25V	-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$ Clock = 4.5V	ALS174		11	19	
		Clear = GND D Input = GND	ALS175		8	14	mA

174•175

Symbol	Parameter	Conditions	DM54AL	5174,175	DM74ALS	174,175	Units
		Contaitionic	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	$R_L = 500\Omega$	40		50		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output From Clear (175 Only)	$C_{L} = 50 \text{ pF}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	5	20	5	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output From Clear		8	30	8	23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output From Clock		3	20	3	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output From Clock		5	24	5	17	ns

Note 1: See Section 1 for test waveforms and output load.





7 0 02

-0 02

<u>10</u> 0 03

11 O 03

15 O Q4

<u>14</u>0 04

TL/F/6112-4

ALS175

0

٥

0

D

OD CLOCK

CLEAR Q

CLOCK

CLEAR 0

CLOCK

CLEAR Q

CLOCK


CLEAR Q

DM54ALS240A/DM74ALS240A/DM74ALS241A Octal TRI-STATE® Bus Driver

General Description

These octal TRI-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The output TRI-STATE gating control is organized into two separate groups of four buffers. The ALS240A control inputs symmetrically enable the respective outputs when set logic low, while the ALS241A has complementary enable gating. The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.


Connection Diagram




Top View

Order Number DM54ALS240AJ, DM74ALS240AWM, DM74ALS240AN or DM74ALS240ASJ See NS Package Number J20A, M20B, M20D or N20A

Dual-In-Line Package



Top View



Features

- Advanced low power oxide-isolated ion-implanted Schottky TTL process
- Functional and pin compatible with the DM54/74LS counterpart
- Improved switching performance with less power dissipation compared with the DM54/74LS counterpart
- \blacksquare Switching response specified into 500 Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading
- Low level drive current:
 - 54ALS = 12 mA, 74ALS = 24 mA

Function Tables

'ALS240A

Ing	out	Output
Ğ	A	Y
L	L	н
L	н	L
н	х	Z

'ALS241A

ln	put	Output
2G	2A	Y
н	L	L
н	н	н
L	X	z

 'ALS241A

 Input
 Output

 1G
 1A
 Y

 L
 L
 L

 L
 H
 H

 H
 X
 Z

H = High Level Logic State

L = Low Level Logic State

X = Don't Care (Either Low or High Level Logic State)

Z = High Impedance (Off) State

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Recommended Operating Conditions

Typical θ_{JA} N Package M Package

60.5°C/W 79.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbol	Parameter	DM5	4ALS240A,	241A	DM7	Units		
Symbol	Farameter	Min	Тур	Max	Min	Тур	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	V
IOH_	High Level Output Current			-12			-15	mA
IOL	Low Level Output Current			12			24	mA
TA	Operating Free Air Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise specified)

Symbol	Parameter	Condit	ione	DM54	ALS24	10A	DM74AL	S240A	, 241A	Units
Symbol	Falameter	Condit	10115	Min	Тур	Max	Min	Тур	Max	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2			- 1.5	V
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	i _{OH} = −0.4 mA	V _{CC} – 2			$V_{CC} - 2$			V
	Voltage	$V_{\rm CC} = 4.5 V$	I _{OH} = -3 mA	2.4			2.4			v
			I _{OH} = Max	2			2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $I_{OL} = 54ALS$ (Max)			0.25	0.4		0.25	0.4	v
		I _{OL} = 74ALS (Max)			—	—		0.35	0.5	v
łı	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_I = 7V$				0.1			0.1	mA
ίн	High Level Input Current	$V_{CC} = 5.5V, V_{I} = 2.7V$				20			20	μΑ
IIL	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1			-0.1	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	-30		-112	mA
lozh	High Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$	2.7V			20			20	μΑ
lozl	Low Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 0$).4V			-20			-20	μΑ
Icc	Supply Current	$V_{CC} = 5.5V, ALS240$ Outputs High	A		4	11		4	10	mA
		Outputs Low			13	23		13	23	mA
		Outputs TRI-STATE			14	25		14	25	mA
		$V_{CC} = 5.5V, ALS24^{-1}$ Outputs High	IA		9	17		9	15	mA
		Outputs Low			15	28		15	26	mA
		Outputs TRI-STATE			17	32		17	30	mA

240A•241A

'ALS240A Switching Characteristics over recommended operating free air temperature range

Cumbal	Parameter	Conditions		То	DM54ALS240A		DM74ALS240A		Units	
Symbol	Parameter	Conditions	(Input) (Output)		Min	Мах	Min	Max	Units	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50 \text{ pF},$		AY	2	12	2	9	ns	
tphl.	Propagation Delay Time High to Low Level Output	$R1 = 500\Omega,$ $R2 = 500\Omega,$ T = Min to Max	$2 = 500\Omega$,	Т	2	9	2	9	ns	
t _{PZH}	Output Enable Time to High Level Output	T _A = Min to Max	G	Y	4	15	3	13	ns	
t _{PZL}	Output Enable Time to Low Level Output				.5	18	² 3	18	ns	
t _{PHZ}	Output Disable Time from High Level Output		G	-		1	10	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output			ĭ,	3	15	3	12	ns	

'ALS241A Switching Characteristics over recommended operating free air temperature range

Cumbal	Parameter	Conditions	From	То	DM74ALS241A		Units
Symbol	Parameter	Conditions	(Input)	(Output)	Min	Max	Units
^t ₽LH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$		Y	3	11	ns
^t ₽HL	Propagation Delay Time High to Low Level Output	$R1 = 500\Omega,$ $R2 = 500\Omega,$ $T_{-} = Min to Max$	A	Y	3	10	ns
t _{PZH}	Output Enable Time to High Level Output	$T_A = Min to Max$	10	Y	3	21	ns
^t PZL	Output Enable Time to High Level Output		10	Y	3	21	ns
t _{PHZ}	Output Disable Time to High Level Output		10	Y	2	10	ns
^t PLZ	Output Disable Time to Low Level Output				з	15	ns
^t PZH	Output Enable Time to High Level Output		2G	Y	7	21	ns
^t PZL	Output Enable Time to Low Level Output				7	21	ns
^t рнz	Output Disable Time from High Level Output			Y	2	10	ns
^t PLZ	Output Disable Time from Low Level Output		2G		3	15	ns

Logic Diagrams





1A1

1A2

1A3

1A4







TL/F/6210-3

TL/F/6210-4

ALS241A





240A•241A

DM74ALS242C/DM74ALS243A Quad TRI-STATE® Bidirectional Bus Driver


General Description

These octal TRI-STATE® bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The ALS242C has inverting buffers, while the ALS243A has non-inverting buffers. The direction enable gating is configured with separate control over either buffer direction and the two control buffers are complementary, Connecting these control inputs to one common line implements single line direction control, while individual control can put both buffer directions into TRI-STATE simultaneously (disabled state) or put both buffer directions into the active state (data latch state). The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply rampup or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.

Features

- Advanced low power oxide-isolated ion-implanted Schottky TTL process
- Functional and pin compatible with the 74LS counterpart
- Improved switching performance with less power dissipation compared with the 74LS counterpart
- Switching response specified into 500Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading
- Low level drive current: 74ALS = 24 mA

Connection Diagram



Order Number DM74ALS242CM, DM74ALS242CN, DM74ALS243AM or DM74ALS243AN See NS Package Number M14A or N14A

Function Table

Inp	outs	'ALS242C	'ALS243A
GAB	GBA		
L	L	Ā to B	A to B
н	Н	B to A	B to A
н	L	Isolation	Isolation
L	н	Latch A and B (A = \overline{B})	Latch A and B $(A = B)$

Supply Voltage, V _{CC}	7V
Input Voltage Dedicated Inputs I/O Ports	7V 5.5V
Operating Free Air Temperature Range DM74ALS	0 to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	78.0℃/W 111.5℃/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DI	Units		
Symbol	Farameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
юн	High Level Output Current			- 15	mA
lol	Low Level Output Current			24	mA
TA	Operating Free-Air Temperature	0		70	°C

Electrical Characteristics over recommended operating free-air temperature (unless otherwise specified)


Our hal	Deveryoten	Oandia		DM74A	LS242C, 2	Units	
Symbol	Parameter	Condit	Min	Тур	Мах	Unite	
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	S mA			- 1.2	v
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$l_{OH} = -0.4 \text{ mA}$	V _{CC} - 2			v
		$V_{CC} = 4.5V$ $I_{OH} = -3 \text{ mA}$		2.4			v
	·		I _{OH} = Max	2			v
VOL	Low Level Output Voltage	$V_{CC} = 4.5V$ $I_{OL} = 54ALS$ (Max)			0.25	0.4	v
		I _{OL} = 74ALS (Max)			0.35	0.5	v
li	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_I = 7V$ (5.5V for I/O Ports)			0.1	mA	
Чн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I} = 2.7 V_{\rm CC}$			20	μΑ	
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4$			-0.1	mA	
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.2$	$V_{CC} = 5.5V, V_O = 2.25V$			-112	mA
lcc	Supply Current	V _{CC} = 5.5V, ALS2420 Active Outputs High	;		10	16	mA
		Active Outputs Low			14	21	mA
		Outputs TRI-STATE			12	19	mA
		V _{CC} = 5.5V, ALS243A Active Outputs High			15	25	mA
		Active Outputs Low			20	30	mA
		Outputs TRI-STATE		1	21	32	mA

242C•243A

Cumbal	Parameter	Conditions	From	То	74AL	S242C	Units
Symbol	Farameter	Conditions	(Input)	(Output)	Min	Max	Unit
^t ₽LH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF,	A or B	B or A	2	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R1 = 500\Omega,$ $R2 = 500\Omega,$ $T_{\rm e} = Min to Mov$		DUIA	2	10	ns
^t ₽ZH	Output Enable Time to High Level Output	T _A = Min to Max	GAB GAB	в	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output				7	21	'ns
t _{PHZ}	Output Disable Time to High Level Output			В	2	14	ns
t _{PLZ}	Output Disable Time to Low Level Output				2	15	ns
t _{PZH}	Output Enable Time to High Level Output		GBA	A	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output				7	21	ns
t _{PHZ}	Output Disable Time from High Level Output		GBA	Α	2	14	ns
t _{PLZ}	Output Disable Time from Low Level Output		GBA		2	15	ns

'ALS243A Switching Characteristics over recommended operating free-air temperature range (Note 1)

Symbol	Parameter	Conditions	From	То	74AL	S243A	Units
Symbol	Falanietei	Conditions	(Input)	(Output)	Min	Max	Offica
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$	A or B	B or A	4	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	R1 = 500 Ω , R2 = 500 Ω , T _A = Min to Max		Born	4	11	ns
ŧрzн	Output Enable Time to High Level Output		GАВ	в	7	20	ns
t _{PZL}	Output Enable Time to Low Level Output		GAD		7	20	ns
t _{PHZ}	Output Disable Time to High Level Output		ĞАВ	В	2	14	ns
t _{PLZ}	Output Disable Time to Low Level Output				3	22	ns
^t PZH	Output Enable Time to High Level Output		GBA	A	7	20	ns
t _{PZL}	Output Enable Time to Low Level Output				7	20	ns
t _{PHZ}	Output Disable Time from High Level Output		GBA	A	2	14	ns
t _{PLZ}	Output Disable Time from Low Level Output				3	22	ns



`

DM54ALS244A/DM74ALS244A Octal TRI-STATE® Bus Driver

General Description

This octal TRI-STATE bus driver is designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The output TRI-STATE gating control is organized into two separate groups of four buffers, and both control inputs enable the respective outputs when set logic low. The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.


Features

- Advanced low power oxide-isolated ion-implanted Schottky TTL process
- Functional and pin compatible with the DM54/74LS counterpart
- Improved switching performance with less power dissipation compared with the DM54/74LS counterpart
- Switching response specified into 500Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range

TL/F/6212-1

- PNP input design reduces input loading
- Low level drive current: 54ALS = 12 mA, 74ALS = 24 mA

Connection Diagram



Top View

Order Number DM54ALS244AJ, DM74ALS244AWM, DM74ALS244AN or DM74ALS244ASJ See NS Package Number J20A, M20B, M20D or N20A

Function Table

Ing	out	Output
G	Α	Y
L	L	L
L	н	н
Н	X	Z

H = High Level Logic State

L = Low Level Logic State

X = Don't Care (Either Low or High Level Logic State)

Z = High Impedance (Off) State

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0 to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	60.5°C/W
M Package	79.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS244	A	DM74ALS244A			Units
	, arameter	Min	Тур	Max	Min	Тур	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	V
юн	High Level Output Current			-12			- 15	mA
lol	Low Level Output Current			12			24	mA
T _A	Operating Free-Air Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise specified)


Symbol	Parameter	Condit	ione	DM54	ALS24	I4A	DM74	4 A	Units	
oymbol				Min Typ Max		Max	Min	Тур	Max	
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -7$	18 mA			- 1.5			1.5	V
V _{OH} High Level Output		$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -0.4 \text{ mA}$	$V_{CC} - 2$			$V_{CC} - 2$			V
	Voltage	$V_{CC} = 4.5V$	l _{OH} = −3 mA	2.4			2.4			V
			I _{OH} = Max	2			2			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $I_{OL} = 54ALS (Max)$			0.25	0.4				v
		I _{OL} = 74ALS (Max)			—			0.35	0.5	V
l _l	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_1 = 7V$				0.1			0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$				20			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.1			-0.1	mA
ю	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$.25V	-30		-112	-30		-112	mA
lozн	High Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$	2.7V			20			20	μΑ
loz∟	Low Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 0$	9.4V			-20			-20	μA
I _{CC} Supply Current		V _{CC} = 5.5V Outputs High			9	15		9	15	mA
		Outputs Low			15	24		15	24	mA
		Outputs TRI-STATE			17	27		17	27	mA

Symbol	Parameter	From	То	Conditions	54AL	S244A	74ALS	S244A	Units
-,	- urumeter	(Input)	(Output)	Conditions	Min	Max	Min	Max	onna
t _{PLH}	Propagation Delay Time Low to High Level Output	A	Y.	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50 \text{ pF},$ $R1 = 500\Omega,$ $R2 = 500\Omega,$	1	16	3	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A	Y		3	12	. 3	10	ns
t _{PZH}	Output Enable Time to High Level Output	ធ	Y	$T_A = Min to Max$	1	26	3	20	ns
t _{PZL}	Output Enable Time to Low Level Output	ធ	Y		1	24	3	20	ns
tPHZ	Output Disable Time from High Level Output	ធ	Y		2	10	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output	Ğ	Y		1	21	1	13	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram

244A



TL/F/6212-2

17 2A4

DM54ALS245A/DM74ALS245A Octal TRI-STATE[®] Bus Transceiver

General Description


This advanced low power Schottky device contains 8 pairs of TRI-STATE logic elements configured as octal bus transceivers. These circuits are designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. Two way communication between buses is controlled by the (DIR) input. Data transmits either from the A bus to the B bus or from the B bus to the A bus. Both the driver and receiver outputs can be disabled via the (\overline{G}) enable input which causes outputs to enter the high impedance mode so that the buses are effectively isolated.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Non-inverting logic output
- Glitch free bus during power up and down
- TRI-STATE outputs independently controlled on A and B buses
- \blacksquare Low output impedance to drive terminated transmission lines to 133Ω
- Switching response specified into 500Ω/50 pF
- Specified to interface with CMOS at $V_{OH} = V_{CC} 2V$
- PNP inputs to reduce input loading
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range

TL/F/6213-1

Connection Diagram



Order Number DM54ALS245AJ, DM74ALS245AWM, DM74ALS245AWN or DM74ALS245ASJ See NS Package Number J20A, M20B, M20D or N20A

Function Table

	ontrol puts	Operation
G	DIR	
L	L	B Data to A Bus
L	н	A Data to B Bus
н	Х	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either High or Low Logic Level

245A

۱

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage Control Inputs I/O Ports	7V 5.5V
Operating Free Air Temperature Range DM54ALS DM74ALS	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	53.0°C/W 72.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS24	5A	D	M74ALS24	Units	
Symbol	Farameter	Min	Тур	Max	Min	Тур	Max	Offica
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	v
I _{OH}	High Level Output Current			-12			-15	mA
I _{OL}	Low Level Output Current			12			24	mA
T _A	Operating Free Air Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter		Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I$	$_{\rm IN} = -18 \rm mA$				-1.5	v
V _{OH}	High Level Output Voltage	V _{CC} = 4.5V, I	OH = -3 mA		2.4	3.2		V
		V _{CC} = 4.5V, I	OH = Max		2	2.3		V
		I _{OH} = −0.4 n	nA, $V_{CC} = 4.5V$	to 5.5V	V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 12 mA			0.25	0.4	v
			74ALS I _{OL} = 24 mA			0.35	0.5	v
li .	Input Current at Max Input Voltage	$V_{CC} = 5.5V$	$V_{IN} = 7V$	Control Inputs			0.1	mA
			$V_{IN} = 5.5V$	A or B Ports			0.1	
l _{IH}	High Level Input Current	$V_{\rm CC} = 5.5 V_{\rm V}$	/ _{IN} = 2.7V				20	μA
ΙL	Low Level Input Current	$V_{\rm CC} = 5.5 V_{\rm V}$	$V_{\rm IN} = 0.4 V$				0.1	mA
l ₀	Output Drive Current	V _{CC} = 5.5V, V	/ _{OUT} = 2.25V		-30		-112	mA
lcc	54ALS245A Supply Current	$V_{CC} = 5.5V$	Outputs High			30	48	mA
			Outputs Low			38	60	mA
			TRI-STATE			38	63	mA
lcc	74ALS245A Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High			30	45	mA
			Outputs Low			36	55	mA
			TRI-STATE			38	58	mA

Symbol	Parameter	Circuit	DM54A	LS245A	DM74AI	Units	
Cymbol	i arameter	Configuration	Min	Max	Min	Max	
^t PLH	Propagation Delay Time High-to-Low Level Output		1	19	3	10	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	IN A OR B OR A OUT	1	14	3	10	ns
t _{PZL}	Output Enable Time to Low Level		2	29	5	20	ns
t _{PZH}	Output Enable Time to High Level	⊮⊡⊐⊇─┐	2	30	5	20	ns
t _{PLZ}	Output Disable Time from Low Level		2	30	4	15	ns
tPHZ	Output Disable Time from High Level		2	14	2	10	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: Switching characteristic conditions are V_{CC} = 4.5V to 5.5V, R_L = 500 Ω , CL = 50 pF.

2

245A

DM54ALS251/DM74ALS251 TRI-STATE® 1 of 8 Line Data Selector/Multiplexer

General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs. Two complementary outputs provide both inverting and non-inverting buffer operation. An Output Control input is provided which, when at the high level, places both outputs in the high impedance Off state. In order to prevent bus access conflicts, output disable times are shorter than output enable times. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.

Connection Diagram

Dual-In-Line Package

TL/F/6214-1 Order Number DM54ALS251J or DM74ALS251M, N See NS Package Number J16A, M16A or N16A

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Pin and functional compatible with LS family counterpart
- Improved output transient handling capability
- Output control circuitry incorporates power-up TRI-STATE feature

Function Table

		nputs		Outputs		
	Select		Strobe			
C	В	Α	Ŝ	Y	W	
X	х	х	н	z	Z	
L	L	L	L L	D0	D0	
L	L	н	L L	D1	D1	
L	н	L	L L	D2	D2	
L	н	н	L	D3	D3	
н	L	L	L	D4	D4	
н	L	н	L	D5	D5	
н	н	L	L	D6	D6	
н	н	н	L	D7	D7	

H = High Level, L = Low Level, X = Don't Care

Z = High Impedance (Off)

D0 thru D7 = The Level of the Respective D Input

Absolute Maximum Ratings If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS251	-55°C to +125°C
DM74ALS251	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical 0,1A	
N Package	78.0°C/W
M Package	107.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS251				Units		
oymbol		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	v
l _{OH}	High Level Output Current			-1			-2.6	mA
l _{OL}	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C


Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.5	v
VOH	High Level Output	$V_{CC} = 4.5V$, $I_{OH} = Max$		2.4	3.2		v
	Voltage	$I_{OH} = -400 \ \mu A, V_{CC} = 4.5 V$	V _{CC} – 2			v	
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
կ	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm IH} = 7 \text{V}$				0.1	mA
Ін	High Level Input Current	$V_{CC} = 5.5 V, V_{IH} = 2.7 V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IN} = 0.4 V$				-0.1	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		- 30		-112	mA
lozh	Off-State Output Current, High Bias	$V_{CC} = 5.5 V, V_{OUT} = 2.7 V$				20	μA
lozl	Off-State Output Current, Low Bias	$V_{CC} = 5.5V, V_{OUT} = 0.4V$				-20	μA
lcc	Supply Current	$V_{CC} = 5.5V$, Inputs = GND	Enabled		7	10	mA
		Inputs = $4.5V$, $V_{CC} = 5.5V$	Disabled		9.4	14	шл

Symbol	Parameter	From	То	Conditions	DM54/	ALS251	DM74A	LS251	Unit	
Symbol	Farameter	110111	10	Conditions	Min	Max	Min	Мах	Onita	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select	Y	$V_{CC} = 4.5V$ to 5.5V	1	19	5	18	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Select		$C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$	8	32	8	24	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select	w		8	30.5	8	24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Select			7	23.5	7	23	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data	Y		2	11	2	10	ns	
tPHL	Propagation Delay Time High to Low Level Output	Data	- w		3	21	3	15	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Data			3	20.5	3	15	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Data		_		3	16	3	15	ns
t _{PZH}	Output Enable Time to High Level	Output Control			3	15	3	15	ns	
t _{PZL}	Output Enable Time to Low Level	Output Control			3	18	3	15	ns	
t _{PZH}	Output Enable Time to High Level	Output Control			3	15	3	15	ns	
tPZL	Output Enable Time to Low Level	Output Control	w		3	17	3	15	ns	
t _{PHZ}	Output Disable Time from High Level	Output Control	Y		2	10	2	10	ns	
t _{PLZ}	Output Disable Time from Low Level	Output Control			1	13	1	10	ns	
tPHZ	Output Disable Time from High Level	Output Control	w		2	10	2	10	ns	
t _{PLZ}	Output Disable Time from Low Level	Output Control			1	13	1	10	ns	

Note 1: See Section 1 for test waveforms and output load.



PRELIMINARY

National Semiconductor

DM54ALS253/DM74ALS253 TRI-STATE® Dual 1 of 4 Line Data Selector/Multiplexer


General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-four data sources as a result of a unique two-bit binary code at the Select Inputs. Each of the two Data Selector/Multiplexer circuits have their own separate Data and Output Control inputs and a non-inverting TRI-STATE output buffer. The Output Control inputs, when at the high level, place the corresponding output in the high impedance Off state. In order to prevent bus access conflicts, output disable times are shorter than output enable times. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Pin and functional compatible with LS family counterpart
- Improved output transient handling capability
- Output control circuitry incorporates power-up TRI-STATE feature

Connection Diagram



Function Table

	Select Inputs		Data I	nputs		Output Control	Output
в	A	C0	C1	C2	СЗ	G	Y
X	х	Х	х	х	х	Н	Z
L	L	L ·	Х	Х	Х	Ĺ	L
L	L	н	х	х	Х	L	н
L	н	X	L	х	х	L	L
L	Ή	x	н	х	Х	L	н
H	L	X	х	L	х	L	L
н	L	X	Х	Н	Х	L	н
н	н	X	Х	Х	L	L	L
н	н	X	X	X	H	L	н

Address inputs A and B are common to both sections

H = High Level, L = Low Level, X = Don't Care, Z = High Impedance

Order Number DM54ALS253J, DM74ALS253M or DM74ALS253N See NS Package Number J16A, M16A or N16A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	78.0°C/W
M Package	107.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS253				Units		
Symbol	Falameter	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage	-		0.7			0.8	v
юн	High Level Output Current			-1			-2.6	mA
IOL	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.5	v
VOH	High Level Output	$V_{CC} = 4.5V$, $I_{OH} = Max$		2.4	3.2		v
	Voltage	$I_{OH} = 400 \ \mu A$, $V_{CC} = 4.5V$ to 5.5V		$V_{CC} - 2$			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
lį	Input Current at Max Input Voltage	$V_{CC} = 5.5 \text{V}, V_{\text{IN}} = 7 \text{V}$				0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5 V, V_{IN} = 2.7 V$				20	μΑ
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IN} = 0.4 V$				-0.1	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$	-	-30		-112	mA
lozh	Off-State Output Current, High Bias	$V_{CC} = 5.5V, V_{OUT} = 2.7V$				20	μA
I _{OZL}	Off-State Output Current, Low Bias	$V_{CC} = 5.5V, V_{OUT} = 0.4V$				-20	μΑ
Icc	Supply Current	$V_{\rm CC} = 5.5 V$	Output High		6.5	12	
			Output Low		6.5	12] mA
			Output Disabled		7.5	14	1


253

Switching Characteristics over recommended operating free air temperature range (Note 1). All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	From (Input)	Conditions	DM54	ALS253	DM74A	LS253	Units
Symbol	Faiameter	To (Output)	Conditions	Min	Max	Min	Max	Onits
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Y	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	5	22	5	21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y	R _L = 500Ω	5	27	5	21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Data to Y		2	12	2	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Data to Y		3	18	3	14	ns
t _{PZH}	Output Enable Time to High Level Output	Output Control to Y		3	16	3	14	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Control to Y		2	19	4	16	ns
t _{PHZ}	Output Disable Time from High Level Output	Output Control to Y		2	10	2	10	ns
telz	Output Disable Time from Low Level Output	Output Control to Y		2	14	2	14	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



DM74ALS257/DM74ALS258 TRI-STATE® Quad 1-of-2-Line Data Selector/Multiplexer

General Description


These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four TRI-STATE outputs that can interface directly with data lines of bus-organized systems. A 4-bit word selected from one of two sources is routed to the four outputs. The ALS257 presents true data whereas the ALS258 presents inverted data to minimize propagation delay time.

This TRI-STATE output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- TRI-STATE buffer-type outputs drive bus lines directly
- Expand any data input point
- Multiplex dual data buses
- General four functions of two variables (one variable is common)
- Source programmable counters

Connection Diagram



TL/F/6227~1

Order Number DM74ALS257M, DM74ALS258M, DM74ALS257N, DM74ALS258N See NS Package Number M16A or N16A

Function Table

Inputs				Output Y	
Output Control	Select	A	В	ALS257	ALS258
н	Х	X	Х	Z	Z
L	L	L	Х	L	н
L L	L	н	х	н	L
L	н	X	L	L	н
L	н	X	н	н	L

H = High Level, L = Low Level, X = Don't Care

Z = High Impedance (off)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	73.0°C/W 102.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		58	Units	
	Falameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
Юн	High Level Output Current			-2.6	mA
I _{OL}	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	ç


Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Par	ameter	Cone	Conditions			Max	Units
VIK	Input Clamp	/oltage	$V_{CC} = 4.5V, I_{I} =$	—18 mA			- 1.5	v
V _{OH} High Level Output		$V_{\rm CC} = 4.5 V$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.3		v	
	Voltage		$I_{OH} = -0.4 \text{ mA}$		V _{CC} – 2			v
VOL	Low Level Ou	Itput	$V_{\rm CC} = 4.5V$	l _{OL} = 12 mA		0.25	0.4	v
	Voltage			I _{OL} = 24 mA		0.35	0.5	v
lj –	Input Current Input Voltage		$V_{CC} = 5.5 V, V_{IH} =$	= 7V			0.1	mA
Iн	High Level In	put Current	$V_{CC} = 5.5V, V_{IH} =$	= 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current		$V_{CC} = 5.5V, V_{1L} =$	= 0.4V			-0.1	mA
ю	Output Drive Current		$V_{CC} = 5.5V, V_{O} =$	= 2.25V	-30		-112	mA
I _{OZH}	Off-State Out Current, High Voltage Appli	Level	$V_{CC} = 5.5V,$ $V_{O} = 2.7V$				20	μA
lozl	Off-State Out Current, Low Voltage Appli	Level	$V_{CC} = 5.5V,$ $V_{O} = 0.4V$				-20	μA
ICCH	Supply	ALS257	$V_{\rm CC} = 5.5V$	Outputs High		3	6	mA
	Current	ALS258	Outputs Open			2.5	4	mA
ICCL	Supply	ALS257		Outputs Low		8	12	mA
	Current	ALS258				7	11	mA
Iccz	Supply	ALS257		Outputs Disabled		9	14	mA
	Current	ALS258				8	13	mA

Symbol	Parameter	Conditions	From	то	DM74A	Units	
Synibol	ratameter	Conditions	FIOII	10	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	Data	Any Y	2	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_L = 500\Omega$	Data	Any Y	2	12	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Select	Any Y	4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Select	Any Y	5	22	ns
tzH	Output Enable Time to High Level		Output Control	Any Y	4	16	ns
tzL	Output Enable Time to Low Level		Output Control	Any Y	5	18	ns
t _{HZ}	Output Disable Time from High Level		Output Control	Any Y	2	10	ns
t _{LZ}	Output Disable Time from Low Level		Output Control	Any Y	3	15	ns
*LZ 'ALS2	1 •	cteristics over reco	Control	Y		<u> </u>	J
'ALS2	from Low Level		Control	Y erating fre	e air temperat	<u> </u>	ote 1)
	from Low Level	Cteristics over reco Conditions	Control	Y	e air temperat	ure range (N	J
'ALS2	from Low Level		Control	Y erating fre	e air temperat DM744	ure range (N	ote 1)
'ALS2	from Low Level 58 Switching Chara Parameter Propagation Delay Time	Conditions $V_{CC} = 4.5V \text{ to } 5.5V$	Control	Y erating fre To Any	e air temperat DM744 Min	ure range (N NLS258 Max	ote 1) Units
'ALS2 Symbol	from Low Level 58 Switching Chara Parameter Propagation Delay Time Low to High Level Output Propagation Delay Time	$\label{eq:Conditions} \begin{array}{l} \mbox{Conditions} \\ \mbox{V}_{CC} = 4.5 \mbox{V} \mbox{to} 5.5 \mbox{V} \\ \mbox{C}_L = 50 \mbox{ pF} \end{array}$	Control ommended op From Data	Y erating fre To Any Y Any	e air temperat DM744 Min 2	ure range (N- NLS258 Max 8	ote 1) Units
'ALS2 Symbol ^t PLH tPHL	from Low Level 58 Switching Chara Parameter Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time	$\label{eq:Conditions} \begin{array}{l} \mbox{Conditions} \\ \mbox{V}_{CC} = 4.5 \mbox{V} \mbox{to} 5.5 \mbox{V} \\ \mbox{C}_L = 50 \mbox{ pF} \end{array}$	Control ommended op From Data Data	Y erating fre To Any Y Any Y Any Y	e air temperat DM744 Min 2 2	ure range (N- NLS258 Max 8 7	units
'ALS2 Symbol ^t PLH tPHL tPLH tPHL	from Low Level 58 Switching Chara Parameter Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output Propagation Delay Time	$\label{eq:Conditions} \begin{array}{l} \mbox{Conditions} \\ \mbox{V}_{CC} = 4.5 \mbox{V} \mbox{to} 5.5 \mbox{V} \\ \mbox{C}_L = 50 \mbox{ pF} \end{array}$	Control ommended op From Data Data Select	Y erating fre To Any Y Any Y Any Y Any Y Any	e air temperat DM744 Min 2 2 2 3	ure range (N LS258 Max 8 7 20	units
'ALS2 Symbol tpLH tpHL tpHL tpHL tpHL tpHL tzH	from Low Level 58 Switching Chara Parameter Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Output Enable Time	$\label{eq:Conditions} \begin{array}{l} \mbox{Conditions} \\ \mbox{V}_{CC} = 4.5 \mbox{V} \mbox{to} 5.5 \mbox{V} \\ \mbox{C}_L = 50 \mbox{ pF} \end{array}$	Control ommended op From Data Data Select Select Output	Y erating free To Any Y Any Y Any Y Any Y Any Y Any	e air temperat DM744 Min 2 2 2 3 3 5	ure range (N LS258 Max 8 7 20 25	ns ns ns ns
'ALS2 Symbol ^t PLH tpHL tpHL	from Low Level 58 Switching Chara Parameter Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Output Enable Time to High Level Output Enable Time	$\label{eq:Conditions} \begin{array}{l} \mbox{Conditions} \\ \mbox{V}_{CC} = 4.5 \mbox{V} \mbox{to} 5.5 \mbox{V} \\ \mbox{C}_L = 50 \mbox{ pF} \end{array}$	Control Contro	Y erating free To Any Y Any Y Any Y Any Y Any Y Any Y Any Y	e air temperat DM74/ Min 2 2 3 3 5 5	ure range (N LS258 Max 8 7 20 25 18	ns ns ns ns ns ns

Note 1: See Section 1 for test waveforms and output load.



2-140

DM54ALS273/DM74ALS273 Octal D-Type Edge-Triggered Flip-Flop with Clear


General Description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Buffer-type outputs and improved AC offer significant advantage over 'LS273.
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with 'LS273.



Order Number DM54ALS273J, DM74ALS273WM, DM74ALS273N or DM74ALS273SJ See NS Package Number J20A, M20, M20D or N20A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical 0.1A	
N Package	57.0°C/W
M Package	76.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Daramet	Parameter		M54ALS27	3	D	M74ALS27	3	Units
Symbol	Faranteler		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltag	e	2			2		-	v
VIL	Low Level Input Voltage	Ð			0.7			0.8	v
юн	High Level Output Curr	ent			-1			-2.6	mA
IOL	Low Level Output Curre	ent			12			24	mA
fCLK	Clock Frequency		0		30	0		35	MHz
tw(CLK)	Width of Clock Pulse	High	16.5			14			ns
		Low	16.5			14		1	ns
t _W	Width of Clear Pulse	Low	10			10			ns
t _{SU}	Data Setup Time	•	10↑			10↑			ns
		Clear Inactive	15↑			15↑			115
t _H	Data Hold Time		0↑			0↑			,ns
T _A	Free Air Operating Terr	perature	-55		125	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	itions	Min	Тур	Мах	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -$	-18 mA			-1.5	v
V _{OH}	High Level Output Voltage	$V_{\rm CC} = 4.5 V$	54ALS I _{OH} = -1 mA	2.4	3.2		v
			74ALS I _{OH} = −2.6 mA	2.4	3.3		v
		I _{OH} = -400 μA	54/74ALS	V _{CC} – 2			٧
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
lı	Input Current @ Max. Input Voltage	V _{CC} = 5.5V, V _{IH} =	7V			0.1	mA
lін	High Level Input Current	V _{CC} = 5.5V, V _{IH} =	2.7V			20	μA
հլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	0.4V			-0.2	mA
ю	Output Drive Current	$V_{\rm CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		11	20	mA
		Outputs Open	Outputs Low		19	29	mA

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	From	То	DM54ALS273		DM74ALS273		Units
	Farameter	Conditions			Min	Max	Min	Max	Unita
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			30		35		MHz
^t PHL	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clear	Any Q	4	21.5	4	18	ns
^t PLH	Propagation Delay Time Low to High Level Output		Clock	Any Q	2	16.5	2	12	ns
^t PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	3	16.5	3	15	ns


Note 1: See Section 1 for test waveforms and output load.

Function Table (Each Flip-Flop)

	Inputs		Output
Clear	Clock	D	Q
L	x	X	L
н	↑	н	н
н	↑	L	L
н	L	x	Qo

L = Low State, H = High State, X = Don't Care

 \uparrow = Positive Edge Transition, Q₀ = Previous Condition of Q



DM74ALS299 TRI-STATE® 8-Bit Universal Shift/Storage Register

Description


This eight-bit universal register features multiplexed inputs/ outputs to achieve full eight bit data handling in a single 20pin package. Two function-select inputs and two outputcontrol inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the TRI-STATE outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

Features

- Multiplexed inputs/outputs provide improved bit density
- Four modes of operation: Hold (Store) Shift Left Shift Right Load Data
- TRI-STATE outputs drive bus lines directly
- Can be cascaded for N-bit word lengths
- Operates with outputs enabled or at high Z

Connection Diagram



CONTROLS

TL/F/10622-1

DM74ALS352 Dual 1 of 4 Line Data Selector/Multiplexer

General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-four data sources as a result of a unique two-bit binary code at the Select inputs. Each of the two Data Selector/Multiplexer circuits have their own separate Data and Strobe inputs and an inverting output buffer. The Strobe inputs, when at the high level, disable their associated data inputs and force the corresponding output to the high state. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.


Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Pin and functional compatible with the LS family counterpart

TL/F/6218-1

Improved output transient handling capability

Connection Diagram



Order Number DM74ALS352M or DM74ALS352N See NS Package Number M16A or N16A

Function Table

1	ect uts	Data Inputs			Strobe	Output	
В	Α	C0	C1	C2	C3	G	Y
X	х	Х	Х	Х	Х	н	н
L	L	L	х	х	х	L	н
L	L	н	х	х	х	} L	L L
L	н	X	L	х	х	L	н
L	н	X	н	х	х	L	L
н	L	X	х	L	х	L	н
н	L	X	х	н	x	L	L
H I	H	x	х	х	L	L	н
Н	н	Х	X	X	н	L	L

Select inputs A and B are common to both sections

H = High Level, L = Low Level, X = Don't Care

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	78.0℃ 107.0℃

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
lон	High Level Output Current			-2.6	mA
l _{OL}	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.5	v
V _{OH}	High Level Output	$V_{CC} = 4.5V, I_{OH} = Max$		2.4	3.2		v
	Voltage	$I_{OH} = -400 \ \mu A$, $V_{CC} = 4.5V$ to 5.5V	$V_{CC} - 2$			v	
VOL	Low Level Output	$V_{CC} = 4.5V$	l _{OL} = 12 mA		0.25	0.4	v
	Voltage		I _{OL} = 24 mA		0.35	0.5	v
lı	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IN} = 2.7V$				20	μA
l _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IN} = 0.4 V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-30		-112	mA
Icc	Supply Current	V _{CC} = 5.5V (Note 1)			6.5	10	mA


Note 1: I_{CC} is measured with data and select inputs at 4.5V, G inputs grounded and outputs open.

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Мах	Units
^t PLH	Propagation Delay Time Low to High Level Output	Select to Y	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	5	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Y	$R_{L} = 500\Omega$	5	21	ns
^t PLH	Propagation Delay Time Low to High Level Output	Data to Y		3	18	ns
^t PHL	Propagation Delay Time High to Low Level Output	Data to Y		2	13	ns
^t PLH	Propagation Delay Time Low to High Level Output	Strobe to Y		4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Strobe to Y		4	20	ns

Note 1: See Section 1 for test waveforms and output load.

2C2 12

2C3 <u>13</u> STROBE <u>G</u>2 <u>15</u>



7 OUTPUT

TL/F/6218-2

DM74ALS353 TRI-STATE[®] Dual 1 of 4 Line Data Selector/Multiplexer


General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-four data sources as a result of a unique two-bit binary code at the Select inputs. Each of the two Data Selector/Multiplexer circuits have their own separate Data and Output Control inputs and an inverting TRI-STATE output buffer. The Output Control inputs, when at the high level, place the corresponding output in the high impedance Off state. In order to prevent bus access conflicts, output disable times are shorter than output enable times. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Pin and functional compatible with LS family counterpart
- Improved output transient handling capability
- Output control circuitry incorporates power-up TRI-STATE feature

Connection Diagram



TL/F/6219-1

Order Number DM74ALS353M or DM74ALS353N See NS Package Number M16A or N16A

Function Table

	ect uts		Data Inputs		Output Control	Output	
в	Α	CO	C1	C2	C3	Ğ	Y
X	х	X	Х	Х	х	н	Z
L	L	L	х	х	х	L	н
L	L i	н	х	х	х	L	L
L	н	х	L	х	х	L	н
L	H	х	н	х	х	L	L
н	L	х	х	L	х	L	н
Н	E :	х	Х	н	Х	L	L
H	н	x	Х	х	L	L	н
Н	Н	Х	X	Х	Н	L	L

Address inputs A and B are common to both sections

H = High Level, L = Low Level, X = Don't Care

Z = High Impedance State

Supply Voltage	7V
Input Voltage	7V _
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	78.0°C/W
M Package	107.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	C	Conditions		Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				- 1.5	v
V _{OH}	High Level Output	$V_{\rm CC} = 4.5 V, I_{\rm OH}$	$V_{CC} = 4.5V, I_{OH} = Max$		3.2		v
	Voltage	l _{OH} = -400 μA,	$V_{CC} = 4.5V$ to 5.5V	V _{CC} – 2			V
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5 V$	$V_{CC} = 4.5V \qquad I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$		0.25	0.4	V
	Voltage				0.35	0.5	V
lį	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IN} = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{\rm CC}=$ 5.5V, $V_{\rm IN}$	= 0.4V			-0.1	mA
l _o	Output Drive Current	$V_{CC} = 5.5V, V_{OL}$	_{JT} = 2.25V	-30		-112	mA
IOZH	Off-State Output Current, High Bias	V _{CC} = 5.5V, V _{OL}	$V_{CC} = 5.5V, V_{OUT} = 2.7V$			20	μΑ
I _{OZH}	Off-State Output Current, Low Bias	V _{CC} = 5.5V, V _{OL}	_{JT} = 0.4V			-20	μΑ
lcc	Supply Current	$V_{\rm CC} = 5.5V$	All Inputs at 4.5V		8	13	mA
			All Inputs at GND		7	12	

Symbol	Parameter	From	То	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	Select		$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	5	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select		$R_L = 500\Omega$	5	21	ns
^t PLH	Propagation Delay Time Low to High Level Output	Data			4	18	ns
^t PHL	Propagation Delay Time High to Low Level Output	Data	Y		3	13	ns
t _{PZH}	Output Enable Time to High Level Output				3	13	ns
t _{PZL}	Output Enable Time to Low Level Output	Output	Output Control		2	16	ns
t _{PHZ}	Output Disable Time from High Level Output	Control			2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	14	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



TL/F/6219-2

2

DM54ALS373/DM74ALS373 Octal D-Type TRI-STATE® Transparent Latch

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the ALS373 are transparent D-type latches. While the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over LS373 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly



Order Number DM54ALS373J, DM74ALS373WM, DM74ALS373N or DM74ALS373SJ See NS Package Number J20A, M20B, M20D or N20A

Connection Diagram

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	57.0°C/W
M Package	76.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	D	M54ALS37	3	[M74ALS3	73	Units
Cymbol	r arumeter	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-1			-2.6	mA
IOL	Low Level Output Current			12			24	mA
tw	Width of Enable Pulse, High or Low	10			10			ns
t _{SU}	Data Setup Time	10↓			10↓			ns
t _H	Data Hold Time	7↓			7↓			ns
T _A	Free Air Operating Temperature	-55		125	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Condit	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	B mA			- 1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$	54ALS I _{OH} = -1 mA	2.4	3.2		v
			74ALS I _{OH} = −2.6 mA	2.4	3.3		v
		$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = -400 \ \mu\text{A}$	54/74ALS	$V_{CC} - 2$			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
μн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.$.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.000$	4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	54/74ALS V _O = 2.25V	-30		-112	mA
lozh	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 2.7V$				20	μΑ
lozl	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 0.4V$				-20	μΑ
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		9	16	mA
		Outputs Open	Outputs Low		16	25	mA
I			Outputs Disabled		17	27	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	То	DM54A	ALS373	DM74A	LS373	Units
Symbol	Falance	Conditions	FIOM	10	Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	Data	Any Q	2	14	2	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	1	17	4	16	ns
tplh	Propagation Delay Time Low to High Level Output		Enable	Any Q	6	26	6	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	1	23	7	23	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	3	18.5	6	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	20.5	5	20	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	13.5	2	10	ns
tPLZ	Output Disable Time from Low Level Output		Output Control	Any Q	2	18	2	12	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


373

Output Control	Enable G	D	Output Q
L	н	н	н
L	н	L	L
L	L	x	Qo
Н	X	X	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

Q₀ = Previous Condition of Q



DM54ALS374/DM74ALS374 Octal TRI-STATE® D-Type Edge-Triggered Flip-Flop

General Description

Connection Diagram

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the ALS374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS TTL counterpart
- Improved AC performance over LS374 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly



TL/F/6113-1

Order Number DM54ALS374J, DM74ALS374WM, DM74ALS374N or DM74ALS374SJ See NS Package Number J20A, M20B, M20D or N20A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	57.0°C/W
M Package	76.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		D	M54ALS3	74	D	74	Units	
Symbol			Min	Nom	Max	Min	Nom	Мах	Units
V _{CC}			4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltag	e	2			2			V
VIL	Low Level Input Voltag	ə			0.7			0.8	V
Юн	High Level Output Curr	ənt			-1			-2.6	mA
IOL	Low Level Output Curre	ent			12			24	mA
f CLOCK	Clock Frequency		0		30	0		35	MHz
tw	Width of Clock Pulse	High	16.5			14			ns
		Low	16.5			14			ns
t _{SU}	Data Setup Time		10↑	[10↑			ns
tн	Data Hold Time		4↑			0↑			ns
T _A	Free Air Operating Terr	perature	-55		125	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range	. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
---	--

Symbol	Parameter	Condit	tions	Min	Тур	Max	Unite
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18$	3 mA			-1.5	٧
VOH	High Level Output	$V_{CC} = 4.5V$	I _{OH} = Max	2.4	3.2		٧
	Voltage	$I_{OH} = -400 \ \mu A$ $V_{CC} = 4.5V \ to 5.5V$	54/74ALS	V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
կ	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5 V, V_{IH} = 2.7 V$				20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
10	Output Drive Current	$V_{CC} = 5.5V$ 54/74ALS $V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.7$	7V			20	μA
I _{OZL}	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_O = 0.4V$				-20	μA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		11	19	mA
		Outputs Open	Outputs Low		19	28	mA
			Outputs Disabled	1	20	31	mA

Symbol	Parameter	Conditions	From	То	DM54A	LS374	DM744	ALS374	Units
	i urumotor	Conditions	11011		Min	Max	Min	Max	Onito
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			30		35		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	14	3	12	ns
tPHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	5	17	5	16	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	5	18	5	17	ns
tpzl	Output Enable Time to Low Level Output		Output Control	Any Q	6	21	7	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	11	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	19	з	18	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


Output Control	Clock	D	Output Q
L	↑	н	н
L	1	L	Ļ
L	L	x	Qo
н	x	X	Z

L = Low State, H = High State, X = Don't Care

1 = Positive Edge Transition

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q




General Description

These octal TRI-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The output TRI-STATE gating control is organized into two separate groups of four buffers on the ALS467A and ALS468A, and one common gating control for all eight buffers on the ALS465A and ALS466A. All control inputs are active low enabling. The buffers on the ALS465A and ALS467A are non-inverting and the buffers on the ALS466A and ALS468A are inverting. The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.

Features

- Advanced low power oxide-isolated ion-implanted Schottky TTL process
- Functional and pin compatible with the DM54/74LS counterpart and the DM71/81LS95, 96, 97, 98
- Improved switching performance with less power dissipation compared with the DM54/74LS counterpart
- \blacksquare Switching response specified into 500 Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading

Connection Diagrams



Supply Voltage, V _{CC}	7V
Input Voltage	7V
Output Voltage (Disabled)	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	60.5°C/W 79.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			- 15	mA
I _{OL}	Low Level Output Current			24	mA
TA	Operating Free Air Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise specified)

Symbol	Parameter	Condit	Min	Тур	Мах	Units	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18$			-1.5	V	
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	$V_{CC} - 2$			v
	Voltage	$V_{\rm CC} = 4.5 V$	$I_{OH} = -3 \text{ mA}$	2.4			v
		I _{OH} = Max	2			v	
V _{OL}	Low Level Output	I _{OL} = Max			0.35	0.5	v
η	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_I = 7V$			0.1	mA	
Чн	High Level Input Current	$V_{CC} = 5.5V, V_{I} = 2.7$			20	μΑ	
l <u>iL</u>	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4$	4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
lozh	High Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.7$	7V			20	μΑ
lozl	Low Level TRI-STATE Output Current	$V_{CC} = 5.5 V, V_{O} = 0.4$	4V			20	μA

Symbol	Parameter	Conditions	Min	Ту
lcc	Supply Current	$V_{CC} = 5.5V$, ALS465A		
		Outputs High		1
		Outputs Low		1
		Outputs TRI-STATE		2
		$V_{CC} = 5.5V, ALS466A$		
		Outputs High]	
		Outputs Low		1
		Outputs TRI-STATE		1
	• · · · · · · · · · · · · · · · · · · ·	$V_{CC} = 5.5V, ALS467A$		
		Outputs High		1
	f	Outputs Low		1

'ALS465A and 'ALS467A Switching Characteristics over recommended operating free air temperature range (Note 1)

Outputs TRI-STATE

Outputs TRI-STATE

Outputs Low

 $V_{CC} = 5.5V$, ALS468A **Outputs High**

Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
tPLH	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$	A	Y	2	13	ns
t _{PHL}		· ^		4	12	ns
t _{PZH}	$R1 = 500\Omega,$ $R2 = 500\Omega,$	G	Any Y	4	23	ns
t _{PZL}	$T_A = Min \text{ to Max}$	G	,, i	5	25	ns
t _{PHZ}		G	Any Y	2	10	ns
t _{PLZ}		u	, ing i	3	18	ns

Max

16

28

33

10

24

27

16

28

33

10

24

27

23

7

16

19

Units

mΑ

mΑ

mΑ


mΑ

'ALS466A and 'ALS468A Switching Characteristics

over recommended operating free air temperature range (Note 1)

Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50 \text{ pF},$ $R1 = 500\Omega,$ $R2 = 500\Omega,$ $T_A = \text{Min to Max}$	A	V	3	12	ns
t _{PHL}			•	2	9	ns
t _{PZH}		Ğ	Any Y	4	16	ns
t _{PZL}		U		7	23	ns
t _{PHZ}		ធ	Any Y	2	10	ns
tPLZ				2	17	ns

Note 1: See Section 1 for test waveforms and output loads.




National Semiconductor DM54/74ALS518/519/520/521/522 8-Bit Comparator

General Description

These comparators perform an "equal to" comparison of two eight-bit words with provision for expansion or external enabling. The matching of the two 8-bit input plus a logic LOW on the EN input produces the output A = B on the ALS518 and 519 and the output $\overline{A = B}$ on the ALS520, 521 and 522. The ALS520 and 521 have totem pole outputs, while the ALS518, 519 and 522 have open collector outputs for wire AND cascading. Additionally, the ALS518, 520 and 522 are provided with B input pull up termination resistors for analog or switch data.

Connection Diagrams


Dual-In-Line Package



TL/F/6114-1

Order Number DM74ALS518WM, DM74ALS519WM, DM74ALS518N or DM74ALS519N See NS Package Number M20B or N20A

Dual-In-Line Package



TL/F/6114-2 Order Number DM74ALS520WM, DM74ALS521WM, DM74ALS522WM, DM74ALS520N, DM54ALS521J, DM74ALS521N or DM74ALS522N See NS Package Number J20A, M20B or N20A

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS family counterpart
- Improved output transient handling capability

Function Tables

AL	.S5	18,	519	
----	-----	-----	-----	--

	Inputs			
EN Data		$\mathbf{A} = \mathbf{B}$		
. L	A = B	Н		
L	A ≠ B	L		
н	X	L		

H = High Logic Level; L = Low Logic Level; X = Don't Care

ALS520, 521, 522

	Inputs		
ĒN	Data	$\overline{\mathbf{A}} = \mathbf{B}$	
L	A = B	L	
L	A ≠ B	н	
н	X	н	

H = High Logic Level; L = Low Logic Level; X = Don't Care

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM54ALS DM74ALS	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} Ν Package Μ Package	62.0°C/W 82.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

C/W

Recommended Operating Conditions

Symbol	Parameter	DM54ALS 521		518,	Units			
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage			0.7			0.8	v
V _{OH}	High Level Output Voltage (ALS518, 519, 522)			5.5			5.5	v
I _{OH}	High Level Output Current (ALS520, 521)			-1			-2.6	mA
lol	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Co	nditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18$	3 mA			- 1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = -400 \ \mu\text{A}$	ALS520, 521	V _{CC} – 2			v
		$V_{CC} = 4.5V$ $I_{OH} = Max$		2.4	3.2		v
юн	High Level Output Current	$V_{CC} = 5.5V$ $V_{OH} = 5.5V$	ALS518, 519, 522			0.1	mA
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$	54/74ALS $I_{OL} = 12 \text{ mA}$		0.25	0.4	v
		·	74ALS I _{OL} = 24 mA		0.35	0.5	v
li	Max High Input Current	$V_{\rm CC} = 5.5 V$	V _{IH} = 5.5V B Input ALS518, 520, 522			0.1	mA
			V _{IH} = 7V, All Others				
lін	High Level Input	$V_{CC} = 5.5V,$	All Others			20	μΑ
	Current	V _{IH} = 2.7V	B Input ALS518, 520, 522			-200	μη
կլ	Low Level Input	$V_{\rm CC} = 5.5 V_{\rm r}$	B Input ALS518, 520, 522			0.6	mA
	Current	$V_{IL} = 0.4V$	All Others			-0.1	mA
1 ₀	Output Drive Current	$V_{\rm CC} = 5.5 V$	V _O = 2.25V ALS520, 521	-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	ALS518, 519, 522		11	17	mA
		(Note 1)	ALS520, 521		12	19	mA

518•519•520•521•522

Symbol	Parameter	Conditions	From Input		DM74ALS 518, 519		Units
			mput		Min	Max]
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$ $R_L = 680\Omega$	A or B Data	A = B	15	33	ns
^t PHL	Propagation Delay Time High to Low Level Output		A or B Data	A = B	3	15	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		EN	A = B	15	33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		EN	A = B	3	15	ns


Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From Input	To Output	DM54ALS 521		DM74ALS 520, 521		Units
			mput		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$ $R_L = 500\Omega$	A or B Data	A = B	3	18	3	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A or B Data	A = B	5	25	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		EN	$\overline{A} = B$	3	15	2	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		ĒN	$\overline{A} = \overline{B}$	5	25	5	22	ns

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From Input	To Output	DM74ALS 522		Units
			mpar	Quipur	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$ $R_L = 680\Omega$	A or B Data	$\overline{A} = \overline{B}$	10	25	ns
^t PHL	Propagation Delay Time High to Low Level Output		A or B Data	$\overline{A} = \overline{B}$	5	23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		EN	$\overline{A} = \overline{B}$	8	25	ns
^t PHL	Propagation Delay Time High to Low Level Output		ĒN	$\overline{A} = B$	8	23	ns

Note 1: See Section 1 for test waveforms and output load.



DM74ALS533 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

533

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the ALS533 are transparent D-type latches. While the enable (G) is high the Q outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly



Connection Diagram

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	57.0°C/W 76.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
I _{OL}	Low Level Output Current			24	mA
tw	Width of Enable Pulse, High or Low	15			ns
tsu	Data Setup Time	15↓			ns
t _H	Data Hold Time	7↓			ns
TA	Free Air Operating Temperature	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.5	V
VOH	High Level Output	$V_{CC} = 4.5V$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.3		v
	Voltage	$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	I _{OH} = -400 μA	V _{CC} – 2			V
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	v
	Voltage		I _{OL} = 24 mA		0.35	0.5	v
ł,	Input Current @ Max. Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm H} = 7^{\circ}$			0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2$			20	μA	
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.$	4V			-0.1	mA
l0	Output Drive Current	$V_{CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V$ $V_O = 2.7V$				20	μΑ
l _{OZL}	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V$ $V_O = 0.4V$				-20	μA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		10	17	mA
		Outputs Open	Outputs Low		17	26	mA
			Outputs Disabled		18.5	28	mA

Symbol	Parameter	Conditions	From	То	Min	Max	Unite
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	Data	Any Q	4	19	ns
трні	Propagation Delay Time High to Low Level Output		Data	Any Q	4	13	ns
^t PLH	Propagation Delay Time Low to High Level Output		Enable	Any Q	5	23	ns
^t ₽HL	Propagation Delay Time High to Low Level Output		Enable	Any Q	4	18	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	4	17	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	16	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


Output Control	Enable G	D	Output Q
L	н	Н	L
L	н	L	н
L ^{er}	L	х	
н	X	X	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

2-170



DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

534


These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the ALS534 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly



Connection Diagram

Supply Voltage	7 V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	57.0°C 76.0°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{IH}	High Level Input Voltage		2			v
V _{IL}	Low Level Input Voltage				0.8	v
lон	High Level Output Current				-2.6	mA
lol	Low Level Output Current				24	mA
fclock	Clock Frequency		0		35	MHz
t _W	Width of Clock Pulse	High	14			ns
		Low	14			ns
t _{SU}	Data Setup Time		10↑			ns
t _H	Data Hold Time		0↑			ns
TA	Free Air Operating Temperature		0		70	°C

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5 V, I_I = -18 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$	I _{OH} = Max	2.4	3.2		V
		$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = -400 \ \mu\text{A}$		$V_{CC} - 2$			v
VOL	Low Level Output	$V_{CC} = 4.5V$	l _{OL} = 12 mA		0.25	0.4	V
	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
lı -	input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
ųн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current V _{CC} =	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$	All Others			-0.2	mA
			CLK, OC			-0.1	
lo	Output Drive Current	$V_{\rm CC} = 5.5 V$	$V_{O} = 2.25V$	-30		-112	mA

534

Electrical Characteristics (Continued) over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
lozн	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V$ $V_O = 2.7V$				20	μA
lozl	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V$ $V_O = 0.4V$				-20	μA
I _{CC} Supply	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		11	19	mA
		Outputs Open	Outputs Low		19	28	mA
			Outputs Disabled		20	31	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	То	Min	Max	Units
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			35		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clock	Any Q	3	12	ns
^t PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	5	16	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	5	17	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	7	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	14	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


Output Control	Clock	D	Output Q
L	1	н	L
L	↑	L	н
L	. L	х	\overline{Q}_0
Н	X	х	Z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}



2-175

DM74ALS540A Octal Inverting Buffer and Line Driver with TRI-STATE® Outputs

General Description

Connection Diagram

This octal buffer and line driver is designed to have the performance of the 'ALS240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout. The TRI-STATE control gate is a 2-input NOR such that if either $\overline{G}1$ or $\overline{G}2$ is high, all eight outputs are in the high impedance state.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Data flow-thru pinout (All inputs on opposite side from outputs)
- P-N-P inputs reduce DC loading

17 Ĩ 16 115 20 19 18 14 l 13 12 2 3 9 110 4 5 Ιe 8 Ğ١ A1 A2 A3 A6 GND A4 A5 Δ7 84 TI /F/9170-1 Order Number DM74ALS540AWM or DM74ALS540AN See NS Package Number M20B or N20A

Function Table

	Inputs		Output
G1	G2	Α	Y
н	X	х	Hi-Z
X	Н	х	Hi-Z
L	L	L	н
L	L	н	L

H = High Logic Level, L = Low Logic Level

X = Don't Care (Either High or Low Logic Level)

Hi-Z = High Impedance (Off) State

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to a Disabled TRI-STATE Output	5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.5°C/W 77.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.7	v
I _{OH}	High Level Output Current			- 15	mA
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				- 1.5	v
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2			
	Voltage	V _{CC} = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		v
			I _{OH} = Max	2			
V _{OL}	Low Level Output	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4	mA
Voltage	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 7V$				100	μΑ
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μA
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				- 100	μA
lozh	High Level TRI-STATE Output Current	$V_{CC} = Max, V_O = 2.7$	$V_{CC} = Max, V_O = 2.7V$			20	μΑ
l _{OZL}	Low Level TRI-STATE Output Current	$V_{CC} = Max, V_O = 0.4V$				-20	μΑ
lo	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
lcc	Supply Current	V _{CC} = Max	Outputs High		5	10	
			Outputs Low		13	22	mA
			Outputs Disabled		11	19	

Symbol	Parameter	Conditions	From (Input) To (Output)	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega,$	A or B to Y	2	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF (Note 1)	A or B to Y	2	9	ns
tpzH	Output Enable Time to High Level Output		G to Y	5	15	ns
^t PZL	Output Enable Time to Low Level Output		G to Y	8	20	ns
t _{PHZ}	Output Disable Time from High Level Output		G to Y	1	10	ns
tplz	Output DisableTime from Low Level Output		G to Y	2	12	ns

Note 1: See Section 1 for output load and test waveforms.

540A

2-178

DM74ALS541 Octal Buffer and Line Driver with TRI-STATE® Outputs


General Description

This octal buffer and line driver is designed to have the performance of the 'ALS240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances circuit board layout. The TRI-STATE control gate is a 2-input NOR such that if either G1 or G2 is high, all eight outputs are in the high impedance state.

Features

- Advanced oxide-isolated ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Data flow-thru pinout (all inputs on opposite side from outputs)
- P-N-P Inputs reduce DC loading

Connection Diagram



Order Number DM74ALS541WM or DM74ALS541N See NS Package Number M20B or N20A

Function Table

	Input		Output
G1	G2	Α	Y
н	x	X	Hi-Z
X	н	Х	Hi-Z
L	L	L	L
L	L	Н	н

Supply Voltage	- 7V
Input Voltage: Control Inputs	7V
Voltage Applied to a Disabled TRI-STATE Output	5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.5°C/W 77.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Oymbol		Min	Nom	Max	onits
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			- 15	mA
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = Min$, $I_{I} = -18 \text{ mA}$				-1.2	v
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2			
	Voltage	V _{CC} = Min	l _{OH} = −3 mA	2.4	3.2		v
			I _{OH} = Max	2			
VOL	Low Level Output	V _{CC} = Min	l _{OL} = 12 mA		0.25	0.4	mA
	Voltage		l _{OL} = 24 mA		0.35	0.5	11//
iı	Input Current at Max Input Voltage	$V_{CC} = Max, V_I = 7V$			100	μA	
l _{IH}	High Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 2.7$			20	μA	
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				- 100	μΑ
Іогн	High Level TRI-STATE Output Current	$V_{CC} = Max, V_O = 2.7V$				20	μΑ
lozl	Low Level TRI-STATE Output Current	$V_{CC} = Max, V_O = 0.4V$				-20	μΑ
ю	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
lcc	Supply Current	V _{CC} = Max	Outputs High		6	14	
			Outputs Low		15	25	mA
			Outputs Disabled		13.5	22	1

Symbol	Parameter	Conditions	From (Input)	DM74/	ALS541	Units
Symbol	Farameter	Conditions	To (Output)	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega,$	A to Y	4	14	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF (Note 1)	A to Y	2	10	ns
^t PZH	Output Enable Time to High Level Output		G to Y	5	15	ns
t _{PZL}	Output Enable Time to Low Level Output		G to Y	8	20	ns
^t PHZ	Output Disable Time from High Level Output		G to Y	1	10	ns
t _{PLZ}	Output DisableTime from Low Level Output		G to Y	2	12	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS563A Octal D-Type Transparent Latch with TRI-STATE® Output

General Description

Connection Diagram

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight inverting latches of the ALS563A are transparent D-type latches. While the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly



Order Number DM74ALS563AWM or DM74ALS563AN See NS Package Number M20B or N20A

Function Table

Output Control	Enable G	D	Output Q
L	н	Н	L
L L	н	L	н
L	L	х	\overline{Q}_0
н	x	х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

Supply Voltage	- 7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	56.0°C/W 75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Falametei	Min	Nom	Max	onits
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-2.6	mA
IOL	Low Level Output Current			24	mA
tw	Width of Enable Pulse, High or Low	15		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	ns
t _{SU}	Data Setup Time	10↓			ns
t _н	Data Hold Time	10↓			ns
TA	Free Air Operating Temperature	0		70	°C

The (${\color{black} \downarrow}$) arrow indicates the negative edge of the enable is used for reference.


Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condition	15	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL}$ Max	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \ \mu A$	$V_{CC} - 2$			V
VOL	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
	Voltage	$V_{IH} = 2V$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
lj	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IJН	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
ЦL	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 2.7V$				20	μA
I _{OZL}	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 0.4V$				-20	μA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		10	17	mA
		Outputs Open	Outputs Low		16	26	mA
			Outputs Disabled		17	29	mA

Symbol	Parameter	Conditions	From	То	DM74A	LS563A	Units
oyinibor	T arameter	Conditiona			Min	Max	U
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	3	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	CL = 50 pF	Data	Any Q	3	14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	8	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	8	21	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
^t PHZ	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	3	15	ns

Note 1: See Section 1 for test waveforms and output load.



DM74ALS564A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the ALS564A are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic


levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly







Function Table

Output Control	Clock	D	Output Q
L	↑	Н	L
L	↑	L	н
L	L	X	\overline{Q}_0
н	X	Х	Z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 $\overline{Q}_0 =$ Previous Condition of \overline{Q}

v -
7V
7V
5.5V
0°C to +70°C
-65°C to +150°C
56.0°C/W 75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage		2			v
V _{IL}	Low Level Input Voltage				0.8	v
ЮН	High Level Output Current				-2.6	mA
lol	Low Level Output Current				24	mA
fclock	Clock Frequency		0		30	MHz
tw	Width of Clock Pulse	High	14			ns
		Low	14			ns
t _{SU}	Data Setup Time		15↑			ns
tн	Data Hold Time		0↑			ns
TA	Free Air Operating Tempe	rature	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Condit	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, _{\rm I} = -18$	3 mA			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -400 \ \mu A$	$V_{CC} - 2$			V
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	v
	Voltage	V _{IH} == 2V	I _{OL} = 24 mA		0.35	0.5	v
ų	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
lo	Output Drive Current	$V_{CC} = 5.5 V, V_O = 2.5$	25V	-30		-112	mA
^I оzн	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 2.7V$	/			20	μΑ
IOZL	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 0.4V$	V			-20	μA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		10	18	mA
		Outputs Open	Outputs Low		15	24	mA
			Outputs Disabled		16	30	mA

564A

Symbol	Parameter	Conditions	From	То	Min	Max	Units
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			30		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	4	14	ns
^t PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	14	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
^t PHZ	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	3	15	ns

Note 1: See Section 1 for test waveforms and output load.



DM74ALS573B Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

Connection Diagram

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the ALS573B are transparent D-type latches. While the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with LS373
- Improved AC performance over LS373 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly



Order Number DM74ALS573BWM, DM74ALS573BN or DM74ALS573BSJ See NS Package Number M20B, M20D or N20A

Function Table

Output Control	Enable G	D	Output Q
L	Н	Н	н
L	н	L	L
L	L	X	Q ₀
н	Х	Х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q

573B

7V
7V
5.5V
0°C to +70°C
-65°C to +150°C
56.0°C/W 75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			-2.6	mA
I _{OL}	Low Level Output Current			24	mA
tw	Width of Enable Pulse, High	10			ns
t _{SU}	Data Setup Time	10↓			ns
t _H	Data Hold Time	7↓			ns
TA	Free Air Operating Temperature	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condi	Conditions		Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -400 \ \mu A$	V _{CC} – 2			v
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage	$V_{IH} = 2V$	I _{OL} = 24 mA		0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.1	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{ H} = 2V$ $V_{O} = 2.7V$				20	μΑ
lozl	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 0.4V$				-20	μΑ
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		10	17	mA
		Outputs Open	Outputs Low		15	24	mA
			Outputs Disabled		15.5	27	mA

573B

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	2	14	ns
^t PHL	Propagation Delay Time High to Low Level Output	С _L = 50 рF	Data	Any Q	2	14	ns
^t рLH	Propagation Delay Time Low to High Level Output		Enable	Any Q	8	20	ns
^t PHL	Propagation Delay Time High to Low Level Output		Enable	Any Q	8	19	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
^t рнz	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	15	ns

Note 1: See Section 1 for test waveforms and output load.



2-193

DM54ALS574A/DM74ALS574A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

574A

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the ALS574A are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with LS374
- Improved AC performance over LS374 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly



TL/F/6110-1



Function Table

	Output Control	Clock	D	Output Q
1	L	↑ (н	н
	L	1	L	L
ĺ	L	L	х	Q ₀
	н	х	х	z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

Q₀ = Previous Condition of Q

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{1A}	
N Package	56.0°C/W
M Package	75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramo	otor	DN	154ALS57	4A	D	4A	Units	
Symbol	Farameter		Min	Nom	Max	Min	Nom		Max
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage	e			0.7			0.8	V
Юн	High Level Output Curr	ent			-1			-2.6	mA
IOL	Low Level Output Curre	ent			12			24	mA
fclock	Clock Frequency		0		28	0		35	MHz
tw	Width of Clock Pulse	High	16.5			14			ns
		Low	16.5			14			ns
tsu	Data Setup Time		15↑			15↑			ns
t _H	Data Hold Time		4↑			0↑			ns
TA	Free Air Operating Terr	perature	-55		125	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.


Electrical Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	$I_{OH} = -400 \mu A$	V _{CC} – 2			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
ų	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
10	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.$	25V	-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$				20	μΑ
lozl	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 0.4V$				-20	μA
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		11	18	mA
		Outputs Open	Outputs Low		17	27	mA
			Outputs Disabled		17	28	mA



Symbol	Parameter	Conditions	From	То	DM54A	LS574A	DM74A	LS574A	Units
		Conditionio			Min	Max	Min	Max	
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			28		35		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_L = 500\Omega$ $C_L = 50 pF$	Clock	Any Q	4	22	4	14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	17	4	14	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	4	21	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	26	4	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	16	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	25	2	12	ns

Note 1: See Section 1 for test waveforms and output load.



574A

DM54ALS576A/DM74ALS576A Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the ALS576A are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features .

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly

TL/F/6228-1





Order Number DM54ALS576AJ, DM74ALS576AWM or DM74ALS576AN See NS Package Number J20A, M20B or N20A

Function Table

Output Control	Clock	D	Output Q
L	↑	Η	L
L	↑	L	н
L	L	х	\overline{Q}_0
н	Х	Х	Z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 $\overline{Q}_0 =$ Previous Condition of \overline{Q}

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	56.0°C/W
M Package	75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		DN	154ALS57	6A	DM74ALS576A			Units
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}			4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltag	e			0.7			0.8	V
юн	High Level Output Curr	ent			-1			-2.6	mA
IOL	Low Level Output Curre	ent			12			24	mA
f CLOCK	Clock Frequency		0		25	0		30	MHz
tw	Width of Clock Pulse	High	20			16.5			ns
		Low	20			16.5			ns
t _{SU}	Data Setup Time		15↑			15↑			ns
t _H	Data Hold Time		4↑			0↑			ns
TA	Free Air Operating Ten	perature	-55		125	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.


Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	3 mA			1.2	V
V _{OH}	High Level Output $V_{CC} = 4.5^{\circ}$ Voltage $V_{IL} = V_{IL}$		I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -400 \mu A$	V _{CC} – 2			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
			74ALS I _{OL} = 24 mA		0.35	0.5	v
łį	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Ļн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
l _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.2	mA
10	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.$	25V	-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V_{O} = 2.7V$	V			20	μΑ
IOZL	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V_{O} = 0.4V$	V			-20	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		10	18	mA
		Outputs Open	Outputs Low		15	24	mA
			Outputs Disabled		16	30	mA

576A Switching Characteristics over recommended operating free air temperature range (Note 1). DM74ALS576A DM54ALS576A Symbol Conditions From То Units Parameter Min Max Min Max Maximum Clock Frequency $V_{CC}=4.5V$ to 5.5V25 30 MHz f_{MAX} $R_L = 500\Omega$ t_{PLH} **Propagation Delay Time** Clock Any Q 4 15 14 4 ns $C_L = 50 \, pF$ Low to High Level Output tPHL **Propagation Delay Time** Clock Any Q 4 15 4 14 ns High to Low Level Output **Output Enable Time** AnyQ t_{PZH} Output 4 4 21 18 ns to High Level Output Control Any Q **t**PZL **Output Enable Time** Output 4 21 4 18 ns to Low Level Output Control Any Q **Output Disable Time** Output tPHZ 2 12 2 10 ns from High Level Output Control **Output Disable Time** Output Any Q t_{PLZ} 2 17 3 15 ns from Low Level Output Control

Note 1: See Section 1 for test waveforms and output load.



2

DM74ALS580A Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the ALS580A are transparent D-type latches. While the enable (G) is high the Q outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic


levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly

Connection Diagram



Order Number DM74ALS580AWM or DM74ALS580AN See NS Package Number M20B or N20A

Function Table

Output Control	Enable G	D	Output Q
L	н	Н	L
L	н	L	н
L	L	х	\overline{Q}_0
н	х	Х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 $\overline{Q}_0 = Previous Condition of \overline{Q}$

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	56.0°C/W
M Package	75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Nom	Max	01113
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	· V
ЮН	High Level Output Current			-2.6	mA
lol	Low Level Output Current			. 24	mA
tw	Width of Enable Pulse, High or Low	15			ns
tsu	Data Setup Time	10↓			ns
tн	Data Hold Time	10↓			ns
TA	Free Air Operating Temperature	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -10$	8 mA			-1.2	v
V _{OH} High Level Output Voltage				2.4	3.2		v
		$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -400 \ \mu A$	V _{CC} – 2			v
VOL	Low Level Output	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	v
	Voltage	V _{IH} = 2V	$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
h	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.5 V_{\rm CC}$	25V	-30		-112	mA
lozh	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V_{O} = 2.7V$	V			20	μΑ
I _{OZL}	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 0.4V$	V			-20	μΑ
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		10	17	mA
		Outputs Open	Outputs Low		16	26	mA
		Outputs Disabled		17	29	mA	

Symbol	Parameter	Conditions	From	то	DM74A	LS580A	- Units
Symbol			11011	10	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	3	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	3	14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	8	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	. 8	21	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	15	ns

Note 1: See Section 1 for test waveforms and output load.

2-204



DM74ALS620A Octal TRI-STATE® Bus Transceiver

General Description

This advanced low power Schottky device contains 8 pairs of TRI-STATE logic elements configured as an octal bus transceiver. It is designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. Data transmission from the A bus to the B bus or from the B bus to the A bus is selectively controlled by (\overline{GBA} and GAB) the enable inputs. These inputs are also used to disable the devices so that the buses are effectively isolated.


The dual-enable configuration gives the ALS620A the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines will remain at their last logic states.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE outputs on A and B buses
- Local bus-latch capability
- Switching specifications into 500Ω/50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Low output impedance to drive terminated transmission lines to 133Ω

TL/F/6230-1

Connection Diagram



Order Number DM74ALS620AN or DM74ALS620AWM See NS Package Number M20B or N20A

Function Table

Enable	Inputs	Operation		
GΒA	GAB	Operation		
L	L	B Data to A Bus		
н	н	A Data to B Bus		
н	L	Hi-Z		
L	н	B Data to A Bus		
		A Data to B Bus		

H = High Logic Level, L = Low Logic Level

Hi-Z = High Impedance

Supply Voltage	77
Input Voltage Enable Inputs I/O Ports	7V 5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	53.0°C/W 72.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Cymbol		Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
IOH	High Level Output Current			15	mA
IOL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	DM	74ALS620/	4ALS620A		
Symbol	Parameter Conditions		anons	Min	Тур Мах		Units	
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 45 V, I_{\rm IN}$	= -18 mA			-1.5	V	
V _{OH}	High Level Output	$V_{\rm CC} = 4.5 V, I_{\rm O}$	_H = -3mA	2.4	3.2		V	
	Voltage	$V_{\rm CC} = 4.5 V, I_{\rm O}$	_H = Max	2			V	
		$I_{OH} = -0.4 \text{ mA},$ $V_{OL} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v	
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5 V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v	
	Voltage		I _{OL} = 24 mA		0.35	0.5	V	
l,	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$ ($V_{IN} = 5.5V$ for A or B Ports)				0.1	mA	
lн	High Level Input Current	$V_{CC} = 5.5V,$ $V_{IN} = 2.7V$ (Note 1)				20	μΑ	
lı_	Low Level Input Current	$V_{CC} = 5.5V,$ $V_{IN} = 0.4V$ (Note 1)				-0.1	mA	
lo	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-30		-112	mA	
сс	Supply Current	$V_{CC} = 5.5V$	Output High		11.3	34	mA	
			Output Low		23	44	mA	
			TRI-STATE		16.5	47	mA	

Note 1: For I/O ports, the parameters I_{IH} and I_{IL} include the off-state current (I_{OZH} , I_{OZL}).

Symbol	Parameter	Circuit	DM74A	LS620A	Units
Symbol	Falameter	Configuration	Min	Max	
^t PLH	Propagation Delay Time, Low to High Level Output]	1	10	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output		1	10	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output		1	10	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output		1	10	ns
t _{PZL}	Output Enable Time to Low Level Output		5	25	ns
t _{PZH}	Output Enable Time to High Level Output	GBA T	3	17	ns
t _{PLZ}	Output Disable Time from Low Level Output		3	18	ns
t _{PHZ}	Output Disable Time from High Level Output		1	12	ns
t _{PZL}	Output Enable Time to Low Level Output	1N_0>	5	25	ns
t _{PZH}	Output Enable Time to High Level Output	GAB	3	18	ns
t _{PLZ}	Output Disable Time from Low Level Output		3	18	ns
tPHZ	Output Disable Time from High Level Output	- 8	1	12	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: Switching characteristic conditions are V_{CC} = 4.5V to 5.5V, R₁ = R₂ = 500 Ω , C_L = 50 pF.

DM74ALS640A Inverting Octal Bus Transceiver

General Description

This inverting octal bus transceiver is designed for asynchronous two-way communication between data busses. This device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G) can be used to disable the device so the busses are effectively isolated.


Connection and Logic Diagrams




- Advanced Oxide-isolated Ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range

TL/F/8640~1

- Switching performance specified at 50 pF
- PNP input design reduces input loading



Order Number DM74ALS640AWM or DM74ALS640AN See NS Package Number M20B or N20A



TL/F/8640-2

Function Table

Control Inputs		Operation
G	DIR	
L	L	B Data to A Bus
L	Н	A Data to B Bus
н	x	Isolation

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage; Control Inputs	7V
I/O ports	5.5V
Operating Free Air Temperature Range	
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical 0JA	
N Package	53.0°C/W
M Package	72.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Тур	Max	01113
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V.
VIL	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-15	mA
I _{OL}	Low Level Output Current	ł.		24	mA
T _A	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics Over Recommended Free Air Temperature Range

Symbol	Parameter	Test	Conditions	DM74ALS640A			Units
Symbol	raiameter			Min	Тур	Max	Units
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_I = -1$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5$ to 5.5V	l _{OH} ≕ −0.4 mA	V _{CC} – 2			
		V _{CC} = Min	l _{OH} = - 3 mA	2.4	2.9		¹ V
			I _{OH} = Max	2			
VOL	Low Level Output Voltage	V _{CC} = Min	$I_{OL} = 12 \text{mA}$		0.25	0.4	v
			I _{OL} = 24 mA		0.35	0.5	
h	Input Current at	V _{CC} = Max.	I/O Ports, $V_I = 5.5V$			100	μΑ
	Maximum Input Voltage		Control Inputs, VI = 7V			100	μΑ
IIH	High Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 2.$	7V (Note 2)			20	μΑ
l _{IL}	Low Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 0.$	4V (Note 2)			100	μA
lo	Output Drive Current	$V_{CC} = Max, V_O = 2$	2.25V	-30		-112	mA
Icc	Supply Current	V _{CC} = Max	Outputs High		19	45	
			Outputs Low		23	55	mA
	· ·		Outputs Disabled		17	50	

Note 2: For I/O ports, I_{IH} and I_{IL} parameters include the TRI-STATE output current (I_{OZL} and I_{OZH}).

Symbol	Parameter	From (Input)	To (Output)	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	A or B	B or A	$V_{CC} = 4.5 \text{ to } 5.5 \text{V},$ $C_L = 50 \text{ pF},$ $R1 = R2 = 500\Omega$ (Note 1)	1	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B	B or A		1	10	ns
t _{PZH}	Output Enable Time to High Level Output	G	A or B		4	21	ns
t _{PZL}	Output Enable Time to Low Level Output	G	A or B		5	24	ns
tpHZ	Output Disable Time from High Level Output	ធ	A or B		1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output	G	A or B		3	15	ns

Note 1: See Section 1 for test waveforms and output load.

2-211

640A


DM74ALS645A Octal Bus Transceivers

General Description

These octal bus transceivers are designed for asynchronous two-way communication between data busses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G) can be used to disable the device so the busses are effectively isolated.

Features

- Advanced Oxide-isolated Ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Switching performance specified at 50 pF
- PNP input design reduces input loading



Low = Low Logic Level

High = High Logic Level

X = Either Low or High Logic Level

645A

Absolute Maximum Ratings (Note)

Suppiy Voltage	7V
Input Voltage; Control Inputs I/O ports	7V 5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	53.0°C/W
M Package	72.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Sumbol	Deremeter		Units		
Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
l _{OH}	High Level Output Current			-15	mA
IOL	Low Level Output Current			24	mA
TA	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics Over Recommended Free Air Temperature Range

0	Parameter	Test	0	DM7	4ALS64	5A	Unite
Symbol	bol Parameter Test Conditions		Min	Тур	Max	Units	
VIC	Input Clamp Voltage	$V_{\rm CC} = Min$, $I_1 = -1$	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.5	v
VOH	High Level Output Voltage	$V_{CC} = 4.5$ to 5.5V	l _{OH} = −0.4 mA	$V_{CC} - 2$			
		V _{CC} = Max	I _{OH} = - 3 mA	2.4	3.2		v
			I _{OH} = Max	2			
VOL	Low Level Output Voltage	V _{CC} = Min	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
			$I_{OL} = 24 \text{ mA}$		0.35	0.5	
h	Input Current at	V _{CC} = Max	I/O Ports, $V_I = 5.5V$			100	μA
	Maximum Input Voltage	laximum Input Voltage				100	
l _{IH}	High Level Input Current	$V_{\rm CC} = Max, V_1 = 2.$	7V (Note 2)			20	μA
ήL	Low Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 0.$	4V (Note 2)			- 100	μA
ю	Output Drive Current	$V_{CC} = Max, V_O = 2$	2.25V	-30		-112	mA
Icc	Supply Current	V _{CC} = Max	Outputs High		30	45	
			Outputs Low		36	55	mA
			Outputs Disabled		38	58	

Note 2: For I/O ports, I_{IH} and I_{IL} parameters include the TRI-STATE® output current (I_{OZL} and I_{OZH}).

Symbol	Parameter	From	То	Conditions	DM74A	LS645A	Units
Symbol	(Input) (Output)	Min	Max	Units			
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B	B or A	$V_{CC} = 4.5 \text{ to } 5.5 \text{V},$ $C_L = 50 \text{ pF},$ $R1 = R2 = 500\Omega$ (Note 1)	3	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B	B or A		3	10	ns
^t PZH	Output Enable Time to High Level Output	G	A or B		5	20	ns
^t PZL	Output Enable Time to Low Level Output	ធ	A or B		5	20	ns
t _{PHZ}	Output Disable Time from High Level Output	G	A or B		2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output	Ğ	A or B		4	15	ns

Note 1: See Section 1 for Test Waveforms and Output Load.

2-214

DM74ALS646 Octal TRI-STATE® Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the ALS646 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.


The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data, and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.


The enable \overline{G} and direction control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable \overline{G} pin is low, the direction pin selects which bus receives data. When the enable G pin is high, both buses become disabled yet their input function is still enabled.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses





Order Number DM74ALS646WM or DM74ALS646N See NS Package Number M24B or N24A

Supply Voltage	7V
Input Voltage Control Inputs I/O Ports	7V 5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	44.5°C/W 80.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Farameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
Іон	High Level Output Current			- 15	mA
IOL	Low Level Output Current			24	mA
fCLK	Clock Frequency	0		40	MHz
tw	Pulse Duration, Clocks Low or High	12.5			ns
tsu	Data Setup Time, A before CAB or B before CBA	10.↑			ns
t _H	Data Hold Time, A after CAB or B after CBA	01			ns
TA	Free Air Operating Temperature	0		70	°C

 \uparrow = With reference to the low to high transition of the respective clock.

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test C	Test Conditions			Max	Units
VIC	Input Clamp Voltage	$V_{CC} = Min, I_i = -18$	mA			-1.2	V
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	I _{OH} = -0.4 mA	$V_{CC} - 2$			
	Voltage	V _{CC} = Min	I _{OH} = -3 mA	2.4	3.2		v
			I _{OH} = Max	2			
VOL	Low Level Output	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4	v
	Voltage	age $I_{OL} = 24 \text{ mA}$			0.35	0.5	v
ų	Input Current at Maximum	V _{CC} = Max	I/O Ports, $V_I = 5.5V$			100	μA
	Input Voltage		Control Inputs, $V_I = 7V$			100	
lін	High Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 2.7$	V (Note 1)			20	μA
կլ	Low Level Input	V _{CC} = Max,	Control Inputs			-200	μΑ
	Current	V _I = 0.4V, (Note 1)	I/O Ports			-200	μ.
10	Output Drive Current	$V_{CC} = Max, V_O = 2.$	25V	-30		-112	mA
lcc	Supply Current	V _{CC} = Max	Outputs High		47	76	
			Outputs Low		55	88	mA
			Outputs Disabled		55	88	

Note 1: For i/O ports the TRI-STATE output currents (IOZH and IOZL) are included in the IIH and IIL parameters.

Symbol	Parameter	Conditions	From (Input)	DM74	ALS646	Units
Symbol	Parameter	Conditions	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$	CBA or CAB to A or B	10	30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min \text{ to } Max$	CBA or CAB to A or B	5	17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	(Note 1)	A or B to B or A	5	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A or B to B or A	3	12	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	12	35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	6	25	ns
^t PHL	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	5	20	ns
t _{PZH}	Output Enable Time to High Level Output		G to A or B	3	17	ns
t _{PZL}	Output Enable Time to Low Level Output		G to A or B	5	20	ns
^t PHZ	Output Disable Time from High Level Output		G to A or B	1	10	ns
^t PLZ	Output Disable Time from Low Level Output		G to A or B	2	16	ns
^t PZH	Output Enable Time to High Level Output		DIR to A or B	6	30	ns
t _{PZL}	Output Enable Time to Low Level Output		DIR to A or B	5	25	ns
^t PHZ	Output Disable Time from High Level Output		DIR to A or B	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		DIR to A or B	2	16	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

646


Function Table

Inputs					Data I/O	(Note 1)	Operation or Function	
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation of Function
Х	х	1	х	х	x	Input	Not Specified	Store A, B Unspecified
Х	х	х	1	X	x	Not Specified	Input	Store B, A Unspecified
н	х	1	1	х	x	Input	Input	Store A and B Data
н	X	H/L	H/L	X	x	Input	Input	Isolation, Hold Storage
L	L	x	X .	x	L	Output	Input	Real-Time B Data to a Bus
L	L	x	H/L	x	н	Output	Input	Stored B Data to a Bus
L	н	X	х	L	X	Input	Output	Real-Time A Data to B Bus
L	Н	H/L	X	н	x	Input	Output	Stored A Data to B Bus

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels including transitions), H/L = Either Low or High Logic Level excluding transitions, \uparrow = Positive going edge of pulse.

Logic Diagram



TL/F/9172-2

DM74ALS648 Octal TRI-STATE[®] Inverting Bus Transceiver

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the ALS648 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data, and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.


The enable \overline{G} and direction control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable \overline{G} pin is low, the direction pin selects which bus receives data. When the enable G pin is high, both buses became disabled yet their input function is still enabled.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses

Connection Diagram



Order Number DM74ALS648WM, N See NS Package Number M24B or N24A

Supply Voltage	7V
Input Voltage Control Inputs I/O Ports	7V 5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	44.5 °C/W 80.5 °C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
Symbol	Falameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	v	
VIH	High Level Input Voltage	2			v	
VIL	Low Level Input Voltage			0.8	· V	
ЮН	High Level Output Current			-15	mA	
IOL	Low Level Output Current			24	mA	
fCLOCK	Clock Frequency	0		40	MHz	
tw	Pulse Duration, Clocks Low or High	12.5			ns	
ts∪	Data Setup Time, A before CAB or B before CBA	10↑			ns	
t _H	Data Hold Time, A after CAB or B after CBA	0↑			ns	
TA	Free Air Operating Temperature Range	0		70	°C	

 \uparrow = With reference to the low to high transition of the respective clock.

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test C	Min	Тур	Max	Units		
VIK	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	v	
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2				
	Voltage	V _{CC} = Min	I _{OH} = -3 mA	2.4	3.2		v	
			I _{OH} = Max	2				
VOL	Low Level Output	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4	v	
	Voltage	ge			0.35	0.5		
ų	Input Current at	nput Current at V _{CC} = Max				100	μΑ	
	Maximum Input Voltage		Control Inputs, $V_I = 7V$			100		
Ιн	High Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 2.7$	V (Note 1)			20	μΑ	
Ι _{ΙL}	Low Level Input	V _{CC} = Max,	Control Inputs			-200		
	Current	V _I = 0.4V (Note 1)	I/O Ports			-200	μΑ	
lo	Output Drive Current	$V_{CC} = Max, V_O = 2.1$	$V_{CC} = Max, V_{O} = 2.25V$			-112	mA	
ICC	Supply Current	V _{CC} = Max	Outputs High		47	76		
			Outputs Low		57	88	mA	
			Outputs Disabled		57	88	1	

Note 1: For I/O ports the TRI-STATE output currents (IOZH and IOZL) are included in the IIH and IIL parameters.

Symbol	Parameter	Conditions	From (Input)	DM74A	Units	
Symbol	Parameter	Conditions	To (Output)	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$	CBA or CAB to A or B	8	33	ns
^t PHL	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min \text{ to } Max$	CBA or CAB to A or B	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	(Note 1)	A or B to B or A	3	17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A or B to B or A	2	10	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B High)(Note 2)		SBA or SAB to A or B	5	39	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B High)(Note 2)		SBA or SAB to A or B	4	22	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B Low)(Note 2)		SBA or SAB to A or B	6	25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B Low)(Note 2)		SBA or SAB to A or B	6	21	ns
^t pzн	Output Enable Time to High Level Output		G to A or B	4	22	ns
t _{PZL}	Output Enable Time to Low Level Output		G to A or B	4	22	ns
t _{PHZ}	Output Disable Time from High Level Output		G to A or B	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		G to A or B	2	15	ns
^t PZH	Output Enable Time to High Level Output		DIR to A or B	4	27	ns
t _{PZL}	Output Enable Time to Low Level Output	·	DIR to A or B	. 3	19	ns
^t PHZ	Output Disable Time from High Level Output		DIR to A or B	· 1	14	ns
t _{PLZ}	Output Disable Time from Low Level Output		DIR to A or B	2	15	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.


Function Table

Inputs				-	Data I/O	(Note 3)	Operation or Function	
Ğ	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	
х	х	1	х	x	x	Input	Not Specified	Store A, B Unspecified
х	х	x	↑	X	x	Not Specified	Input	Store B, A Unspecified
н	X	1	1	x	x	Input	Input	Store A and B Data
н	X	H/L	H/L	x	x	Input	Input	Isolation, Hold Storage
L	L	x	x	X	L	Output	Input	Real-Time B Data to A Bus
L	L	X	H/L	x	н	Output	Input	Stored B Data to A Bus
L	н	x	x	L	x	Input	Output	Real-Time A Data to B Bus
L	н	H/L	х	н	X	Input	Output	Stored A Data to B Bus

Note 3: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels including transitions), H/L = Either Low or High Logic Level excluding transitions, \uparrow = Positive-going edge of pulse.

Logic Diagram



TL/F/9173-2

648

DM74ALS651 Octal TRI-STATE[®] Bus Transceiver and Register

General Description

This device incorporates an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high level logic drive provide this device with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the AS651 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.


The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable (GAB and $\overline{G}BA$) control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Independent registers and enables for A and B buses
- Multiplexed real-time and stored data

Connection Diagram



Order Number DM74ALS651N or DM74ALS651WM See NS Package Number M24B or N24A TL/F/10233-1

Supply Voltage	7V
Input Voltage Control Inputs I/O Ports	7V 5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	44.5°C/W 80.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
	Falameter	Min	Nom	Max	- Child	
V _{CC}	Supply Voltage	4.5	5	5.5	V	
VIH	High Level Input Voltage	2			v	
V _{IL}	Low Level Input Voltage			0.8	v	
I _{OH}	High Level Output Current			- 15	mA	
IOL	Low Level Output Current			24	mA	
f _{CLK}	Clock Frequency	0		40	MHz	
t _W	Pulse Duration, Clocks Low or High	12.5			ns	
tsu	Data Setup Time, A before CAB or B before CBA	10↑			ns	
t _H	Data Hold Time, A after CAB or B after CBA	0↑			ns	
TA	Free Air Operating Temperature	0		70	0°	

 \uparrow = with reference to the low to high transition of the respective clock.

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test C	Min	Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$			1.2	v	
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} – 2			
	Voltage	V _{CC} = Min	I _{OH} = -3 mA	2.4	3.2		v
			I _{OH} = Max	2			
VOL	Low Level Output	V _{CC} = Min	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage		I _{OL} = 24 mA		0.35	0.5	
<u>ել</u>	Input Current at Max	V _{CC} = Max	I/O Ports, $V_I = 5.5V$			100	μA
	Input Voltage		Control Inputs, $V_I = 7V$			100	μη
Ĵн	High Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 2.7$	V, (Note 1)			20	μA
I _{IL}	Low Level Input	Low Level Input V _{CC} = Max,				-200	
	Current	V _I = 0.4V (Note 1)	I/O Ports			-200	μΑ
ю	Output Drive Current	$V_{CC} = Max, V_O = 2.$	25V	-30		112	mA
Icc	Supply Current	V _{CC} = Max	Outputs High		42	68	
			Outputs Low		52	82	mA
			Outputs Disabled		52	82]

Note 1: For I/O ports the TRI-STATE output currents (IOZH and IOZL) are included in the IIH and IIL parameters.

Cumbal	Parameter	Conditions	From (Input)	DM74A	LS651	Units
Symbol	Parameter	Conditions	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$	CBA or CAB to A or B	10	32	ns
^t PHL	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min \text{ to } Max$	CBA or CAB21 to A or B	5	17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	(Note 1)	A or B to B or A	4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	۰	A or B to B or A	2	10	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	8	33	ns
^t PHL	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	7	21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)	1	SBA or SAB to A or B	8	25	ns
tphL	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	7	21	ns
^t PZH	Output Enable Time to High Level Output		GBA to A	5	20	ns
t _{PZL}	Output Enable Time to Low Level Output		GBA to A	5	18	ns
t _{PHZ}	Output Disable Time from High Level Output		GBA to A	2	9	ns
t _{PLZ}	Output Disable Time from Low Level Output		GBA to A	3	12	ns
t _{PZH}	Output Enable Time to High Level Output		GAB to B	5	20	ns
t _{PZL}	Output Enable Time to Low Level Output		GAB to B	7	21	ns
t _{PHZ}	Output Disable Time from High Level Output		GAB to B	2	12	ns
t _{PLZ}	Output Disable Time from Low Level Output		GAB to B	2	14	ns

Note 1: See Section 1 for test waveforms and output load. Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

651

Function Table

			Inpute	3		Data I/O	(Note 3)	Operation or Function	
GAB	GBA	CAB	CBA	SAB	SBA	A1 thru A8 B1 thru B8		Operation of Function	
х	н	1	H/L	X	Х	Input	Not Specified	Store A, Hold B	
L	X	H/L	↑	X	х	Not Specified	Input	Store B, Hold A	
L	н	1	1	X	Х	Input	Input	Store A and B Data	
L	н	H/L	H/L	X	х	Input	Input	Isolation, Hold Storage	
L	L	X	Х	X	L	Output	Input	Real-Time B Data to A Bu	
L	L	X	H/L	X	Н	Output	Input	Stored B Data to A Bus	
н	н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bu	
н	н	H/L	Х	н	х	Input	Output	Stored A Data to B Bus	
н	н	1	↑	X (Note 4)	X	Input	Output	Store A in both Registers	
L	L	1	Î	x	X (Note 4)	Output	Input	Store B in both Registers	
н	L	H/L	H/L	н	н	Output	Output	Stored \overline{A} Data to B Bus and Stored \overline{B} Data to A Bu	


Note 3: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

Note 4: Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers.

H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels, including transitions), H/L = Either Low or High Logic Level excluding transitions, \uparrow = Positive-going edge of pulse.

Logic Diagram



DM74ALS652 Octal TRI-STATE[®] Bus Transceiver and Register

General Description

This device incorporates an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high level logic drive provide this device with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the AS652 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable (GAB and $\overline{G}BA$) control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Independent registers and enables for A and B buses

TL/F/9174-1

Multiplexed real-time and stored data

Connection Diagram



Order Number DM74ALS652N or DM74ALS652WM See NS Package Number M24B or N24A

Supply Voltage	7V
Input Voltage Control Inputs I/O Ports	7V 5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	44.5°C/W 80.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Farameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-15	mA
IOL	Low Level Output Current			24	mA
fCLK	Clock Frequency	0		40	MHz
t _W	Pulse Duration, Clocks Low or High	12.5			ns
tsu	Data Setup Time, A before CAB or B before CBA	10↑		•	ns
t _H	Data Hold Time, A after CAB or B after CBA	٥ſ			ns
TA	Free Air Operating Temperature	0		70	°C

 \uparrow = with reference to the low to high transition of the respective clock.

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test (Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = Min, I_{\rm I} = -18$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	v
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	V _{CC} - 2			-	
	Voltage	$V_{CC} = Min$	$l_{OH} = -3 \text{ mA}$	2.4	3.2		v
			I _{OH} = Max	2			
VOL	Low Level Output	V _{CC} = Min	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
Voltage	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
II Input Current at Max Input Voltage	V _{CC} = Max	I/O Ports, $V_I = 5.5V$			100	μA	
		Control Inputs, $V_I = 7V$			100	μΛ	
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V, (Note 1)$				20	μΑ
կլ	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		Control Inputs			-200	μA
			I/O Ports			-200	μη
lo	Output Drive Current	$V_{\rm CC} = Max, V_{\rm O} = 2.$	25V	-30		-112	mA
ICC	Supply Current	V _{CC} = Max	Outputs High		47	76	
			Outputs Low		55	88	mA
			Outputs Disabled		55	88	

Note 1: For I/O ports the TRI-STATE output currents (I_{OZH} and I_{OZL}) are included in the I_{IH} and I_{IL} parameters.

Symbol	Demonster	Conditions	From (Input)	DM74	ALS652	Units
Symbol	Parameter	Conditions	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$	CBA or CAB to A or B	10	30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min \text{ to } Max$	CBA or CAB to A or B	5	17	ns
^t PLH	Propagation Delay Time Low to High Level Output	(Note 1)	A or B to B or A	5	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A or B to B or A	3	12	ns
^t PLH	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	12	35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	6	20	ns
t₽LH	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	6	25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	5	20	ns
t _{PZH}	Output Enable Time to High Level Output		GBA to A	3	17	ns
^t PZL	Output Enable Time to Low Level Output		GBA to A	5	18	ns
tрнz	Output Disable Time from High Level Output		GBA to A	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		GBA to A	2	16	ns
^t PZH	Output Enable Time to High Level Output		GAB to B	6	22	ns
t _{PZL}	Output Enable Time to Low Level Output		GAB to B	6	18	ns
t _{PHZ}	Output Disable Time from High Level Output		GAB to B	1	10	ns
t _{PLZ}	Output Disable Time		GAB to B	2	16	ns

Г

Note 1: See Section 1 for test waveforms and output load. Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

652

Function Table

						Data 1/0	(Mate 0)			
Inputs		······	Data I/O	(Note 3)	Operation or Function					
GAB	GBA	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	-		
х	н	1	H/L	Х	×X	Input	Not Specified	Store A, Hold B		
L	Х	H/L	1	Х	Х	Not Specified	Input	Store B, Hold A		
L	н	1	1	X	Х	Input	Input	Store A and B Data		
L	н	H/L	H/L	Х	Х	Input	Input	Isolation, Hold Storage		
L	L	Х	Х	х	L	Output	Input	Real-Time B Data to A Bus		
L	L	Х	H/L	X	н	Output	Input	Stored B Data to A Bus		
н	н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus		
н	н	1	1	х	х	Input	Output	Stored A Data to B Bus		
н	н	1	1	X (Note 4)	х	Input	Output	Store A in both Registers		
L	L	↑	↑	X	X (Note 4)	Output	Input	Store B in both Registers		


Note 3: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

Note 4: Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers.

H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels, including transitions), H/L = Either Low or High Logic Level excluding transitions, \uparrow = Positive-going edge of pulse.

Logic Diagram



DM74ALS689 8-Bit Comparator

General Description

This comparator performs an "equal to" comparison of two eight-bit words with provision for expansion or external enabling. The matching of the two 8-bit inputs plus a logic LOW on the $\overline{\text{EN}}$ input produces the output $\overline{\text{A}} = \overline{\text{B}}$. The ALS689 has an open collector output for wire AND cascading.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS family TTL counterpart

TL/F/6238-1

Improved output transient handling capability

Connection Diagram



Order Number DM74ALS689WM or DM74ALS689N See NS Package Number M20B or N20A

Function Table

ir	nputs	Output
EN	Data	$\overline{\mathbf{A}} = \mathbf{B}$
L	A = B	L
L L	A≠B	н
н	X	н

H = High Level, L = Low Level, X = Don't Care

Supply Voltage	7V
Input Voltage	7V
Off State Output Voltage	7V
Operating Free Air Temperature Range	
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	62.0°C/W
M Package	82.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	V.
V _{OH}	High Level Output Voltage			5.5	v
I _{OL}	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Symbol	Parameter	Cone	Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.5	v
I _{OH}	High Level Output Current	$V_{CC} = 5.5V, V_{OH} = 5.5V$		·		0.1	mA
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	v
	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
lj	Max High Input Current	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V (N$	ote 1)		12	19	mA

Note 1: I_{CC} is measured with EN grounded, A and B inputs at 4.5V.

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$ $R_{L} = 680\Omega$	A or B Data	A = B	10	25	ns
tрнL	Propagation Delay Time High to Low Level Output		A or B Data	$\overline{A} = \overline{B}$	5	23	ns
^t PLH	Propagation Delay Time Low to High Level Output		ĒŇ	A = B	8	25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		ĒŇ	$\overline{A = B}$	8	25	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



*Output is open collector

DM54ALS804A/DM74ALS804A Hex 2-Input NAND Driver


General Description

These devices contain six independent 2-input drivers, each of which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Connection Diagram



Order Number DM54ALS804AJ, DM74ALS804AWM or DM74ALS804AN See NS Package Number J20A, M20B or N20A

Function Table

	$\mathbf{Y} = \overline{\mathbf{A}}$	B
Inp	outs	Output
A	В	Y
L	L	Н
L	н	н
н	L	н
н	н	L

H = High Logic Level

L = Low Logic Level

804A

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	58.0°C/W
M Package	78.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS804A			D	Units		
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High Level Input Voltage	2			2			۷
VIL	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			- 12			- 15	mA
lol	Low Level Output Current			12			24	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

*Applies for the DM74ALS804-1 option only.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= -18 mA			-1.2	٧
VOH	High Level Output	l _{OH} = -0.4 m	A, $V_{CC} = 4.5V$ to 5.5V	$V_{CC} - 2$			٧
	Voltage	I _{OH} = −3 mA	, V _{CC} = 4.5V	2.4			V
		I _{OH} = Max, V _O	_{CC} = 4.5V	2			v
VOL	Low Level Output Voltage	$V_{CC} = 4.5V$	54/74ALS I _{OL} = 12 mA		0.25	0.4	v
		74ALS I _{OL} = 24 mA		0.35	0.5	v	
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	High Level Input Current	V _{CC} = 5.5V, V	/ _{IH} = 2.7V			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	$V_I = 0V$, Outputs High		0.9	2.5	mA
			$V_{I} = 4.5V$, Outputs Low		7	12	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM54ALS804A		DM74ALS804A		Units
	raiailielei	Conditions	Min	Мах	Min	Max	onits
tplh	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 2000\Omega$ $C_L = 15 \text{ pF}$	1	8	2	7	ns
tPHL	Propagation Delay Time High to Low Level Output		1	8	2	8	ns

DM74ALS805A Hex 2-Input NOR Driver


General Description

This device contains six independent 2-input drivers, each of which performs the logic NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Connection Diagram



Order Number DM74ALS805AWM or DM74ALS805AN See NS Package Number M20B or N20A

Function Table

$\mathbf{Y} = \overline{\mathbf{A} + \mathbf{B}}$						
Inputs Output						
A B		Y				
L	L	H I				
L	н	L				
н	L	L.				
н	н	L				

H = High Logic Level

L = Low Logic Level

Supply Voltage	· 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	50.000 ///
N Package	58.0°C/W
M Package	78.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Poromotor		Units		
Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	V
I _{ОН}	High Level Output Current			- 15	mA
IOL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

*Applies for the DM74ALS805-1 option only.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= -18 mA			-1.2	v
VOH	High Level Output	I _{OH} = −0.4 m	A, $V_{CC} = 4.5V$ to 5.5V	V _{CC} – 2			V
	Voltage	I _{OH} = -3 mA	$V_{\rm CC} = 4.5 V$	2.4			v
		$I_{OH} = Max, V_{CC} = 4.5V$		2			v
VOL	Low Level Output	$V_{\rm CC} = 4.5 V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	v	
ц	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Iн	High Level Input Current	V _{CC} = 5.5V, V	/ _{IH} = 2.7V			20	μΑ
۱ _{IL}	Low Level Input Current	V _{CC} = 5.5V, V	$V_{\rm IL} = 0.4 V$			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$	V _I = 0V, Outputs High		2	4	mA
			V _I = 4.5V, Outputs Low		8	14	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	Units	
Symbol	Parameter	Conditions	Min	Max	Units
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	2	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	8	ns

Note 1: See Section 1 for test waveforms and output load.



DM74ALS808A Hex 2-Input AND Driver

General Description

808A


These devices contain six independent 2-input drivers, each of which performs the logic AND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6241-1

Connection Diagram



Order Number DM74ALS808AWM or DM74ALS808AN See NS Package Number M20B or N20A

Function Table

$\mathbf{Y} = \mathbf{A}\mathbf{B}$							
Inp	uts	Output					
A ¹	В	Y					
L	L	L					
L	н	L					
н	L	L					
н	н	Н					

H = High Logic Level L = Low Logic Level

naccondition in a start in a star	
Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.0°C/W 78.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 808A

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Farameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V.
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-15	mA
loL	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Cone	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5 V, I_{I}$	= - 18 mA			-1.2	v
V _{OH}	High Level Output	$I_{OH} = -0.4 \text{m/}$	A, $V_{CC} = 4.5$ to 5.5V	$V_{CC} - 2$			v
	Voltage	$I_{OH} = -3 \text{ mA},$	$V_{CC} = 4.5V$	2.4			V
		I _{OH} = Max, V _C	_C = 4.5V	2			V
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
Voltage	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
lį	Input Current at Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$				0.1	mA
Чн	High Level Input Current	$V_{CC} = 5.5 V, V_{I}$	_H = 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{I}$	L = 0.4V			-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		4.5	7	mA
			Outputs Low		8	16	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	Units		
Symbol	Farameter	Conditions	Min	Max	Units	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega, C_L = 50 \text{ pF}$	2	9	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		1	8	ns	

Note 1: See Section 1 for test waveforms and output load.

DM74ALS810 Quad 2-Input Exclusive-NOR Gate

General Description

This device contains four independent gates, each of which performs the logic exclusive-NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

V_{CC}

Connection Diagram


- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

YЗ

8

B4 A4 Y4 B3 A3

Dual-In-Line Package



Order Number DM74ALS810M or DM74ALS810N See NS Package Number M14A or N14A

Function Table

	Y = A ⊕ B						
Inp	outs	Output					
Α	В	Y					
L	L	н					
L	н	L					
н	L	L					
н	н	н					

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} Ν Package Μ Package	87.0°C/W 117.2°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
юн	High Level Output Current			-0.4	mA
I _{OL}	Low Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_1 = -18 mA$	۱.			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V, I_{OH}$ $V_{IL} = Max, V_{IH} = Min$	= Max,	V _{CC} – 2	3.4		v
V _{OL}	Low Level Output	$V_{CC} = Min, V_{IL} = Max$	I _{OL} = 4 mA		0.25	0.4	٧
	Voltage	V _{IH} = Min	I _{OL} = 8 mA		0.35	0.5	V .
lj.	Input Current at Max Input Voltage	$V_{CC} = Max, V_1 = 7V$				0.1	mA
Ιн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 2)			5	7.5	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			4.5	5.6	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: I_{CCL} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 3: $I_{\mbox{\scriptsize CCH}}$ is measured with all inputs at 4.5V and all outputs open.

Symbol	Parameter	Conditions	DM74A	LS810	Units
Cymbol	T drameter	Conditions	Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$\begin{array}{l} \text{Other input Low} \\ \text{V}_{\text{CC}} = 4.5 \text{V to } 5.5 \text{V} \\ \text{R}_{\text{L}} = 500 \Omega \\ \text{C}_{\text{L}} = 50 \ \text{pF} \end{array}$	4	20	ns
tPHL	Propagation Delay Time High to Low Level Output		3	14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Other Input High V _{CC} = 4.5V to 5.5V	4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	3	14	ns

DM74ALS811 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic exclusive-NOR function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_{1}\left(\mathsf{I}_{\mathsf{OH}}\right) + \mathsf{N}_{2}\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where:

re: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2\left(I_{IH}\right)=$ total maximum input high current for all inputs tied to pull-up resistor


 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

_ .



TL/F/6715-1

Order Number DM74ALS811M or DM74ALS811N See NS Package Number M14A or N14A

 $\overline{\mathbf{Y}} = \mathbf{A} \oplus \mathbf{B}$

Function Table

Inputs		Output
A	В	Ÿ
L	L	н
L	н	L
н	L	} L
н	н	н

H = High Logic Level

L = Low Logic Level

Supply Voltage	7 V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	87.2°C/W
M Package	117.2°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74ALS811			Units
	i diameter	Min	Nom	Max	- Onits
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
I _{OL}	Low Level Output Current			8	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	$\label{eq:conditions} \hline $V_{CC} = Min, I_I = -18 \text{ mA}$ $V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$ $V_{IL} = M$		Min	Typ (Note 1)	Мах	Units
VI	Input Clamp Voltage					-1.5	v
ICEX	High Level Output Current						100
VOL	Low Level Output	$V_{CC} = Min$ $I_{OL} = 4 mA$			0.25	0.4	v
	Voltage	V _{IL} = Max V _{IH} = Min	$I_{OL} = 8 \text{ mA}$		0.35	0.5	v
lı	Input Current at Max Input Voltage	V _{CC} = Max, V	_{IH} = 7V			0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	V _{CC} = Max, V	I = 0.4V			-0.1	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 2)			5	7.5	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max (N	lote 3)		4.6	5.6	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: I_{CCL} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 3: I_{CCH} is measured with all inputs at 4.5V and all outputs open.

Symbol	Parameter	Conditions	DM74ALS811		Units
oymbol		Conditions	Min	Max	Jints
^t PLH	Propagation Delay Time Low to High Level Output	Other Input Low $V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	25	55	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		5	28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Other Input High V _{CC} = 4.5V to 5.5V	20	50	ns
tpHL	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	5	23	ns

DM74ALS832A Hex 2-Input OR Driver

General Description


This device contains six independent drivers, each of which performs the logic OR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6242-1

Connection Diagram



See NS Package Number M20B or N20A

Function Table

	$\mathbf{Y} = \mathbf{A} + \mathbf{B}$					
Inputs		Output				
Α	В	Y				
L	L	L				
L	н	н				
н	L	н				
Н	н	н				

H = High Logic Level

L = Low Logic Level



Supply Voltage	7
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C
Typical θ_{JA}	
N Package	58.0°C/W
M Package	78.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oyinbo.		Min	Nom	Max	ormo
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			- 15	mA
I _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter		Conditions		Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	v
V _{OH}	High Level Output	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			V
Voltage		$I_{OH} = -3 \text{mA}$	$V_{\rm CC} = 4.5 V$	2.4			v
		$I_{OH} = Max, V_{CC} = 4.5V$		2			v
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{mA}$		0.25	0.4	v
Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	v	
lj –	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
liH	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	/ _{IH} = 2.7V			20	μA
IL	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	$V_{\rm IL} = 0.4 V$			-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	/ _O = 2.25V	30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	$V_{I} = 4.5V$, Outputs High		6	9	mA
			V ₁ = 0V, Outputs Low		9.5	16	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	Units	
			Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega, C_L = 50 \text{ pF}$	2	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		1	8	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS873B Dual 4-Bit D-Type Transparent Latch with TRI-STATE® Outputs

General Description

Connection Diagram

This dual 4-bit register features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the ALS873B are transparent D-type latches. While the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package



Order Number DM74ALS873BWM or DM74ALS873BNT See NS Package Number M24B or N24C

Supply Voltage	- 7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	51.0°C/W 86.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
Symbol			Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	V
Юн	High Level Output Current				-2.6	mA
IOL	Low Level Output Current				24	mA
tw	Pulse Width	Enable High	10			ns
		Clear Low	15			ns
tsu	Data Setup Time		10↓			ns
t _H	Data Hold Time		7↓			ns
TA	Operating Free Ai	r Temperature	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condi	itions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -1$	8 mA			-1.2	V
V _{OH}	High Level Output Voltage			2.4	3.2		v
		$I_{OH} = -400 \ \mu A$ $V_{CC} = 4.5V \text{ to } 5.5V$		V _{CC} – 2			v
VOL	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
	Voltage V _{IH} = 2	V _{IH} = 2V	$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
h	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
IL	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
ю	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$.25V	-30		-112	mA
lozн	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{1H} = 2$ $V_{O} = 2.7V$	2V			20	μΑ
I _{OZL}	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{ H} = 2V$ $V_{O} = 0.4V$				-20	μΑ
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		11	21	mA
		Outputs Open	Outputs Low		16	29	mA
			Outputs Disabled		20	31	mA

Symbol	Parameter	Conditions	From	то	DM74A	LS873B	Units
Symbol	Falameter	Conditions	FION	10	Min	Max	Unita
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	2	14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	2	14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	8	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	8	21	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clear	Any Q	6	20	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table

	Inp		Output	
CLR	D	EN	<u> 70</u>	Q
X	х	х	H	Z
L	X	x	L	L
н	н	н	Ľ	н
н	L	н	L	L
н	Х	L	L	Q ₀


L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q

873B

Logic Diagram



TL/F/6243-2

873B

2

DM74ALS874B Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the ALS874B are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Asynchronous clear



ADSUIULE MAXIMUM nau	lius
Supply Voltage	3 7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	51.0°C/W 86.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage			DM74ALS874B			
Symbol			Min	Nom	Max	Units	
V _{CC}			4.5	5	5.5	V	
ViH	High Level Input Voltage		2			V	
VIL	Low Level Input Voltage				0.8	v	
Юн	High Level Output Current				-2.6	mA	
loL	Low Level Output Current				24	mA	
fCLK	Clock Frequency		0		30	MHz	
twclk	Width of Clock Pulse	High	16.5			ns	
		Low	16.5			ns	
tWCLR	Width of Clear Pulse	Low	10			ns	
tsu	Data Setup Time		15↑			ns	
t _H	Data Hold Time		0↑			ns	
tsu	Clear Inactive		10			ns	
TA	Free Air Operating Tempe	erature	0		70	°C	

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.2	V	
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL}$ Max	I _{OH} = Max	2.4	3.2		v	
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \mu A$	$V_{CC} - 2$			V	
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v	
			l _{OL} = 24 mA		0.35	0.5	V	
li	Input Current @Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 7 V$				0.1	mA	
hн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA	
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.2	mA	
ю	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA	
ЮZH	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$				20	μA	
IOZL	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 0.4V$				20	μA	
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		14	21	mA	
		Outputs Open	Outputs Open	Outputs Low		19	30	mA
			Outputs Disabled		20	32	mA	

874B

Symbol	Parameter	Conditions	From	то	DM74A	LS874B	Units
Cymbol 		oonanono			Min	Max	
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			30	MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500, \Omega, C_{L} = 50 \text{ pF}$	Clock	Any Q	4	14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	14	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output	-	Output Control	Any Q	3	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clear	Any Q	5	17	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


	Inputs					
CLR	D	CLK	<u>oc</u>	Q		
X	x	х	н	Z ·		
L	X	X .	L	L		
н	н	↑	L	н		
н	L	↑	L	L		
н	X	L	L	Q ₀		

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q



2

874B

DM74ALS876A Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These inverting dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the ALS876A are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Asynchronous preset



Connection Diagram

	~
Supply Voltage	7V
Input Voltage	· 7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	51.0°C/W 86.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM74ALS876	λ	Units
Symbol	rarana	Min	Nom	Max		
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{IH}	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	V
Юн	High Level Output Current				-2.6	mA
loL	Low Level Output Current				24	mA
fCLK	Clock Frequency		0		30	MHz
twclk	Width of Clock Pulse	High	16.5			ns
		Low	16.5			ns
twPRE	Width of Preset Pulse	Low	10			ns
t _{SU}	Data Setup Time		15↑			ns
t _H	Data Hold Time		0↑			ns
t _{SU}	Preset Inactive		10↑			ns
TA	Free Air Operating Tempe	rature	0		70	°C

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Condition	าร	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL}$ Max	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \ \mu A$	$V_{CC} - 2$			V
VOL	Low Level Output	$V_{CC} = 4.5V$	l _{OL} = 12 mA		0.25	0.4	٧
	Voltage	$V_{IH} = 2V$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
lı	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
Ι _Ι	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 2.7V$				20	μA
I _{OZL}	Off-State Output Current Low Level Voltage Applied	$\begin{array}{l} V_{CC}=5.5V, V_{IH}=2V\\ V_{O}=0.4V \end{array}$				-20	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		14	21	mA
		Outputs Open	Outputs Low		18	29	mA
			Outputs Disabled		20	31	mA

876A

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	то	DM74ALS876A		Units
Symbol	Falameter	Conditions	FIOI		Min	Max	
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			30		MHz
tpLH	Propagation Delay Time Low to High Level Output	$R_L = 500\Omega$ $C_L = 50 pF$	Clock	Any Q	4	14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	14	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
^t PHZ	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	3	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset	Any Q	6	19	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


	Inputs					
PRE	D	CLK	ŌŪ	Q		
х	х	x	н	Z		
L	X	х	L	L		
н	н	1	L	L		
н	L	1	L	н		
н	х	L	L	\overline{Q}_0		

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}



876A

2-259

DM74ALS880A Dual 4-Bit D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the ALS880A are transparent D-type latches. While the enable (G) is high the \overline{Q} outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	51.0°C/W
M Package	86.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM74ALS880A			
oyinbor			Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	V	
VIH	High Level Input Voltage		2			V	
VIL	Low Level Input Vo	tage			0.8	v	
ЮН	High Level Output Current				-2.6	mA	
IOL	Low Level Output C	urrent			24	mA	
tw	Pulse Width	Enable High	15			ns	
		Preset Low	15			ns	
tsu	Data Setup Time		10↓			ns	
t _H	Data Hold Time		10↓			ns	
T _A	Free Air Operating	Temperature	0		70	°C	

The (${\bf \downarrow}$) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18 {\rm mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	l _{OH} = -400 μA	$V_{CC} - 2$			V
VOL	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
	Voltage	$V_{IH} = 2V$	l _{OL} = 24 mA		0.35	0.5	v
lj –	Input Current @ Max Input Voltage	$V_{\rm CC}=5.5V, V_{\rm H}=7V$				0.1	mA
Ιн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
հլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
10	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		- 30		-112	mA
lozh	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$				20	μΑ
lozl	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 0.4V$				-20	μA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		14	21	mA
		Outputs Open	Outputs Low		19	29	mA
			Outputs Disabled		20	31	mA

Symbol	Parameter	Conditions	From	То	DM74ALS880A		Units
	, al allocot				Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5 V \text{ to } 5.5 V$ $R_L = 500 \Omega$	Data	Any Q	3	20	ns
^I PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	3	14	ns
^t PLH	Propagation Delay Time Low to High Level Output		Enable	Any Q	8	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	8	21	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	5	18	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	5	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset	Any Q	6	21	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table


	Inp	Output		
PRE	D	EN	OC	ā
x	X	Х	н	Z
L L	X	. X	L	L
н	н	н	L	L
н	Ĺ	н	L	н
н	X	L	L	ā _o

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

Logic Diagram



TL/F/6248-2

2

880A

DM74ALS1000A Quadruple 2-Input NAND Buffer


General Description

These devices contain four independent 2-input buffer/drivers, each of which performs the logic NAND function. The 'ALS1000A is a buffer/driver version of the 'ALS00A.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



Order Number DM74ALS1000AM or DM74ALS1000AN See NS Package Number M14A or N14A

Function Table

Y =	AB
------------	----

Inp	outs	Output
Α	В	Y
L	L	Н
L	н	н
н	L	н
н	н	L

H = High Logic Level

L = Low Logic Level

- 7V
7V
0°C to +70°C
-65°C to +150°C
83.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
0,	T drameter	Min	Nom	Мах	
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condition	ıs	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \ \mu A$	$V_{CC} - 2$			V
VOL	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage	$V_{IH} = 2V$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
lj –	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm IH} = 7 \text{V}$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
412	Low Level Input Current	$V_{CC} = 5.5V, V_{1L} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		112	mA
ССН	Supply Current with Outputs High	$V_{\rm CC}=5.5V, V_{\rm I}=0V$			0.86	1.6	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V, V_{I} = 4.5V$			4.8	7.8	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	Units	
oymbo.	i di difettet	Conditions	Min	Max	01113
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	2	8	ns
tPHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	2	7	ns

Note 1: See Section 1 for test waveforms and output load.

1000A

2-265

DM74ALS1002A Quadruple 2-Input Positive-NOR Buffer


General Description

This device contains four independent 2-input buffers, each of which performs the logic NOR function. The 'ALS1002A is a buffer verision of the 'ALS02.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



Order Number DM74ALS1002AM or DM74ALS1002AN See NS Package Number M14A or N14A

Function Table

	Y = A +	В
Inp	uts	Output
A	В	Y
L	L	н
L	н	L
н	L	L
н	н	L

H = High Logic Level

L == Low Logic Level

Supply Voltage	0 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	i di difetter	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
Юн	High Level Output Current			-2.6	mA
IOL	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	i _{OH} = Max	2.4	3.2		V
		$V_{CC} = 4.5V \text{ to } 5.5V$	I _{OH} = -400 μA	V _{CC} - 2			v
VOL	Low Level Output	$V_{\rm CC} = 4.5 V$	1 _{OL} = 12 mA	_	0.25	0.4	v
	Voltage	$V_{IH} = 2V$	I _{OL} = 24 mA		0.35	0.5	v
li	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.$	7V			20	μA
l _{IL}	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0.5$	4V			-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.5 V_{\rm CC}$	25V	-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V, V_{I} = 0V$			1.7	2.8	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I} = 4.5$	V		5.6	9	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	Units	
- Cymbol	i urumeter	Contactions	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	3	7	ns

Note 1: See Section 1 for test waveforms and output load.

2

DM74ALS1003A Quadruple 2-Input NAND Buffer with Open-Collector Outputs

General Description

This device contains four independent 2-input buffers, each of which performs the logic NAND function. The outputs require an external pull-up resistor for proper logical operation. The 'ALS1003A is a buffer version of the 'ALS03A.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_{1}\left(\mathsf{I}_{\mathsf{OH}}\right) + \mathsf{N}_{2}\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$MIN = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor


 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram


R



- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved line receiving characteristics







Function Table

 $\mathbf{Y} = \overline{\mathbf{A}}\overline{\mathbf{B}}$

Inp	uts	Output
Α	В	Y
L	L	н
L	н	Н
н	L	н
Н	н	L

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Off State (High Level) Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74ALS1003A	۱ <u> </u>	Units
o y inizior		Min	Nom	Max	- Crinto
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC}=4.5V, I_{\rm I}$	= -18 mA			- 1.5	v
l _{OH}	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	он = 5.5V			100	μA
VOL	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
	Voltage	$V_{IH} = 2V$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
łı	Input Current at Max Input Voltage	V _{CC} = 5.5V, V	_H = 7V			0.1	mA
Įн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	H = 2.7V			20	μA
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm CC}$	_L = 0.4V			-0.1	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V, V$	i = 0V		0.86	1.6	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V$	= 4.5V		4.8	7.8	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Parameter Conditions		.S1003A	Units
Cymbol		Conditions	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V$ to 5.5V $R_L = 680\Omega$, $C_L = 50 \text{ pF}$	10	33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	12	ns

Note 1: See Section 1 for test waveforms and output load.



DM74ALS1004 Hex Inverting Driver

General Description


These devices contain six independent drivers, each of which performs the logic inverter/complement function. The 'ALS1004 is a driver version of the 'ALS04A.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6252-1

Connection Diagram



Order Number DM74ALS1004M or DM74ALS1004N See NS Package Number M14A or N14A

Function Table

. Y	$\mathbf{Y} = \overline{\mathbf{A}}$			
Input	Output			
Α	Y			
L	н			
н	L.			

H = High Logic Level

L = Low Logic Level

	Igo
Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	76.0°C/W 106.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol Parameter			Units		
oymbol		Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			- 15	mA
IOL	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

		· · · ·					
Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				- 1.5	v
VOH	High Level Output	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 4.5 \text{V}$	to 5.5V	V _{CC} – 2			
	Voltage	$I_{OH} = Max, V_{CC} = 4.5V$		2			v
		$I_{OH} = -3 \text{ mA}, V_{CC} = 4.5 \text{V}$		2.4			
VOL	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage		l _{OL} = 24 mA		0.35	0.5	V
lj -	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
1 ₀	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	•	-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.84	3	mA
			Outputs Low		7	12	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM744	LS1004	Units
oymbol		Conditions	Min	Max	0
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ R _L = 500 Ω, C _L = 50 pF	1	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		1	6	ns

Note 1: See Section 1 for test waveforms and output load.



DM74ALS1005 Hex Inverting Driver with Open Collector Outputs

General Description

These devices contain six independent drivers, each of which performs the logic INVERT/Complement function. The outputs require external pull-up resistors for proper logical operation. The 'ALS1005 is a driver version of the 'ALS05A.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{H})}$$

$$R_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2\left(I_{|H}\right) = \text{total maximum input high current for all inputs tied to pull-up resistor}$


 N_3 (I_{IL}) = total maximum input low current for all inputs tied to pull-up resistor

Connection Diagram

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6253-1



Order Number DM74ALS1005M, N See NS Package Number M14A or N14A

Function Table

v	-	Δ
•	_	~

Input A	Output Y
н	L
L	н

. -- LOW LOGIC Level

H = High Logic Level

7V
7V
7V
0°C to +70°C
-65°C to +150°C
76.0°C/W 106.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	Faralleter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
lol	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, i_1 = -18 \text{ mA}$				- 1.5	v
ЮН	High Level Output Current	$V_{\rm CC} = 4.5 V, V_{\rm C}$	_{DH} = 5.5V			100	μΑ
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{I}$	_H = 2.7V			20	μA
l _{tL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{I}$	L = 0.4V			-0.1	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		0.9	3	mA
			Outputs Low		7	12	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Parameter Conditions	DM74A	Units	
Symbol		Conditions	Min	Max	Onits
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 680\Omega$	5	30	ns
tPHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	2	10	ns

Note 1: See Section 1 for test waveforms and output load.

1005

DM74ALS1008A Quadruple 2-Input AND Buffer


General Description

These devices contain four independent 2-input buffers, each of which performs the logic AND function. The 'ALS1008A is a buffer version of the 'ALS08.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



TL/F/6254-1

Order Number DM74ALS1008AM or DM74ALS1008AN See NS Package Number M14A or N14A

Function Table

	I - AL	
Inp	uts	Output
A	В	Y
L	L	L
L	н	L
н	L	L
н	н	н

V --- AP

L = Low Logic Level H = High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Typical θ _{JA} N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oymbol	ratameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	٧
ЮН	High Level Output Current			2.6	mA
l _{OL}	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18 {\rm r}$	nA			-1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \mu A$	V _{CC} – 2			v
VOL	Low Level Output	$V_{\rm CC} = 4.5 V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage	$V_{IL} = V_{IL} Max$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
ų	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
ţін	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2.7 V_{\rm CC}$	/			20	μΑ
IIL	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0.4 V_{\rm CC}$	1			-0.1	mA
10	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25$	V	-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{\rm CC} = 5.5 V, V_{\rm I} = 4.5 V$			1.8	3	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5 V, V_{I} = 0 V$			5.7	9.3	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM74A	LS1008A	Units
eyiniber		Contactions	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	2	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	3	9	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS1010A Triple 3-Input NAND Buffer


General Description

These devices contain three independent buffers, each of which performs the logic NAND function. The 'ALS1010A is a buffer version of the 'ALS10A.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



TL/F/6255-1

Order Number DM74ALS1010AM or DM74ALS1010AN See NS Package Number M14A or N14A

Function Table

 $\mathbf{Y} = \overline{\mathbf{ABC}}$

	Inputs		Output
A	В	С	Y
L	X	х	н
X	L	х	н
X	X	L	н
н	н	н	Ĺ

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	l	Units		
	r diameter	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voitage			0.8	V
ЮН	High Level Output Current			-2.6	mA
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	mA			-1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \mu A$	V _{CC} – 2			٧
VOL	Low Level Output	$V_{\rm CC} = 4.5 V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	V
	Voltage	V _{IH} = 2V	I _{OL} = 24 mA		0.35	0.5	v
11	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
łн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7$	v			20	μΑ
IIL	Low Level Input Current	$V_{CC} = 5.5V, V_{HL} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{\rm CC} = 5.5 V, V_{\rm I} = 0 V$			0.65	1.2	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I} = 4.5 V_{\rm CC}$	/		3.6	5.8	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74AI	Units	
Cymbol		Conditions	Min	Мах	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V \\ R_{L} = 500\Omega \\ C_{L} = 50 \text{ pF}$	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		2	8	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS1011A Triple 3-Input AND Buffer


General Description

These devices contain three independent buffers, each of which performs the logic AND function. The 'ALS1011A is a buffer version of the 'ALS11A.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



TL/F/6256-1

Order Number DM74ALS1011AM or DM74ALS1011AN See NS Package Number M14A or N14A

Function Table

 $\mathbf{Y} = \mathbf{ABC}$

	Inputs		Output
А	В	С	Y
L	х	Х	L
х	L	Х	L
х	Х	L	L
н	Н	н	н

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Supply Voltage	7 V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oymbol	r arameter	Min	Nom	Max	Offica
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
l _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voitage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	mA			-1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \mu A$	V _{CC} - 2			v
V _{OL}	Low Level Output	$V_{\rm CC} = 4.5 V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage	$V_{IL} = V_{IL Max}$	I _{OL} = 24 mA		0.35	0.5	v
4	Input Current at Max Input Voltage	$V_{\rm CC}=5.5V, V_{\rm IH}=7V$				0.1	mA
ŀн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7$	V			20	μΑ
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0.4 V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
ICCH	Supply Current with Outputs High	$V_{\rm CC} = 5.5 V, V_{\rm i} = 4.5 V$			1.4	2.3	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V, V_{\rm I} = 0 V$			4.3	7	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM74A	Units	
		Contaitions	Min	Max	Unito
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	2	10	ns
tPHL	Propagation Delay Time High to Low Level Output		3	9	ns

Note 1: See Section 1 for test waveforms and output load.

DM74ALS1020A Dual 4-Input NAND Buffer


General Description

These devices contain two independent 4-input buffers, each of which performs the logic NAND function. The 'ALS1020A is a buffer version of the 'ALS20A.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



TL/F/6257-1

Order Number DM74ALS1020AM or DM74ALS1020AN See NS Package Number M14A or N14A

Function Table

 $Y = \overline{ABCD}$

		Output			
	Α	В	С	D	Y
	L	х	х	х	Н
1	Х	L	х	х	н
	Х	х	L	Х	н
1	х	Х	х	L	н
	н	Н	н	н	L

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	83.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oyinboi	i alanetei	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2.6	mA
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Symbol	Farailleter			141111	тур		
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5V, l_{\rm I} = -1$	8 mA			- 1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -400 \ \mu A$	$V_{CC} - 2$			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	I _{OL} = 12 mA		0.25	0.4	v
			l _{OL} = 24 mA		0.35	0.5	V
1	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
liH	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2$.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V, V_1 = 0V$			0.5	0.8	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V, V_1 = 4.5V$			2.4	3.9	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	Units	
Symbol	rarameter	Conditions	Min	Max	
tPLH	Propagation Delay Time Low to High Level Output	$\begin{array}{l} V_{CC}=4.5V \text{ to } 5.5V \\ R_L=500\Omega, \ C_L=50 \ p\text{F} \end{array}$	2	8	ns
tPHL	Propagation Delay Time High to Low Level Output		2	7	ns

Note 1: See Section 1 for test waveforms and output load.

2

DM74ALS1032A Quadruple 2-Input OR Buffer


General Description

These devices contain four independent buffers, each of which performs the logic OR function. The 'ALS1032A is a buffer version of the 'ALS32.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



TL/F/6258-1

Order Number DM74ALS1032AM or DM74ALS1032AN See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{A} + \mathbf{B}$					
Inp	uts	Output			
A	В	Y			
L	L	L			
н	X	н			
х	н	н			

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

- 7V
7V
0°C to +70°C
-65°C to +150°C
83.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		- Units		
Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
loн	High Level Output Current			-2.6	mA
l _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditi	ions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	I _{OH} = Max	2.4	3.2		v
		$V_{CC} = 4.5V \text{ to } 5.5V$	$i_{OH} = -400 \mu A$	V _{CC} – 2			v
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	٧
	Voltage	V _{IH} = 0.8V	$I_{OL} = 24 \text{ mA}$		0.35	0.5	٧
lı –	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm IH} = 7 \text{V}$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7$	v			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$	V			-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25$	5V	-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V, V_{I} = 4.5V$			2.5	5	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V, V_{I} = 0V$			6.6	10.6	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74ALS1032A		Units	
		Conditions	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	2	9	ns	
tPHL	Propagation Delay Time High to Low Level Output	$C_L = 50 pF$	3	12	ns	

Note 1: See Section 1 for test waveforms and output load.

DM74ALS1034 Hex Non-Inverting Driver

General Description


These devices contain six independent drivers, each of which performs the logic identity function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and Low Power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6259-1

Connection Diagram



Order Number DM74ALS1034M, N See NS Package Number M14A or N14A

Function Table

Y	= A
Input	Output
Α	Y

н

Т

L = Low Logic Level

н

H = High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} Ν Package Μ Package	76.0°C/W 106.5℃/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Synibol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
Юн	High Level Output Current			-15	mA
IOL	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I =	— 18 mA			-1.2	v
VOH	High Level Output	I _{OH} = -0.4 mA, \	$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} – 2			v
	Voltage	I _{OH} = Max, V _{CC} =	= 4.5V	2			v
		$I_{OH} = -3 \text{ mA}, V_{C}$	_C = 4.5V	2.4			v
VOL	Low Level Output	$V_{\rm CC} = 4.5V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$				0.1	mA
łн	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$				20	μA
Ι _Ι Γ	Low Level Input Current	$V_{CC} = 5.5V, V_1 = 0.4V$				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		3	6	mA
			Outputs Low		8	14	mA

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	DM74ALS1034		Units	
Symbol	Parameter	Conditions	Min	Max	Units	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	8	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	8	ns	

Note 1: See Section 1 for test waveforms and output load.

DM74ALS1035 Hex Non-Inverting Driver with Open Collector Outputs

General Description


These devices contain six independent drivers, each of which performs the logic identity function. The outputs require an external pull-up resistor for proper logical operation.

Features

- Switching specifications at 50 pF.
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6260-1

Connection Diagram



Order Number DM74ALS1035M, N See NS Package Number M14A or N14A

Function Table

Y	= A •
Input A	Output Y
L.c.	L
Н	· H

L = Low Logic Level

H = High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
Off-State Output Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	76.0°C/W 106.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 1035

Recommended Operating Conditions

Symbol	Parameter		Units		
oymbor	r di diffecter	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
lol	Low Level Output Current			24	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				1.5	v
ЮН	High Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$				100	μΑ
V _{OL}	Low Level Output	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	v
Voltage	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	v
ų	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
l _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		3	6	mA
			Outputs Low		8	14	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM74A	- Units	
	Farameter	Conditions	Min Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V \\ R_{L} = 680\Omega \\ C_{L} = 50 \text{ pF}$	5	30	ns
^t PHL	Propagation Delay Time High to Low Level Output		2	12	ns

Note 1: See Section 1 for test waveforms and output load.


DM74ALS1240A/DM74ALS1241A Octal TRI-STATE® Bus Driver

General Description

These octal TRI-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems, and are low power dissipation versions of the 'ALS240 and 'ALS241. The output TRI-STATE gating control is organized into two separate groups of four buffers. The 'ALS1240 control inputs symmetrically enable the respective outputs when set logic low, while the 'ALS1241A has complementary enable gating. The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- \blacksquare Switching response specified into 500 Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading
- Low power dissipation version of the DM54/74ALS240, 241
- Low level drive current: 74ALS=16 mA



- 7V
7V
5.5V
0°C to +70°C
-65°C to +150°C
60.5°C/W 78.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Тур	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			-15	mA
IOL	Low Level Output Current			16	mA
TA	Operating Free Air Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise specified)

Symbol	Parameter	Condit	Min	Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_l = -18 \text{ mA}$				-1.2	v
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	I _{OH} = −0.4 mA	V _{CC} – 2			V
	Voltage	$V_{\rm CC} = 4.5 V$	I _{OH} = −3 mA	2.4			V
			I _{OH} = Max	2			v
VOL	Low Level Output	$V_{CC} = 4.5V$	l _{OL} = 12 mA		0.25	0.4	v
	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	٧
lj –	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm I} = 7 \text{V}$				0.1	mA
lн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I} = 2.7 V$				20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
10	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lozh	High Level TRI-STATE Output Current	$V_{\rm CC} = 5.5V, V_{\rm O} = 2.7V$				20	μA
lozl	Low Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 0.4$	١V			-20	μΑ
lcc	Supply Current	V _{CC} = 5.5V, ALS1240 Outputs High)		5	8	mA
		Outputs Low			8	14	mA
		Outputs TRI-STATE			8	13	mA
		V _{CC} = 5.5V, ALS1241 Outputs High			7	11	mA
		Outputs Low			10	15	mA
		Outputs TRI-STATE			11	17	mA




'ALS1240A Switching Characteristics over recommended operating free air temperature range (see Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	To (Output)	$V_{CC} = 4.5V \text{ to } 5.$ R1 = 500 Ω , T _A = Min	Units		
		((output)	DM74AL	S1240A	7	
				Min	Max		
^t PLH	Propagation Delay Time Low to High Level Output	A	Δ	Y	2	13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			2	13	ns	
^t РZH	Output Enable Time to High Level Output	G Y	4	20	ns		
^t PZL	Output Enable Time to Low Level Output			6	22	ns	
^t PHZ	Output Disable Time from High Level Output	G	Y	2	10	ns	
^t PLZ	Output Disable Time from Low Level Output			3	13	ns	

'ALS1241A Switching Characteristics over recommended operating free-air temperature range (see Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	To (Output) -	$R1 = 500\Omega$,	.5V, C _L = 50 pF, R2 = 500Ω, n to Max	Units	
		((0====)	DM74AI	_S1241A]	
				Min	Max		
^t PLH	Propagation Delay Time Low to High Level Output	A	Y	3	11	ns	
^t PHL	Propagation Delay Time High to Low Level Output			3	12	ns	
^t PZH	Output Enable Time to High Level Output	GorG	Gor G Y	6	21	ns	
^t PZL	Output Enable Time to Low Level Output			6	21	ns	
^t PHZ	Output Disable Time from High Level Output	GorG	Y	2	11	ns	
^t PLZ	Output Disable Time from Low Level Output			3	16	ns	



DM74ALS1242A/DM74ALS1243A Quad Bidirectional Bus Driver

General Description

These octal TRI-STATE® bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems, and are low power dissipation versions of the 'ALS242 and 'ALS243. The 'ALS1242 has inverting buffers, while the 'ALS1243A has non-inverting buffers. The direction enable gating is configured with separate control over either buffer direction and the two control buffers are complementary. Connecting these control inputs to one common line implements single line direction control, while individual control can put both buffer directions into TRI-STATE simultaneously (disabled state) or put both buffer directions into the active state (data latch state). The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.


Features


Advanced oxide-isolated, ion-implanted Schottky TTL process

PRELIMINARY

- Switching response specified into 500Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading
- Low power dissipation version of the DM54/74ALS242, 243
- Low level drive current: 74ALS=16 mA

Connection Diagram





Function Table

Inp	outs	ALS1242A	ALS1243A
ĜAB	GBA		AL0 1240A
L	L	Ā to B	À to B
н	н	B to A	B to A
н	L	Isolation	Isolation
L	н	Latch A and B $(A = \overline{B})$	Latch A and B (A = B)

This document contains information on a product under development. NSC reserves the right to change or discontinue this product without notice.

Supply Voltage, V _{CC}	7V
Input Voltage Dedicated Inputs I/O Ports	7V 5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} Ν Package Μ Package	78.0°C/W 111.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
		Min	Тур	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
Юн	High Level Output Current			- 15	mA
loL	Low Level Output Current			16	mA
TA	Operating Free-Air Temperature	0		70	°C

Electrical Characteristics over recommended operating free-air temperature (unless otherwise specified)


Symbol	Parameter Conditions		ions		DM74ALS1242A DM74ALS1243A		
				Min	Тур	Max	
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	B mA			-1.2	V
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} – 2			v
	Voltage	$V_{\rm CC} = 4.5 V$	$I_{OH} = -3 \text{ mA}$	2.4			v
			I _{OH} = Max	2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$	I _{OL} = Max		0.35	0.5	v
łı	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_I = 7V$ (V ₁ = 5.5V for A or B Ports)				0.1	mA
Iн	High Level Input Current	$V_{\rm CC} = 5.5V, V_{\rm I} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4$	$V_{CC} = 5.5V, V_{IL} = 0.4V$			-0.1	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.2$	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$			-112	mA
lcc ·	Supply Current	V _{CC} = 5.5V, ALS1242 Active Outputs High	2		8	12	mA
		Active Outputs Low			10	15	mA
		Outputs TRI-STATE			9	14	mA
		V _{CC} = 5.5V, ALS1243 Active Outputs High]		9	14	mA
		Active Outputs Low			10	16	mA
		Outputs TRI-STATE			11	17	mA

'ALS1242A Switching Characteristics over recommended operating free-air temperature range (see Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$V_{CC} = 4.5V \text{ to 5}$ R1 = 500 Ω , T _A = Mi	Units	
* • •			74ALS	51242A	1
			Min	Max]
^t PLH	Propagation Delay Time Low to High Level Output	A or B to B or A	2	12	ns
^t PHL	Propagation Delay Time High to Low Level Output	A or B to B or A	2	10	ns
^t PZH	Output Enable Time to High Level Output	GAB to B	4	17	ns
^t PZL	Output Enable Time to Low Level Output	GAB to B	5	21	ns
t _{PHZ}	Output Disable Time from High Level Output	GAB to B	2	10	ns
^t PLZ	Output Disable Time from Low Level Output	GAB to B	2	10	ns
^t PZH	Output Enable Time to High Level Output	GBA to A	5	20	ns
t _{PZL}	Output Enable Time to Low Level Output	GBA to A	6	23	ns
t _{PHZ}	Output Disable Time from High Level Output	GBA to A	2	10	ns
tPLZ	Output Disable Time from Low Level Output	GBA to A	2	16	ns

'ALS1243A Switching Characteristics over recommended operating free-air temperature range (see Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	V _{CC} = 4.5V to 5 R1 = 500Ω, T _A = Mi	Units	
			74ALS	51243A	
			Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B to B or A	2	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B to B or A	2	12	ns
t _{PZH}	Output Enable Time to High Level Output	GAB to B	4	21	ns
t _{PZL}	Output Enable Time to Low Level Output	GAB to B	5	21	ns
t _{PHZ}	Output Disable Time from High Level Output	GAB to B	2	8	ns
t _{PLZ}	Output Disable Time from Low Level Output	GAB to B	2	12	ns
t _{PZH}	Output Enable Time to High Level Output	GBA to A	5	21	ns
t _{PZL}	Output Enable Time to Low Level Output	GBA to A	6	21	ns
t _{PHZ}	Output Disable Time from High Level Output	GBA to A	2	11	ns
t _{PLZ}	Output Disable Time from Low Level Output	GBA to A	2	16	ns



DM74ALS1244A Octal TRI-STATE® Bus Driver


General Description

This octal TRI-STATE bus driver is designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems, and is a low power dissipation version of the 'ALS244. The output TRI-STATE gating control is organized into two separate groups of four buffers, and both control inputs enable the respective outputs when set logic low. The TRI-STATE circuitry contains a feature that maintains the buffer outputs in TRI-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching response specified into 500Ω and 50 pF load
- Switching response specifications guaranteed over full temperature and V_{CC} supply range
- PNP input design reduces input loading
- Low power dissipation version of the DM54/ 74ALS244A
- Low level drive current: 54ALS=8 mA, 74ALS=16 mA

Connection Diagram




Top View

Order Number DM74ALS1244AWM or DM74ALS1244AN See NS Package Number M20B or N20A

Function Table

Enable	Data
Input	Buffer
1G or 2G	Outputs
L	Active
H	TRI-STATE

Logic Diagram



TL/F/6263-1

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	60.5°C/W
M Package	79.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
oyiniboi	Farancer	Min	Тур	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
Іон	High Level Output Current			-15	mA
IOL	Low Level Output Current			16	mA
TA	Operating Free-Air Temperature	0		70	°C

Electrical Characteristics over recommended operating free-air temperature (unless otherwise specified)

Symbol	Parameter	Conditions		DM7	4ALS124	4A	Units
Symbol			Min	Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	3 mA			- 1.5	V
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	$V_{CC} - 2$			V
	Voltage	$V_{\rm CC} = 4.5 V$	I _{OH} = -3 mA	2.4			v
			I _{OH} = Max	2			v
V _{OL}	Low Level Output Voltage	I _{OL} = Max			0.35	0.5	v
11	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_I = 7V$ (V _I = 5.5V for A or B Ports)				0.1	mA
lΉ	High Level Input Current	$V_{CC} = 5.5V, V_{I} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.1	mA
1 ₀	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	High Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.7$	7V			20	μΑ
I _{OZL}	Low Level TRI-STATE Output Current	$V_{CC} = 5.5V, V_O = 0.4V$				-20	μΑ
Icc	Supply Current	V _{CC} = 5.5V Outputs High			6	11	mA
		Outputs Low			10	17	mA
		Outputs TRI-STATE			11	20	mA

1244A

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V$ to 5.5V, $C_L = 50 \text{ pF},$ $R1 = 500\Omega,$ $R2 = 500\Omega,$ $T_A = \text{Min to Max}$	Α	Y	3	14	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			·	3	14	ns
^t PZH	Output Enable Time to High Level Output		ច	Y	6	22	ns
t _{PZL}	Output Enable Time to Low Level Output				6	22	ns
t _{PHZ}	Output Disable Time from High Level Output		G	Y	2	10	ns
^t PLZ	Output Disable Time from Low Level Output		G	ſ	3	13	ns

DM74ALS2541 Octal Buffer and MOS Line Driver with TRI-STATE® Outputs

General Description

These octal buffers and line drivers are designed to have the performance of the 'ALS240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement of input/outputs enhances printed circuit board layout. These drivers are designed to drive the capacitive inputs of MOS devices. The outputs have 25 Ω resistors in series, thus external components are not required. The TRI-STATE control gate is a 2input NOR such that if either $\overline{G}1$ or $\overline{G}2$ is high, all eight outputs are in the high impedance state.

Features

- Advanced oxide-isolated ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Data Flow-Thru Pinout (All inputs on opposite side from outputs)
- P-N-P Inputs reduce DC loading
- Outputs have 25Ω series resistors thus no external resistors are required

Connection Diagram VCC Ğ2 Y1 Y2 Y3 Y4 ¥5 Y6 Y7 **Y**8 20 19 18 117 16 115 14 13 12 11 2 9 10 3 5 6 8 Ğ1 A1 A2 A3 A5 A6 AR GND A4 Δ7 Order Number DM74ALS2541WM or DM74ALS2541N See NS Package Number M20B or N20A **Function Table**

	Input	Output	
Ğ1	Ğ2	Α	Y
н	х	x	Hi-Z
X	н	X	Hi-Z
L	L	L	L
L	L	н	н

H = High Logic Level, L = Low Logic Level

X = Don't Care (Either high or low logic level)

Hi-Z = High Impedance (Off) State

2

TL/F/9165-1

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to a Disabled TRI-STATE Output	5.5V
Operating Free-Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.5°C/W 77.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Farameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current		_	-0.4	mA
IOL	Low Level Output Current			12	mA
T _A	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test	Conditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = Min, I_I =$	— 18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -0.4$ mA		V _{CC} – 2			mA
V _{OL}	Low Level Output	V _{CC} = Min	$I_{OL} = 1 \text{ mA}$		0.15	0.5	11.0 \
	Voltage		$I_{OL} = 12 \text{ mA}$		0.35	0.8	
lozh	High Level TRI-STATE Output Current	$V_{CC} = Max, V_O = 2.7V$				20	μΑ
l _{OZL}	Low Level TRI-STATE Output Current	$V_{CC} = Max, V_O = 0.4V$				-20	μΑ
юн	High Level Output Current	$V_{CC} = Min, V_O = 2V$		- 15			mA
I _{OL}	Low Level Output Current	$V_{CC} = Min, V_O = 2V$		30			mA
lt.	Input Current @ Maximum Input Voltage	$V_{CC} = Max, V_I = 7V$				100	μΑ
Чн	High Level Input Current	V _{CC} = Max, V _I =	= 2.7V			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 =$	= 0.4V			-100	μΑ
ю	Output Drive Current	$V_{CC} = Max, V_O$	= 2.25V	-15		-70	mA
ICC	Supply Current	V _{CC} = Max	Outputs High		6	14	
			Outputs Low		15	25	mA
		Outputs Disabled		13.5	22		

Symbol	Parameter	Conditions	From (Input)	DM74A	LS2541	Units
Symbol	Parameter	Conditions	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega$ (Note 1) $C_L = 50 \text{ pF}$	A to Y	2	15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A to Y	2	12	ns
^t PZH	Output Enable Time to High Level Output		G to Y	5	15	ns
t _{PZL}	Output Enable Time to Low Level Output		G to Y	8	20	ns
^t PHZ	Output Disable Time from High Level Output		G to Y	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		G to Y	2	12	ns

Note 1: See Section 1 for output load and test waveforms.

2541

2.

PRELIMINARY

National Semiconductor


DM74ALS5245 Octal TRI-STATE® Transceiver

General Description

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hystersis which provides improved noise rejection. Data is transmitted either from the A bus to the B bus or from the B bus to the A bus depending on the logic level of the direction control (DIR) input. The device can be disabled via the enable input (\overline{G}) which causes the outputs to enter the high impedance mode so the buses are effectively isolated.

Features

- Advanced oxide-isolated, ion implanted Schottky TTL process
- Switching specification guaranteed over the full temperature and V_{CC} range
- PNP inputs to reduce input loading
- Input Hystersis to improve noise margin



Function Table

Control Inputs		Operation
Ğ	DIR	
L	L	B Data to A Bus
L	н	A Data to B Bus
н	х	High Impedance

L = Low Logic Level, H = High Logic Level

X = Don't Care (Either Low or High Logic Level)

Supply Voltage	7 V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free-Air Temperature Range	
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	51.0°C/W
M Package	148.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74ALS5245			Units
Symbol	Falaneter	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
Юн	High Level Output Current			- 15	mA
I _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature Range	0		70	°C

Electrical Characteristics over recommended free air temperature range

0	Demonster	T	Toot Conditions		DM74ALS5245		
Symbol Parameter		Test Conditions		Min	Тур	Max	Units
V _{IC}	Input Clamp Voltage	$V_{CC} = Min$, $I_i = -18$	B mA			- 1.5	v
H _{YS}	Hystersis (V _{T+} - V _{T-})	V _{CC} = Min		0.2	0.4		V
VOH	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2			
	Voltage	V _{CC} = Min	I _{OH} = 3 mA	2.4	3.2		v
			I _{OH} = Max	2			
VOL	Low Level Output	V _{CC} = Min	l _{OL} = 12 mA		0.25	0.4	v
	Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	•
h	Input Current at	V _{CC} = Max	I/O Ports, $V_I = 5.5V$			100	μΑ
	Maximum Input Voltage		Control Inputs, $V_I = 7V$			100	
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.7$	$V_{CC} = Max, V_{I} = 2.7V$ (Note 1)			20	μA
l _{iL}	Low Level Input Current	$V_{\rm CC} = Max, V_{\rm I} = 0.4$	$V_{CC} = Max, V_1 = 0.4V$ (Note 1)			- 100	μA
1 ₀	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
lcc	Supply Current	V _{CC} = Max	Outputs High		30	45	
			Outputs Low		36	55	mA
			Outputs Disabled		38	58	

Note 1: For I/O ports, I_{IH} and I_{IL} parameters include the TRI-STATE output currents (I_{OZL} and I_{OZH}).

Symbol	Parameter	Conditions	From (Input)	DM74A	LS5245	Units
Symbol Parameter	Conditions	To (Output)	Min	Max	Unite	
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega,$	A or B to B or A	3	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF (Note 1)	A or B to B or A	3	10	ns
^t PZH	Output Enable Time to High Level Output		G to A or B	5	20	ns
t _{PZL}	Output Enable Time to Low Level Output		G to A or B	5	20	ns
^t PHZ	Output Disable Time from High Level Output		G to A or B	2	10	ns
^t PLZ	Output DisableTime from Low Level Output		G to A or B	4	15	ns

Note 1: See Section 1 for test waveforms and output load.

2-304



Section 3 Advanced Schottky



Section 3—Advanced Schottky

Advanced Schottky—Commercial Products	
DM74AS00 Quad 2-Input NAND Gate	3-5
DM74AS02 Quad 2-Input NOR Gate	3-7
DM74AS04 Hex Inverter	3-9
DM74AS08 Quad 2-Input AND Gate	3-11
DM74AS10 Triple 3-Input NAND Gate	3-13
DM74AS11 Triple 3-Input AND Gate	3-15
DM74AS20 Dual 4-Input NAND Gate	3-17
DM74AS21 Dual 4-Input AND Gate	3-19
DM74AS27 Triple 3-Input NOR Gate	3-21
DM74AS30 8-Input NAND Gate	3-23
DM74AS32 Quad 2-Input OR Gate	3-25
DM74AS34 Hex Non-Inverter	3-27
DM74AS74 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear	3-29
DM74AS86 Quad 2-Input Exclusive-OR Gate	3-32
DM74AS109 Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear	3-34
DM74AS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs	3-37
DM74AS157 Quad 1-of-2 Line Data Selector/Multiplexer	3-39
DM74AS158 Quad 1-of-2 Line Inverting Data Selector/Multiplexer	3-39
DM74AS160 Synchronous 4-Bit Decade Counter with Asynchronous Clear	3-43
DM74AS161 Synchronous 4-Bit Binary Counter with Asynchronous Clear	3-43
DM74AS162 Synchronous 4-Bit Decade Counter with Synchronous Clear	3-43
DM74AS163 Synchronous 4-Bit Binary Counter with Synchronous Clear	3-43
DM74AS168A Synchronous 4-Bit Up/Down Decade Counter	3-50
DM74AS169A Synchronous 4-Bit Up/Down Binary Counter	3-50
DM74AS174 Hex D Flip-Flop with Clear	3-55
DM74AS175A Quad D Flip-Flop with Clear	3-58
DM74AS181B Arithmetic Logic Unit/Function Generator	3-61
DM74AS182 Look-Ahead Carry Generator	3-70
DM74AS230 Octal TRI-STATE Bus Driver/Receiver with True and Inverting Outputs	3-74
DM74AS231 Octal TRI-STATE Inverting Bus Driver/Receiver	3-74
DM74AS240 Octal TRI-STATE Inverting Buffer/Line Driver/Line Receiver	3-77
DM74AS241 Octal TRI-STATE Buffer/Line Driver/Line Receiver	3-77
DM74AS242 Octal TRI-STATE Inverting Bus Transceiver	3-77
DM74AS243 Octal TRI-STATE Bus Transceiver	3-77
DM74AS244 Octal TRI-STATE Buffer/Line Driver/Line Receiver	3-77
DM74AS245 Octal TRI-STATE Bus Transceiver with TRI-STATE Outputs	3-83
DM74AS257 Quad TRI-STATE 1-of-2 Line Data Selector/Multiplexer	3-85
DM74AS258 Quad TRI-STATE 1-of-2 Line Inverting Data Selector/Multiplexer	3-85
DM74AS264 Look-Ahead Carry Generator	3-89
DM74AS280 9-Bit Parity Generator/Checker	3-94
DM74AS282 Look-Ahead Carry Generator with Selectable Carry Inputs	3-98
DM74AS286 9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port	3-103
	3-108
DM74AS374 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs	3-111
DM74AS533 Octal D-Type Transparent Latch with TRI-STATE Outputs	3-115

Section 3—Advanced Schottky (Continued) Advanced Schottky-Commercial Products (Continued) DM74AS576 Octal D-Type Edge-Triggered Flip-Flop with Inverted Outputs...... 3-131 DM74AS577 Octal D-Type Edge-Triggered Flip-Flop with Inverted Outputs and Synchronous DM74AS580 Octal D-Type Transparent Latch with TRI-STATE Outputs 3-137 DM74AS805B Hex 2-Input NOR Driver 3-163 DM74AS873 Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs 3-174 DM74AS876 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs 3-182 DM74AS878 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with Synchronous Clear...... 3-185 DM74AS879 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE Outputs and DM74AS880 Dual 4-Bit D-Type Transparent Latch with TRI-STATE Outputs 3-191

.

DM74AS00 Quad 2-Input NAND Gate


General Description

This device contains four independent gates, each of which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts

Connection Diagram



TL/F/6105-1

Order Number DM74AS00M or DM74AS00N See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{A}\mathbf{B}$				
Inp	outs	Output		
Α	В	Y		
L	L	н		
L	н	н		
н	L	н		
н	н	L		

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	84.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	· · · ·
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			-2	mA
I _{OL}	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condit	ions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -$	18 mA			1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ V _{CC} = 4.5V to 5.5V		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 2$	20 mA		0.35	0.5	v
lı	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Чн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
Ι _{ΙL}	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0$).4V			-0.5	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$	2.25V	-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		2.2	3.2	mA
			Outputs Low		10.8	17.4	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	1	4.5	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	4	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS02 Quad 2-Input NOR Gate


General Description

This device contains four independent gates, each of which performs the logic NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky and advanced low power Schottky counterparts

Connection Diagram



TL/F/6272-1

Order Number DM74AS02M, N See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{A}\mathbf{B}$						
Inp	outs	Output				
A	В	Ŷ				
L	L	н				
L	н	L				
н	L	L				
н	Н	L				

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V .
loн	High Level Output Current			-2	mA
l _{OL}	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condit	ions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA},$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} =$	20 mA		0.35	0.5	v
lj –	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} =$	7V			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	0.4V			-0.5	mÅ
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 1$	2.25V	-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		3.7	5.9	mA
			Outputs Low		12.5	20.1	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min .	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	1	4.5	ns
^t PHL	Propagation Delay Time High to Low Level Output	С _L = 50 рF	1	4.5	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS04 Hex Inverter

General Description

This device contains six independent gates, each of which performs the logic INVERT function.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- process
 Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
 - Improved AC performance over Schottky and low power Schottky counterparts

Advanced oxide-isolated, ion-implanted Schottky TTL



TL/F/6273-1

Order Number DM74AS04M, N See NS Package Number M14A or N14A

Function Table

 $\mathbf{v} = \overline{\mathbf{A}}$

1	A
Input	Output
A	Y
L	H
H	L

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	84.5°C/W
M Package	115.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2	·		v
V _{IL}	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-2	mA
lol	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -$	18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2mA$ $V_{CC} = 4.5V$ to 5.5V		V _{CC} - 2			· V
VOL	Low Level Output Voltage	$V_{CC} = 4.5V$ $I_{OL} = 20 \text{ mA}$			0.35	0.5	v
lj - J	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V _{IH} =	7V			0.1	mA
1 _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μΑ
ljL	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0$	0.4V			0.5	mA
10	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$	2.25V	-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		3	4.8	mA
			Outputs Low		14	26.3	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	С _L = 50 рF	1	4	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS08 Quad 2-Input AND Gate

General Description

This device contains four independent gates, each of which performs the logic AND function.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Advanced oxide-isolated, ion-implanted Schottky TTL process

- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky and advanced low power Schottky counterparts

Connection Diagram



TL/F/6106-1

Order Number DM74AS08M or DM74AS08N See NS Package Number M14A or N14A

Function Table

	$\mathbf{Y} = \mathbf{A}\mathbf{B}$					
inp	uts	Output				
A B		Y				
L	L	L				
L	н	L				
н	L	L				
н	н	н				

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	84.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-2	mA
IOL	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Condit	ions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -$	18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V} \text{ to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
1 _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		5.8	9.3	mA
			Outputs Low		14.9	24	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	1	5.5	ns
tPHL	Propagation Delay Time High to Low Level Output		1	5.5	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS10 Triple 3-Input NAND Gate

Vcc

14

General Description

This device contains three independent gates, each of which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range


Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts

¥3

A

Dual-In-Line Package C1 Y1 C3 B3 A3 13 12 111 10



TL/F/6274-1

Order Number DM74AS10M, N See NS Package Number M14 or N14A

Function Table

 $\mathbf{Y} = \overline{\mathbf{ABC}}$

Inputs			Output
Α	В	С	Y
X	х	L	н
х	L	x	́ Н
L	X	x	н
Н	н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
IOH	High Level Output Current			-2	mA
IOL	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

						•	
Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18$	3 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		$V_{CC} - 2$			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v
lį	Input Current @ Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μΑ
Ι _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4$	$V_{CC} = 5.5V, V_{IL} = 0.4V$			-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		1.5	2.4	mA
			Outputs Low		8.1	13	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	1	4.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	4.5	ns

DM74AS11 Triple 3-Input AND Gate


General Description


This device contains three independent gates each of which performs the logic AND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- **Connection Diagram**

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts





TL/F/6275-1

Order Number DM74AS11N, M See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \mathbf{A}$	вс
---------------------------	----

	Inputs		Output
Α	В	С	Y
Х	х	L	L
Х	L	х	L
L	X	х	L
н	Н	н	н

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

3-15

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical <i>θ</i> _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
IOH	High Level Output Current			-2	mA
lol	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	. 0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18$	3 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v
ų	Input Current @ Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$				0.1	mA
1 _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μA
IIL	Low Level Input Current	$V_{CC} = 5.5V, V_{1L} = 0.4$	$V_{CC} = 5.5V, V_{1L} = 0.4V$			-0.5	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		4.3	7	mA
			Outputs Low		11.2	18	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	1	6	ns
^t PHL	Propagation Delay Time High to Low Level Output	С _L = 50 рF	1	5.5	ns

DM74AS20 Dual 4-Input NAND Gate


General Description

This device contains two independent gates, each of which performs the logic NAND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts

Connection Diagram



TL/F/6276-1

Order Number DM74AS20M or DM74AS20N See NS Package Number M14A or N14A

Function Table

v	_	ABCD
- T	_	ADCU

	Inp	Output		
Α	В	С	D	Y
x	x	х	L	н
х	X	L	X	н
х	L	х	X	H 🗸
L	x	х	x	н
н	н	н	н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2	mA
lol	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	3 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20$	mA		0.35	0.5	V
lj	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$	/			0.1	mA
Чн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.$	7V			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4$	4V			-0.5	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.2$	25V	-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		1.1	1.6	mA
		· · · · ·	Outputs Low		6	8.7	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	4.5	ns

DM74AS21 Dual 4-Input AND Gate


General Description

This device contains two independent 4-input gates, each of which performs the logic AND function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky and advanced low power Schottky counterparts

Connection Diagram



TL/F/6277-1

Order Number DM74AS21M or DM74AS21N See NS Package Number M14A or N14A

Function Table

	Inputs				
Α	В	С	D	Y	
н	н	н	н	Н	
L	Х	x	X	· L	
х	L	X	X	L	
х	X	L	X	L	
х	x	x	L	L	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	84.0°C/W
M Package	114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2	mA
lol	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	– 18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA},$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I _{IH}	High Level Input Current	V _{CC} = 5.5V, V _{IH} =	= 2.7V			20	μA
l _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	0.4V			-0.5	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		30		-112	mA
ICC	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		2.9	4.6	mA
			Outputs Low		7.4	12	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	1	6	ns
^t PHL	Propagation Delay Time High to Low Level Output	$C_L = 50 pF$	1	6	ns

DM74AS27 Triple 3-Input NOR Gate

General Description


This device contains three independent 3-input gates, each of which performs the logic NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts



TL/F/6278-1

Order Number DM74AS27M or DM74AS27N See NS Package Number M14A or N14A

Function Table

Ŷ	-	А	+	Ŗ	+	C	
							T

	Inputs			
A	В	С	Y	
L	L	L	Н	
н	X X	x	L	
x	н	x	L L	
X	X	н	L	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
I _{OH} High Level Output Current				-2	mA
I _{OL}	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0	10	70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	V _{CC} – 2			v	
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} =$		0.35	0.5	v	
ų	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} =$	7V			0.1	mA
l _{IH}	High Level Input Current	V _{CC} = 5.5V, V _{IH} =	2.7V	1		20	μA
l _{iL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				0.5	mA
1 ₀	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
Icc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		4	6.4	mA
			Outputs Low		10.6	17.1	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	5.5	ns
^t PHL	Propagation Delay Time High to Low Level Output		1	4.5	ns

DM74AS30 8 Input NAND Gate

General Description

This device contains a single gate which performs the logic NAND function.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts

TL/F/6279-1



Order Number DM74AS30M or DM74AS30N See NS Package Number M14A or N14A

Function Table

Inputs	Output				
A thru H	Y				
All inputs H	L				
One or More	н				
Inputs L					

 $Y = \overline{ABCDEFGH}$

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
I _{OH} High Level Output Current				-2	mA
IOL Low Level Output Current				20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.2	٧
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v
ų	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm H} = 7$	٧			0.1	mA
I _{IH}	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2$	2.7V			20	μA
l _{IL}	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0$.4V			0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		1	1.5	mA
			Outputs Low		3.4	4.9	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	5	ns
^t PHL	Propagation Delay Time High to Low Level Output	$C_L = 50 pF$	1	4.5	ns

DM74AS32 Quad 2-Input OR Gate

VCC B4

General Description

This device contains four independent gates, each of which performs the logic AND function.


Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky and advanced low power Schottky counterparts

¥3





TL/F/6280-1

Order Number DM74AS32M or DM74AS32N See NS Package Number M14A or N14A

Function Table

Y = A + B							
Inp	outs	Output					
A	В	Y					
L	L	L					
L	н	н					
н	L	н					
н	н	н					

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	84.0°C/W 114.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
I _{OH} High Level Output Current				-2	mA
loL	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -10$	8 mA			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = -2 \text{ mA}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v
l _i	Input Current at Max Input Voltage	$V_{\rm CC} = 5.5 \text{V}, \text{V}_{\rm IH} = 7$	V			0.1	mA
1 _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2$.7V			20	μA
hι	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.$	4V			-0.5	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.$	25V	-30		-112	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		7.3	12	mA
			Outputs Low		16.5	26.6	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	5.8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	5.8	ns

DM74AS34 Hex Non-Inverter

General Description


These devices contain six independent gates, each of which performs the logic identity function.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

TL/F/6281-1

Connection Diagram



Order Number DM74AS34N See NS Package Number N14A*

Function Table

$\mathbf{Y} = \mathbf{A}$				
Input A	Output Y			
н	н			
L	L			

H = High Logic Level

L = Low Logic Level

*Contact your local NSC representative about surface mount (M) package availability.

34

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	84.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
l _{OH}	High Level Output Current			-2	mA
I _{OL} Low Level Output Current				20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condition	S	Min	Тур	Max	Units
VIK	Input Ciamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V $I_{OH} = -2 \text{ mA}$		$V_{CC}-2$			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V,$ $I_{OL} = 20 \text{ mA}$			0.35	0.5	v
lţ	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
hι	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
l _O	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		7.4	12	mA
			Outputs Low		21.3	34.6	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	5.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	6	ns

DM74AS74 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S74 at approximately half the power

Connection Diagram

VCC CLR2 CLK2 PR2 Q2 Q2 D2 8 14 13 12 11 10 9 CI F CLK ā CLR PR 6 5 7 1 2 3 CLR 1 CLK 1 Q1 GND D1 PR 1 01

Dual-In-Line Package

TL/F/6282-1

Order Number DM74AS74M, N See NS Package Number M14A or N14A

Function Table

	Inpu	Out	puts		
PR	CLR	CLK	D	Q	Q
L	н	х	х	н	L
н	L	х	х	L	н
L	L	х	х	H*	H*
н	Н	1	н	н	L
н	н	1	L	L	н
н	н	Ĺ	х	Q ₀	\overline{Q}_0

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

 $Q_0 =$ Previous Condition of Q

• = This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

74

Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	76.0°C/W 107.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	·	4.5	5	5.5	v
VIH	High Level Input Voltage		2			· v
VIL	Low Level Input Voltage				0.8	v
Юн	High Level Output Curren	High Level Output Current			-2	mA
lol	Low Level Output Current				20	mA
^f CLK	Clock Frequency		0		105	MHz
tw(CLK)	Width of Clock Pulse	High	4			ns
		Low	5.5			ns
t₩	Pulse Width Preset & Clea	ar Low	4			ns
tsu	Data Setup Time		4.5↑			ns
tsu	PRE or CLR Setup-Time		2↑			ns
tн	Data Hold Time		01			ns
TA	Free Air Operating Tempe	erature	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	-18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2 \text{ mA}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = Max,$ $I_{OL} = 20 \text{ mA}$			0.35	0.5	v
li	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V _{IH} =	• 7V			0.1	mA
l _{iH}	High Level Input Current	$V_{\rm CC} = 5.5V,$	Clock, D			20	μΑ
		$V_{\rm IH} = 2.7V$	Preset, Clear			40	μΑ
I _{IL}	Low Level Input Current	V _{CC} = 5.5V,	Clock, D			-0.5	mA
		$V_{IL} = 0.4V$	Preset, Clear			-1.8	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$			10.5	16	mA

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			105		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Preset or Clear	Q or Q	3	7.5	ns
^t PHL	Propagation Delay Time High to Low Level Output		Preset or Clear	Q or Q	3.5	10.5	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Clock	Q or Q	3.5	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Q or Q	4.5	9	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



TL/F/6282-2

3

DM74AS86 Quad 2-Input Exclusive-OR Gate


General Description

This device contains four independent gates, each of which performs the logic exclusive-OR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts

Connection Diagram



TL/F/6283-1

Function Table

•	~~.	
inp	outs	Outputs
A	В	outputo
L	L	L
L	н	н
н	L	н
н	Н	L

See NS Package Number N14A*

 $\mathbf{Y} = \mathbf{\Delta} \oplus \mathbf{B} = \mathbf{\overline{A}B} + \mathbf{\Delta}\mathbf{\overline{B}}$

H = High Logic Level L = Low Logic Level

*Contact your local NSC representative about surface mount (M) package availability.

3-32

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	74.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-2	mA
IOL	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -1$	8 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
VOL	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	V
1	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7$	V			0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2$	2.7V			20	μΑ
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0$.4V			-0.5	mA
I _O (Note 2)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		12	16.5	mA
,			Outputs Low		24	38	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output (Other Input Low)	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	2	6.5	ns
tPHL	Propagation Delay Time High to Low Level Output (Other Input Low)		2	6.5	ns
tplh	Propagation Delay Time Low to High Level Output (Other Input High)		1	6	ns
^t PHL	Propagation Delay Time High to Low Level Output (Other Input High)		1	6	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

DM74AS109 Dual J- \overline{K} Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description


The 'AS109 is a dual edge-triggered flip-flop. Each flip-flop has individual J, \overline{K} , clock, clear and preset inputs, and also complementary Q and \overline{Q} outputs.

Information at inputs J and \overline{K} meeting the setup time requirements are transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the J, \overline{K} input signal has no effect.

Asynchronous preset and clear inputs will set or reset ${\bf Q}$ output respectively upon the application of low level signal.

The J- \overline{K} design allows operation as a D flip-flop by tying the J and \overline{K} inputs together.

Connection Diagram



Order Number DM74AS109N See NS Package Number N16A*

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S109 at approximately half the power

Function Table

	Inputs					outs
PR	CLR	СК	J	ĸ	Q	Q
L	н	X	х	Х	н	L
н	L	х	х	х	L	н
L	L	х	х	х	H*	H*
н	н	1	L	L	L	н
н	н	1	н	L	TOGGLE	
н	н	↑	L	н	Q0	\overline{Q}_0
н	н	1	н	н	н	L
н	Н	L	Х	х	Q ₀	\overline{Q}_0

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition, Q₀ = Previous Condition of Q

*This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

60

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	72.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Volta	age	2			v
ViL	Low Level Input Volta	ge			0.8	v
I _{OH}	High Level Output Cu	rrent			-2	mA
IOL	Low Level Output Current				20	mA
fclk	Clock Frequency		0		105	MHz
twclk	Pulse Width	Clock High	4	-		ns
		Clock Low	5.5			ns
tw	Pulse Width	Preset & Clear	4			ns
t _{SU}	Data Setup Time	J or \overline{K}	5.5↑			
	PRE or CLR Inactive	2↑			ns	
t _H	Data Hold Time		0↑			ns
TA	Free Air Operating Temperature		0		70	°C

The (1) indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free-air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units									
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	=18 mA			-1.2	v									
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v									
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V$ $I_{OL} = 20 \text{ mA}$			0.35	0.5	v									
ų	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA									
Чн	High Level Input	$V_{\rm CC} = 5.5V_{\rm r}$	Clock, J, K		-	20	μA									
	Current	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	V _{IH} = 2.7V	Preset, Clear			40	
կլ	Low Level Input	$V_{\rm CC} = 5.5 V_{\rm r}$	Clock, J, K			-0.5	mA									
	Current	$V_{IL} = 0.4V$	Preset, Clear			-1.8										
10	Output Drive Current	$V_0 = 2.25V, V_{CC} = 5.5V$		-30		-112	mA									
lcc	Supply Current	$V_{\rm CC} = 5.5 V$ (No	V _{CC} = 5.5V (Note 1)		11.5	17	mA									

Note 1: I_{CC} is measured with J, K, CLK and PR grounded, then with J, K, CLK and CLR grounded.

109

\$

Symbol	Parameter	Conditions	From	То	Min	Max	Unit
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			105		MH
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Preset or Clear	Q or Q	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset or Clear	Q or Q	3.5	10.5	ns
^t PLH	Propagation Delay Time Low to High Level Output		Clock	Q or Q	3.5	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Q or Q	4.5	9	ns
	PRESET						
	[
	CLK						
						ō .	
			-1~				
	Ř						
			×.	n .		TI	_/F/6284-

DM74AS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs

General Description

This device contains four independent gates, each of which performs the logic exclusive-OR function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$I_{MIN} = \frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_3 (I_{IL})}$$

Where: N_1 (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

 $N_2\left(I_{1H}\right)=$ total maximum input high current for all inputs tied to pull-up resistor

 $N_3 \left(I_{|L} \right) = \text{total maximum input low current for all inputs tied to pull-up resistor}$


Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterparts
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts

TL/F/6718-1

- Open collector outputs for wired AND cascading
- PNP input design reduces input loading

Connection Diagram





 $\mathbf{Y} = \mathbf{A} \oplus \mathbf{B}$

Function Table

Inp	uts	Output				
Α	В	Y				
. L	L	L				
L	н	н				
н	L	н				
н	н	L				

H = High Logic Level

L = Low Logic Level

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Output Voltage (off-state)	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	74.5 °C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
IOL	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	° C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -18 \text{ mA}$				-1.2	v
ICEX	High Level Output Current	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, V}_{O} = 5.5 \text{V} \\ V_{IL} &= \text{Max, V}_{IH} = \text{Min} \end{split}$				100	μΑ
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, } I_{OL} = \text{Max} \\ V_{IH} &= \text{Min, } V_{IL} = \text{Max} \end{split}$			0.35	0.5	v
lı	Input Current at Max Input Voltage	$V_{CC} = Max, V_{I}$	$V_{CC} = Max, V_I = 7V$			0.1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_{I}$	= 2.7V		1	20	μΑ
Ι _{ΙL}	Low Level Input Current	V _{CC} = Max, V ₁	$V_{CC} = Max, V_I = 0.5V$			-0.5	mA
Icc	Supply Current	V _{CC} = Max	Outputs High		13	18	mA
			Outputs Low		28	41	

Switching Characteristics

over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	DM744	Units	
oymbol	i urumeter	oonations	Min	Max	onits
^t PLH	Propagation Delay Time Low to High Level Output	Other Input Low $V_{CC} = 4.5V$ to 5.5V	5	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	8	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Other Input Low $V_{CC} = 4.5V$ to 5.5V	5	45	ns
^t PHL	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	9	ns

DM74AS157/DM74AS158 Quad 1 of 2 Line Data Selector/Multiplexer

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate STROBE input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The AS157 presents true data whereas the AS158 presents inverted data to minimize propagation delay time.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts
- Expand any data input point
- Multiplex dual data buses
- General four functions of two variables (one variable is common)

TI /F/6290-1

Source programmable counters

Connection Diagram

Dual-In-Line Package INPUTS OUTPUT INPUTS OUTPUT VCC STROBE 4A 4B 44 34 3B 37 16 14 13 12 11 10 9 15 G **4**A 4B 44 3A 3B s 31 1B 1Y 2A 2B 24 14 3 5 8 2 6 SELECT 1B 1Y 2A 2B 2¥ GND 1A INPUTS OUTPUT INPUTS OUTPUT



Function Table

	Inputs				Output Y		
STROBE	Select	Α	В	AS157	AS158		
н	x	x	Х	L	н		
L	L	L	Х	L	н		
L	L	н	х	н	L		
L	н	X	L	L) н		
L	н	х	н	н	L		

H = High Level, L = Low Level, X = Don't Care

*Contact your local NSC representative about surface mount (M) package availability.



Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	75.0 °C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
Symbol	Falanetei	Min Nom Max 4.5 5 5.5 tage 2	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-2	mA
IOL	Low Level Output Current			20	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condi	Conditions			Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$					-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2$ mA		V _{CC} – 2			v	
VOL	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$			0.35	0.5	v	
h	Input Current at Max	$V_{CC} = 5.5V, V_{IH} = 7V$		Select			0.2	4
	Input Voltage		All Others				0.1	mA
łн	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2.7 V_{\rm CC}$	v	Select			40	
				All Others			20	μA
1 ₁	Low Level Input Current	$V_{\rm CC} = 5.5 V,$		Select			-1	
		$V_{IL} = 0.4V$		All Others			-0.5	mA
IO (Note 1)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$			-30		-112	mA
Icc	Supply Current	V _{CC} = 5.5V 'AS'				17.5	28	mA
			'AS158			15.6	22.5	mA

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, IOS.

Symbol	Parameter	Conditions	From	То	DM74/	AS157	Units
Cymbol			(Input)	(Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500\Omega$	Data	Y	1	6	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output		Data	Y	1	5.5	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output		STROBE	Y	2	10.5	ns
^t PHL	Propagation Delay Time, High to Low Level Output		STROBE	Y	2	7.5	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output		Select	Y	2	11	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output		Select	Y	2	10	ns

'AS158 Switching Characteristics over recommended operating free air temperature range (Note 1)


Symbol	Parameter	Conditions	From	То	DM74AS158		Units
Symbol	Falalletel	Conditions	(Input)	(Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$	Data	Y	1	5	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	$R_L = 500\Omega$	Data	Y	1	4.5	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output		STROBE	Y	2	6.5	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output		STROBE	Y	2	10	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	· _	Select	Y	2	9.5	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output		Select	Y	2	10.5	ns

Note 1: See Section 1 for test waveforms and output load.

157•158


Logic Diagrams





TL/F/6290-2





TL/F/6290-3

160 • 161 • 162 • 163

National Semiconductor

DM74AS160, 161, 162, 163 Synchronous Four-Bit Counter

General Description

These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs. The AS160 and AS162 are four-bit decade counters, while the AS161 and AS163 are four-bit binary counters. The AS160 and AS161 clear asynchronously, while the AS162 and AS163 clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change co-incident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable, that is, the outputs may each be preset to either level. As presetting is synchronous, setting up a low level at the LOAD input disables the counter and causes the outputs to agree with set up data after the next clock pulse regardless of the levels of enable input. Low to high transitions at the LOAD input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. (Continued)


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6291-1

- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- ESD inputs

Connection Diagram



Order Number DM74AS160N, M, DM74AS161N, M, DM74AS162N, M or DM74AS163N, M See NS Package Number N16A, M16A

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	71.5°C/W
M Package	101.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol		Parameter			4AS160 thru	163	Units
Symbol		aidilletei	Г	Min	Nom	Max	Units
Vcc	Supply Voltage			4.5	5	5.5	V
VIH	High Level Input Voltag	e		2			V
VIL	Low Level Input Voltage	9				0.8	V
юн	High Level Output Curr	ent				-2	mA
lol	Low Level Output Curre	nt				20	mA
fclk	Clock Frequency			0		75	MHz
tsu	t _{setup} , Set-Up Time	Data; A, B, C, D		8			ns
		En P, En T	· .	8			ns
		LOAD		8			ns
		CLEAR (Only for	Low	12			ns
		162 & 163)	High	9			
	Set-up 1 (Only for 160 & 161)	CLEAR		8			ns
t _H	t _{hold} , Hold Time	Data; A, B, C, D		0			ns
		En P, En T LOAD		0			ns
				0			ns
	·	CLEAR (Only for 16	2 & 163)	0			ns
	Hold 0 (Only for 160 & 161)	CLEAR		0			ns
twclk	Width of Clock Pulse			6.7			ns
twclr	Width of Clear Pulse, ('	AS160, 'AS161 Low)		8			ns

Electrical Characteristics over recommended operating free air temperature range All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -$	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.2	v	
VOH	High Level Output Voltage	$I_{OH} = -2 \text{ mA},$ V _{CC} = 4.5 to 5.5V		V _{CC} – 2			v	
VOL	Low Level Output Voltage	$V_{CC} = 4.5V,$ $I_{OL} = 20 \text{ mA}$			0.35	0.5	v	
lj lj	Input Current @ Max	$V_{CC} = 5.5V,$	LOAD			0.3		
	Input Voltage	$V_{\rm IH} = 7V$,	ENT			0.2	mA	
			Others			0.1		
Iн	High Level Input Current	$V_{CC} = 5.5V,$	LOAD			60		
		V _{IH} = 2.7V	ENT			40	μΑ	
			Others			20		
l _{IL}	IL Low Level Input Current	$V_{\rm CC} = 5.5V,$	LOAD			-0.5		
		$V_{IL} = 0.4V$	ENT			1	mA	
			Others			0.5		

Symbol	Parameter	Co	nditions		Min	Тур	Max	Units
I _O (Note 1)	Output Drive Current	V _{CC} = 5.5V, V	_O = 2.25V		-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$				35	53	mA
	butput conditions have been chosen to							,
Symbol	Parameter	Conditions	From	То	DM	74AS160 t	hru 163	Units
oyinbor	rarameter	Conditions	110	10	м	n	Max	
f _{MAX}	Max. Clock Freq.	$V_{\rm CC} = 4.5V$			7	5		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	to 5.5V $R_L = 500\Omega$ $C_L = 50 pF$	Clock	Ripple Carry	2		12.5	ns
t _{PLH}	Propagation Delay Time Low to High Level Output with Load High		Clock	Ripple Carry	1		8	ns
t _{PLH}	Propagation Delay Time Low to High Level Output with Load Low		Clock	Ripple Carry	3		16.5	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Clock	Any Q	1		7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	2		13	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		En T	Ripple Carry	1.	5	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		En T	Ripple Carry	1		8.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		CLEAR (AS160, AS161)	Any Q	2		13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		CLEAR (AS160, AS161)	Ripple Carry	2		12.5	ns

Note 1: See Section 1 for test waveforms and output load.

General Description (Continued)


The AS160 and AS161 clear function is asynchronous. A low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load or enable inputs. These two counters are provided with a clear on power-up feature. The AS162 and AS163 clear function is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the clear input of the AS162 and AS163 are also permissible regardless of the levels of logic on the clock, enable or load inputs.


The carry look ahead circuitry provides for cascading counters for n bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable inputs (P and T) and a ripple carry output. Both count-enable inputs must be high to count. The T input is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high level output pulse with a duration approximately equal to the high level portion of QA output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. High to low level transitions at the enable P or T inputs of the AS160 through AS163, may occur regardless of the logic level on the clock.

The AS160 through SA163 feature a fully independent clock circuit. Changes made to control inputs (enable P or T, or load) that will modify the operating mode will have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.


|60 ● 161 ● 162 ● 163














DM74AS168A/DM74AS169A Synchronous Four Bit Up/Down Counter

General Description

These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The AS168 is a four-bit decade up/down counter and the AS169 is a four-bit binary up/down counter. The carry output is decoded to prevent spikes during normal mode of counting operation. Synchronous operation is provided so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive going) edge of clock input waveform.

These counters are fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input T is fed forward to enable the carry outputs. The carry output thus enabled will produce a low level output pulse with a duration approximately equal to the high portion of the QA output when counting up, and approximately equal to the low portion of

the QA output when counting down. This low level overflow carry pulse can be used to enable successively cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input.

The control functions for these counters are fully synchronous. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/down) which modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


Features

- Switching Specifications at 50 pF
- Switching Specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

TL/F/6292-1

- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- ESD inputs

Connection Diagram



Order Number DM74AS168AM, DM74AS168AN, DM74AS169AM or DM74AS169AN See NS Package Number M16A or N16A

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	71.5°C/W
M Package	101.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paran	neter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{IH}	High Level Input Voltag	e	2			V
VIL	Low Level Input Voltag	e			0.8	V
lон	High Level Output Curr	ent			-2	mA
IOL	Low Level Output Curre	ent			20	mA
f _{CLK}	Clock Frequency		0		75	MHz
t _{SU}	t _{setup} , Set-up Time	Data; A, B, C, D	8			ns
		En P, En T	8			ns
		LOAD	8			ns
		U/D <u>ี</u>	11			ns
t _H	t _{hold} , Hold Time	Data; A, B, C, D	0			ns
		En P, En T	0			ns
		LOAD	0			ns
		U/D	0			ns
twclk	Width of Clock Pulse		6.7			ns
t _A	Free Air Operating Terr	perature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C

Symbol	Parameter	Condit	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	3 mA			-1.2	V
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA},$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V,$ $I_{OL} = 20 \text{ mA}$			0.35	0.5	v
lj	Input Current @ Max	$V_{\rm CC} = 5.5 V,$	LOAD, ENT, U/D			0.2	mA
	input Voltage V _{IH} = 1	V _{IH} = 7V	Others			0.1	
lн	High Level Input Current	$V_{\rm CC} = 5.5V,$	LOAD, ENT, U/D			40	μΑ
		V _{IH} = 2.7V	Others			20	
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V_{\rm r}$	CLK, DATA, ENP			-0.5	mA
		$V_{IL} = 0.4V$	LOAD, ENT, U/D			-1	
I _O (Note 1)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
lcc	Supply Current	$V_{CC} = 5.5V$			46	63	mA


ote 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

168A•169A


Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Max. Clock Freq.	$V_{CC} = 4.5V$ to 5.5V			75		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	R _L ≕ 500Ω C _L = 50 pF	Clock	RIPPLE Carry	3	16.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	RIPPLE Carry	2	13	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Clock	Any Q	1	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	2	13	ns
^t PLH	Propagation Delay Time Low to High Level Output		En⊤	RIPPLE Carry	1.5	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		En T	RIPPLE Carry	1.5	9	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		U/D (Note 2)	RIPPLE Carry	2	12	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		U/D (Note 2)	RIPPLE Carry	2	13	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for AS168A or 15 for AS169A), the ripple carry output will be out of phase.



.



DM74AS174 Hex D Flip-Flop with Clear


General Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. This device has an asynchronous clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either a high or low level, the D input signal has no effect at the output.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Pin and functional compatible with LS and Schottky family counterpart
- Switching performance guaranteed over full temperature and V_{CC} supply range



Function Table

lı	nputs		Output
CLEAR	Clock	D	Q
L	х	X	L
н	↑	н	н
н	1	L	L
н	L	X	Q ₀

H = High Logic State

L = Low Logic State

- X = Either Low or High Logic State $Q_0 =$ The level of Q before the indicated steady-state input conditions were
 - established.
 - Transition from Low Logic Level to High Logic Level

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	66.3°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter				Nom	Max	Units
V _{CC}	Supply Voltage			4.5	5	5.5	v
VIH	High Level Input Voltage		·	2			v
VIL	Low Level Input Voltage					0.8	v
loн	High Level Output Current					-2	mA
lol	Low Level Output Current					20	mA
fclock	Clock Frequency			0		100	MHz
t _W	Pulse Width		Clock High	4			
			Clock Low	6			ns
			CLEAR	5			
t _{Setup}	Setup Time	Data		4	1		ns
			R Inactive	6			
t _{HOLD}	Data Input Hold Time	·		1			ns
T _A	Operating Free Air Temperature Range			0.		70	°C

Electrical Characteristics over recommended operating free air temperature range


Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.2	٧
V _{OH}	High Level Output Voltage	$I_{OH} = Max$, $V_{CC} = 4.5$ to 5.5V	V _{CC} – 2			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{IH} = 2V$		0.35	0.5	٧
h	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$			100	μA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_I = 2.7V$			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_1 = 0.4V$			-500	μΑ
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$	-30		112	mA
Icc	Supply Current	V _{CC} = 5.5V (Note 2)		30	45	mA

Note 2: I_{CC} is measured with D inputs and CLR grounded and CLK at 4.5V.

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	From (Input)	To (Output)	Conditions	Min	Max	Units
f _{MAX}	Maximum Clock Frequency			$V_{CC} = 4.5V$ to 5.5V,	100		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	CLEAR	Q	$C_L = 50 \text{ pF},$ $T_A = \text{Min to Max},$ $P_L = 5000$	5	14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock	Q	$R_L = 500\Omega$	3.5	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock	Q		4.5	10	ns

Note 1: See Section 1 for test waveforms and output load.



DM74AS175A Quad D Flip-Flop with Clear

General Description


175A

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. This device has an asynchronous clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either a high or low level, the D input signal has no effect at the output.

Features

- Advanced Oxide-Isolated Ion-Implanted Schottky TTL process
- Pin and Functional compatible with LS and Schottky family counterpart
- Switching performance guaranteed over full temperature and V_{CC} supply range



*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temp. Range	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	67.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 175A

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage			4.5	5	5.5	v
VIH	High Level Input V	/oltage		2			v
V _{IL}	Low Level Input V	oltage				0.8	v
loн	High Level Output Current				-2	mA	
I _{OL}	Low Level Output Current					20	mA
fclock	Clock Frequency			0		100	MHz
tw	Pulse Width	0	lock High	4			
		C	lock Low	5			ns
		C	Clear	5			
tSetup	Setup Time	Data		3			ns
		CLEAR Inactive		6			113
t _{HOLD}	Data Input Hold Ti	me		1			ns
TA	Operating Free Ai	r Temperature Rang	e	0		70	°C

Electrical Characteristics (over recommended operating free air temperature range)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = Max$, $V_{CC} = 4.5V$ to 5.5V	V _{CC} – 2			v
VOL	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{IH} = 2V$		0.35	0.5	v
lj –	Input Current at Maximum Input Voltage	$V_{CC} = 5.5 V, V_{I} = 7 V$			100	μΑ
lιH	High Level Input Current	$V_{CC} = 5.5 V, V_{I} = 2.7 V$			20	μA
t _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{I} = 0.4 V$			- 500	μA
lo	Output Drive Current	$V_{CC} = 5.5 V, V_O = 2.25 V$	-30		-112	mA
ICC	Supply Current	V _{CC} = 5.5V (Note 1)		22.5	34	mA

Note 1: I_{CC} is measured with D inputs and CLEAR grounded, and clock at 4.5V.

Switching Characteristics over recommended operating free air temperature range (Note 2)

Symbol	Parameter	From (Input)	To (Output)	Conditions	Min	Мах	Units
f _{MAX}	Maximum Clock Frequency				100		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	CLEAR	ā	$V_{CC} = 4.5V$ to 5.5V,	4	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	CLEAR	Q	$C_{L} = 50 \text{ pF},$ $R_{1} = 500\Omega,$	4.5	13	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock	Q or Q	$T_A = Min \text{ to Max}$	4	7.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock	Q or Q		4	10	ns

Note 2: See Section 1 for test waveforms and output load.




DM74AS181B Arithmetic Logic Unit/Function Generator

General Description

These arithmetic logic units (ALU)/function generators perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables I and II. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (P and G) for the four bits in the package. When used in conjunction with the DM74AS182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown in Table III illustrate how little time is required for addition of longer words, when full carry look-ahead is employed. The method of cascading AS182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the DM74AS182.

(Continued)

Connection Diagram



Features

- Arithmetic operating modes: Addition Subtraction Shift operand A one position Magnitude comparison Plus twelve other arithmetic operations
- Logic function modes: EXCLUSIVE-OR Comparator AND, NAND, OR, NOR Plus ten other logic operations
- Full look-ahead for high-speed operations on long words
- Switching specifications guaranteed over full temperature and V_{CC} range
- Switching specifications at 500Ω/50 pF
- Advanced oxide-isolated, ion-implanted Schottky TTL process

i ili Beelgile		
Designation	Pin Nos.	Function
$\overline{A3}, \overline{A2}, \overline{A1}, \overline{A0}$	19, 21, 23, 2	Word A Inputs
<u>B3, B2, B1, B0</u>	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
Cn	7	Inv. Carry Input
М	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A = B	14	Comparator Output
P	15	Carry Propagate Output
C _n +4	16	Inv. Carry Output
G	17	Carry Generate Output
V _{CC}	24	Supply Voltage
GND	12	Ground

Pin Designations

181E

Supply Voltage	7V
Input Voltage	7V
Off-State Output Voltage ($A = B$ only)	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	48.5°C/W 80.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Par	ameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	· · · ·	4.5	5	5.5	V
V _{IH}	High Level Input Voltag	je	2			V
VIL	Low Level Input Voltag	e			0.8	V
юн	High Level Output Current	All Outputs Except A = B and \overline{G}			-2	mA
		G			-3	
I _{OL}	Low Level Output	All Outputs Except G			20	
	Current	G			48	mA
V _{OH}	High Level Output Volt (A = B Only)	age,			5.5	v
TA	Free Air Operating Ter	nperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	—18 mA			-1.2	٧
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$	Any Output Except A = B	$V_{CC} - 2$			v
		I _{OH} = −3 mA	G	2.4	3.4		
I _{ОН}	High Level Output Current ($A = B$)	$V_{CC} = 4.5V,$ $V_{OH} = 5.5V$				100	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V,$ $I_{OL} = 20 \text{ mA}$	Any Output Except G		0.3	0.5	v
		I _{OL} = 48 mA	G		0.4	0.5	v
l _μ	Input Current @ Max	V _{CC} = Max,	Mode			0.1	
	Input Voltage	V _{IH} = 7V	Any A or B			0.3	mA
			S			0.4	
			Carry			0.6	
l _{iH}	High Level Input	V _{CC} = Max,	Mode Input			20	
	Current	$V_{IH} = 2.7V$	Any S Input			80	μA
			Any A or B Input			60	μ
			Carry Input			120	
h	Low Level Input	V _{CC} = Max,	Mode Input			-0.5	
	Current	$V_{\rm I} = 0.5V$	Any S Input			-2	
			Any A or B Input			-1.5	mA
			Carry Input			-2.5	
I _O (Note 1)	Output Drive Current	$V_{\rm CC} = 5.5V$	$V_0 = 2.25V$	-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$			70	104	mA

Symbol	Parameter	Conditions (Note 2)	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Cn	C _{n+4}	2	9	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			-11+4	2.	9	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	Any_A	Cn+4	2	12	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B		2	12	
^t PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any_A	Cn+4	2	16	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B		2	16	
^t PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V (SUM or	Cn	Any F	3	9	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	DIFF mode)	On .	/ y .	3	9	10
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	Any Ā	G	2	7	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B	G	2	7	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any Ā	G	2	9	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	G	2	9	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	Any Ā	P	2	8	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B	,	2	8	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any A	P	2	10	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B		2	10	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	\overline{A}_i or \overline{B}_i	Fi	2	8	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)			2	8	115
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	\overline{A}_i or \overline{B}_i	Fi	2	10	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)			2	10	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 4.5V	\overline{A}_i or \overline{B}_i	Fi	2	11	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	(logic mode)			2	11	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any Ā	Δ — Ρ	4	21	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	A = B	4	21	- ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: V_{CC} = 4.5V to 5.5V, C_L = 50 pF (15 pF for A = B), R_L = 500 \Omega (280 Ω for A = B).

3

181B

181B

Dynamic Parameter Measurement Information

		Function		lode Test Tal S2 = M = 4.	ole 5V, S0 = S3 = 0V		
Parameter	Input Under		r Input ne Bit	Other	Data Inputs	Output Under	Output
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
tplH tpHL	Āi	B _i	None	None	Remaining \overline{A} and \overline{B} , C_n	Fi	Out-of-Phase
tplh tphl	- B _i	Āi	None	None	Remaining Ā and B, C _n	Ē	Out-of-Phase

$\label{eq:sum} \hline {\textbf{SUM}} \mbox{ Mode Test Table} \\ \mbox{Function Inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V} \\ \label{eq:sum}$

Parameter	Input Under	1	· Input e Bit	Other Da	ata Inputs	Output Under	Output
i urumotor	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH} t _{PHL}	Āi	B i	None	Remaining \overline{A} and \overline{B}	C _n	Fi	In-Phase
tpLH tpHL	B _i	Āi	None	Remaining \overline{A} and \overline{B}	C _n	Fi	In-Phase
tplh tphl	Āi	Β _i	None	None	Remaining Ā and B, C _n	P	In-Phase
t _{PLH}	B _i	Āi	None	None	Remaining Ā and B, C _n	P	In-Phase
t _{PLH}	Āi	None	B _i	Remaining B	Remaining Ā, C _n	G	In-Phase
	- B _i	None	Āi	Remaining B	Remaining Ā, C _n	G	In-Phase
t _{PLH} t _{PHL}	Cn	None	None	All Ā	All B	Any F or C _n +4	In-Phase
t _{PLH}	Āi	None	₿ _i	Remaining B	Remaining Ā, C _n	C _n +4	Out-of-Phase
t _{PLH} t _{PHL}	Bi	None	Ā	Remaining B	Remaining Ā, C _n	C _n +4	Out-of-Phase

Dynamic Parameter Measurement Information (Continued)

DIFF Mode Test Table ction inputs: S1 = S2 = 4.5V. S0 = S3 = M = 0V


Parameter	Input Under		r Input le Bit	Other Da	ata Inputs	Output Under	Output
Tananotor	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Āi	None	Ēi	Remaining	Remaining	Fi	In-Phase
t _{PHL}		ļ	· · · · · · · · · · · · · · · · · · ·	Ā	B, C _n		
t _{PLH}	Bi	Āi	None	Remaining A	Remaining B, C _n	Fi	Out-of-Phase
t _{PLH}	Āi	None	B _i	None	Remaining Ā and Ē, C _n	P	In-Phase
t _{PLH}	Bi	Āi	None	None	Remaining Ā and Ē, C _n	P	Out-of-Phase
t _{PLH}	Āi	B _i	None	None	Remaining Ā and Ē, C _n	G	In-Phase
t _{PLH}	Bi	None	Āi	None	Remaining Ā and Ē, C _n	G	Out-of-Phase
t _{PLH} t _{PHL}	Āi	None	B _i	Remaining Ā	Remaining B, C _n	A = B	In-Phase
t _{PLH} t _{PHL}	Ēi	Āi	None	Remaining Ā	Remaining B, C _n	A = B	Out-of-Phase
t _{PLH}	C _n	None	None	All Ā and B	None	C _n +4 or any F	In-Phase
t _{PLH} t _{PHL}	Āi	B _i	None	None	Remaining Ā, Ē, C _n	C _n +4	Out-of-Phase
t _{PLH}	Ēi	None	Āi	None	Remaining Ā, Ē, C _n	C _n +4	In-Phase

181B

•

General Description (Continued)

181**B**





	Cala	ction			Active High Da	Ita				
	5616	cuon		M == H	M = L; Ariti	rithmetic Operations				
S3	S2	S1	S0	Logic Functions	C _n = H (no carry)	C _n = L (with carry)				
L	L	L	L	$F = \overline{A}$	F = A	F = A Plus 1				
L .	ĻL	L	н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1				
L	L	н	L	$F = \overline{AB}$	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1				
L	L	н	н	F = 0	F = Minus 1 (2's Compl)	F = Zero				
Ł.	н	L	- L	$F = \overline{AB}$	$F = A Plus A\overline{B}$	F = A Plus AB Plus 1				
L	н	Ł	н	$F = \overline{B}$	$F = (A + B) Plus A\overline{B}$	F = (A + B) Plus AB Plus 1				
L	н	Н	L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B				
L	н	н	Н	$F = A\overline{B}$	$F = A\overline{B}$ Minus 1	F = AB				
н	L	L	L	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1				
н	L	L	н	F = A ⊕ B	F = A Plus B	F = A Plus B Plus 1				
н	L	н	L	F = B	$F = (A + \overline{B}) Plus AB$	$F = (A + \overline{B})$ Plus AB Plus 1				
н	L	н	н	F = AB	F = AB Minus 1	F = AB				
н	н	L	L	F == 1	F = A Plus A*	F = A Plus A Plus 1				
Н	н	L	н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1				
н	н	н	L	F = A + B	$F = (A + \overline{B}) Plus A$	$F = (A + \overline{B})$ Plus A Plus 1				
н	н	н	н	F = A	F = A Minus 1	F = A				
Each bit	is shifted to the	ne next more s	significant pos	sition.						
			1	put Outp C _n C _n +	, .					

			Cn		Out Cn ⁻	-			e-High <i>igure</i>							
			н			1			A ≤ B							
			Н		L	-			A > B							
			L		H	ł			A < B							
			L		L	•			A ≥ B							
Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-High Data (Table I)	A0	BO	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	- Ĉ _n	⊡ Cn+4	X	Y.

3-66

			(7) — (8) —		C_n M FO F1 F $GO F0 G1GO F0 G1C_n + x(12)$	181 OR OR AS 2 F3 1 1) (13)	A2 B2 A S181 181B Cn+4 (16) (14) (15) (G2 P2 C 2 y C	A = B $G P$ $(17) (15$ $(15) (6)$ $(13) P3$)	_/F/6298	5-3						
						TABLE												
••••								Active	Low D	ata								
	Sele	ction			M = H			M =	L; Ari	thmet	ic Op	eratio	ons					
S 3	S2	S1	S0		Logic Inctions		C _n = L	(no cari	ry)		C	; _n = ∣	H (with c	arry)				
L	L	L	L	F	= Ā	F	= A Minu	s 1			F =	A						
L	L	L	н		= AB	F	= AB Mir	nus 1			F =							
L	L	н	L		= Ā + B		$F = A\overline{B}$ Minus 1					$F = A\overline{B}$						
L	L	Н	н		= 1		F = Minus 1 (2's Compl)					Zero	–					
L	Н	L	Ł		$=\overline{A+B}$		$F = A Plus (A + \overline{B})$						s (A + B)					
L	н	L	н		$=\overline{B}$		= AB Plu			1			lus (A + Ì	3) Plus	1			
	н	н	L		= A 0 B	1	F = A Minus B Minus 1					A Mir						
L	H L	н	H L	1	= A + B = A B		F = A + B F = A Plus (A + B)						B) Plus 1	Dive				
L L	1	L			= AB = A ⊕ B				,				s (A + B) s B Plus 1					
н		1	μ				F = A Plus B $F = A\overline{B} Plus (A + B)$								1			
H H	L	L H	H					s (A +	B)		$F = A\overline{B} Plus (A + B) Plus 1$							
H H H	L L	н	L	F	= B	F		s (A +	B)					F = (A + B) Plus 1				
H H	L			F		F	= AB Plu = A + B = A Plus		B)		F =	(A +						
H H H H	L L L	н н	L H	F	= B = A + B	F	= A + B	A*	B)		F = F =	(A + A Plu	B) Plus 1					
H H H H H	L L H	H H L	L H L	F F F	= B = A + B = 0_	F	F = A + B F = A Plus	A* sA	B)		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H H	H H L H H	L H L H L	F F F F	= B = A + B = 0 = A B	F F F F	F = A + B F = A Plus F = AB Plus	A* sA	B)		F = F = F = F =	(A + A Plu AB Pl	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H	H H L H H	L H L H L	F F F F	= B = A + B = 0 = AB = AB	F F F F	$\vec{F} = A + B$ $\vec{F} = A Plus$ $\vec{F} = AB Plus$ $\vec{F} = A\overline{B} Plus$	A* sA	B)		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H H	H H L H H	L H L H H ignificant pos	F F F F sition.	= B = A + B = 0 = AB = AB = A Outpu	F F F F F	F = A + B $F = A Plus$ $F = AB Plu$ $F = AB Plu$ $F = A$ $Activ$	A* s A s A e-Low I	Data		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H H	H H L H H	L H L H ignificant pos	F F F F F S ition.	= B = A + B = 0 = AB = AB = A = A Outpu C _n +	F F F F F	F = A + B $F = A Plus$ $F = AB Plu$ $F = AB Plu$ $F = A$ Activ	A* s A s A e-Low I <i>[igure 2]</i>	Data		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H H	H H L H H	L H L H ignificant pos	F F F F Sittion.	= B = A + B = 0 = AB = AB = A = A Outpu C _n +	F F F F F	$F = A + B$ $F = A Plus$ $F = AB Plu$ $F = A\overline{B} Plu$ $F = A$ Activ	A* s A s A e-Low I <i>figure 2,</i> A ≥ B	Data		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H H	H H L H H	L H L H ignificant pos	F F F F Sition.	= B = A + B = 0 = AB = AB = A = A Outpu C _n +	F F F F F	F = A + B F = A Plus F = AB Plu F = AB Plu F = A Activ (F	A* s A s A e-Low I <i>[igure 2]</i>	Data		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
	L L H H H	H H L H H	L H L H ignificant pos	F F F F Sittion.	= B = A + B = 0 = AB = AB = A = A Outpu C _n +	F F F F F	F = A + B F = A Plus F = AB Plu $F = A\overline{B}$ Plu F = A Activ (F	A* s A s A e-Low I <i>[igure 2]</i> A ≥ B A < B	Data		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1				
H H H H H H H H H	L L H H H	H H L H H	L H L H ignificant pos	F F F F Sition. Put Cn H H L L	= B = A + B = 0 = AB = AB = A = A 	4	F = A + B F = A Plus F = AB Plu $F = A\overline{B}$ Plu F = A Activ (F	A* s A s A e-Low I <i>igure 2</i> , A ≥ B A < B A < B A > B	Data		F = F = F = F =	(A + A Plu AB Pl AB Pli	B) Plus 1 s A Plus 1 lus A Plus us A Plus	1	17			

General Description (Continued)

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_n +4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below.

Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A—B—1, which requires an end-around or forced carry to provide A—B.

The AS181B can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with $C_n = H$ when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_n +4) can also be used to supply

relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables I and II and include exclusive-OR, NAND, AND, NOR, and OR functions.


ALU SIGNAL DESIGNATIONS

The TTL S181 and AS181B can be used with the signal designations of either *Figure 1* or *Figure 2*.

The logic functions and arithmetic operations obtained with signal designations as in *Figure 1* are given in Table I; those obtained with the signal designations of *Figure 2* are given in Table II.

Number			Package Count			
of Bits	Times Using AS181B & AS882	Arithmetic/ Logic Units	Look Ahead Carry Generators	Between ALU's		
1 to 4	5 ns	1	0	None		
5 to 8	10 ns	2	0	Ripple		
9 to 16	14 ns	3 or 4	·1	Full Look-Ahead		
17 to 64	101 ns	5 to 16	2 to 5	Full Look-Ahead		

TABLE III



DM74AS182 Look-Ahead Carry Generator

General Description

Connection Diagram

These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin designation table.

When used in conjunction with the AS181B arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each AS182 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four lookahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.


Carry input and output of the ALUs are in their true form, and the carry propagate (\overline{P}) and carry generate (\overline{G}) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and

compatible with the look-ahead generator. Positive logic equations for the AS182 are:

- $C_{n+x} = G_0 + P_0 C_n$
- $C_{n+y} = G1 + P1 G0 + P1 P0 C_n$
- $C_{n+z} = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 C_n$
 - $\overline{G} = \overline{G3 + P3 \bullet G2 + P3 \bullet P2 \bullet G1 + P3 \bullet P2 \bullet P1 \bullet G0}$
 - $\overline{P} = \overline{P3} P2 P1 P0$

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Offers carry functions in a compatible form for direct connection to the ALU
- Cascadable to perform look-ahead across n-bit adders
- PNP inputs reduce input loading
- Improved AC performance over Schottky at reduced power consumption



Pin Designations

Designation	Pin Nos.	Function
<u> </u>	3, 1, 14, 5	Active Low Carry Generate Inputs
P0, P1, P2, P3	4, 2, 15, 6	Active Low Carry Propagate Inputs
Cn	13	Carry Input
$C_{n+x}, C_{n+y}, C_{n+z}$	12, 11, 9	Carry Outputs
G	10	Active Low Carry Generate Output
P	7	Active Low Carry Propagate Output
V _{CC}	16	Supply Voltage
GND	8	Ground

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	67.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 182

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC} Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage				v
V _{IL}	Low Level Input Voltage			0.8	v
юн	High Level Output Current			-2	mA
IOL Low Level Output Current				20	mA
TA	Free Air Operating Temperature Range	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditio	ins	Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_{I} = -18 \text{ mA}$				-1.2	V	
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$		V _{CC} – 2			v	
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ m}$	A		0.35	0.5	v	
կ	Input Current at Max	$V_{CC} = 5.5V, V_{IH} = 7V$	P 3			200		
	Input Voltage		C _n , P2			300		
			P0, P1, G3			400	μA	
			<u>6</u> 0, <u>6</u> 2			700		
		<u>ច</u> 1			800			
Iн	High Level	$V_{CC} = Max, V_I = 2.7V$	Cn			60		
	Input Current	Input Current		 F3			40	
		P2			60			
			P0, P1, G3			80	μΑ	
			G0 or G2			140		
			<u>G</u> 1			160		
۱ _{IL}	Low Level	$V_{CC} = Max, V_I = 0.4V$	C _n			- 1.5		
	Input Current		P 3			-1		
			Ē2			-1.5	mA	
			Ē0, Ē1, G3			-2		
			GO or G2			-3.5		
			G1			-4		
I _O (Note 3)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V_{\rm CC}$	/	-30		-112	mA	
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High (1)		16	25	mΔ	
			Outputs Low (2)		23	36	mA	

Note 1: I_{CCH} is measured with all outputs open, inputs P3 and G3 at 4.5V, and all other inputs grounded.

Note 2: I_{CCL} is measured with all outputs open, inputs G0, G1, and G2 at 4.5V, and all other inputs grounded.

Note 3: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, IOS.

Switching Characteristics over recommended operating free air temperature range (Note 1) From 25°C, 5V То Symbol Conditions Min Units Parameter Max (Input) (Output) Max <u>G</u>0, <u>G</u>1, t_{PLH} Propagation Delay Time, C_{n+x,} $V_{CC} = 4.5V$ to 5.5V, з 10.5 9.5 ns Low to High Level Output G2, G3, C_{n+y,} $C_L = 50 \text{ pF},$ Ē0, Ē1, $R_L = 500\Omega$ or C_{n+z} Propagation Delay Time, t_{PHL} 2 6 P2, or P3 6 ns High to Low Level Output <u>G</u>0, <u>G</u>1, G Propagation Delay Time, t_{PLH} з 12 11 ns Low to High Level Output G2. G3.

P

 C_{n+x_i}

C_{n+y},

or Cn+z

₽̃1, ₽́2,

or ₱3

Ρ̃0, Ρ̃1,

P2, or P3

Cn

Propagation Delay Time, High to Low Level Output Note 1: See Section 1 for test waveforms and output load.

Propagation Delay Time,

High to Low Level Output

Propagation Delay Time,

Low to High Level Output Propagation Delay Time,

High to Low Level Output Propagation Delay Time,

Low to High Level Output

Function Tables

182

t_{PHL}

t_{PLH}

tPHL

tPLH

t_{PHL}

	Inputs						Output
Ğ3	G2	<u>G</u> 1	G0	P3	Ē2	P1	G
L	x	x	x	х	х	х	L
х	L	X	X	L	X	X	L
Х	X	L	X	L	L	X	L
х	х	х	L	L	L	L	L
	All Other Combinations						н

	Inputs					Output	
Ğ2	G1	<u>G</u> 0	P2	ΡĪ	₽0	Cn	C _{n+z}
Ļ	x	X	x	х	x	X	н
Х	L	x	L	х	X	x	н
Х	X	L	L	L	X	X	н
Х	x	X	L	L	L	н	н
	All Other Combinations						L

H = High level, L = Low level, X = irrelevant

Any inputs not shown in a given table are irrelevant with respect to that output.

	Inputs					
P3	P2	P1	P0	P		
L	L	L	L	L		
All	All Other Combinations					

2

2

2

3

з

8

7.5

6

10

9.5

7.5

7

5.5

9

9

ns

ns


ns

ns

ns

	Inputs	Output	
Ğ0	P 0	Cn	C _{n+x}
L	х	х	н
х	L	н	н
All Oth	ner Combir	L	

	Inputs					
Ğ1	G0	P 1	P 0	Cn	C _{n+y}	
L	X	x	x	х	н	
х	L	L	x	X	н	
х	X	L	L L	н	н	
	All Oth	er Combi	nations		L	



DM74AS230/DM74AS231 TRI-STATE® Bus Driver/Receiver


General Description

This family of Advanced Schottky TRI-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133 ohms. The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight TRI-STATE buffers organized with four buffers having a common TRI-STATE enable gate. The AS230 is organized as 4 bit buffers inverting and 4 bit buffers non inverting. The AS231 is organized as two 4 bit wide inverting buffers with separate complementary output control buffers.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved switching performance over low power Schottky counterpart
- Functional and pin compatible with low power Schottky counterpart
- Switching response specified into 500Ω and 50 pF
- Low level drive current 74AS = 48 mA
- Specified to interface with CMOS at V_{OH} = V_{CC} 2V

Connection Diagrams



Function Tables

'AS230

Inputs		Out	puts
Ğ	A	1Y	2Y
L	L	. Н	L
L	н	L	н
н	Х	Z	Z


H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Z = High Impedance (off)

*Contact your local NSC representative about surface mount (M) package availability.



'AS231

1A L

н

х

Output 1Y

н

L

z

Inputs

1G

L

L

н

'AS231

uts	Output
2A	2Y
L	н
Н	L
х	z
	2A L

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	57.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

0	Demonster		DM74AS 230, 23	1	
Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
ViH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			- 15	mA
lol	Low Level Output Current			64	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Co	nditions	Min	Тур	Max	Unite
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm IN}$	I = −18 mA			-1.2	v
VOH	High Level Output	I _{OH} = Max, V _C	$I_{OH} = Max, V_{CC} = 4.5V$				v
	Voltage	$I_{OH} = -2 \text{ mA},$	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$				v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$			0.35	0.55	v
11	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
lін	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IN} = 2.7 V$				20	μA
կլ	Low Level Input Current	$V_{\rm CC} = 5.5V$	Others			-0.5	mA
			AS230 2A Inputs			-1	
I _{OZH}	High Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.7 V$				50	μΑ
lozl	Low Level TRI-STATE Output Current	$V_{\rm CC} = 5.5 V, V_{\rm C}$	_D = 0.4V			-50	μΑ
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm C}$	OUT = 2.25V	-50		- 150	mA
Icc	74AS230	$V_{CC} = 5.5V$	Outputs High		16	25	
	Supply Current		Outputs Low		55	87	mA
			TRI-STATE		29	46	
lcc	74AS231	$V_{\rm CC} = 5.5V$	Outputs High		12	18	
	Supply Current		Outputs Low		52	82	mA
			TRI-STATE		25	39	

230 • 231

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	From	То	Conditions	DM74	AS230	Units
Symbol	Faialletet	(Input)	(Output)	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low-to-High Level Output			$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	2.5	6.5	
t _{PHL}	Propagation Delay Time High-to-Low Level Output	1A	1A 1Y	C _L = 50 pF	2	5.7	ns
t _{PLH}	Propagation Delay Time Low-to-High Level Output		2A 2Y		2.5	6.2	
t _{PHL}	Propagation Delay Time High-to-Low Level Output	2A			2	6.2	ns
t _{PZH}	Output Enable to High Level				2	6.4	
t _{PZL}	Output Enable to Low Level	10	1Y		2	8.5	
t _{PHZ}	Output Disable from High Level	IG	11		2	5	ns
t _{PLZ}	Output Disable from Low Level				2	9.5	
t _{PZH}	Output Enable to High Level				2	9	
t _{PZL}	Output Enable to Low Level				2	7.5	
t _{PHZ}	Output Disable from High Level	2 <u>G</u>	2Y		2	6	ns
t _{PLZ}	Output Disable from Low Level				2	. 9]

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	From	То	Conditions	DM74	AS231	Units
Symbol	Falancici	(Input)	(Output)	Conditions	Min	Max	••••••
t _{PLH}	Propagation Delay Time Low-to-High Level Output			$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	2	6.5	
t _{PHL}	Propagation Delay Time High-to-Low Level Output		Y	C _L = 50 pF	2	5.7	ns
t _{PZH}	Output Enable to High Level				2	6.4	
t _{PZL}	Output Enable to Low Level	ច	Y		2	8.5	
t _{PHZ}	Output Disable from High Level		G	Ť		2	5
t _{PLZ}	Output Disable from Low Level				2	9.5	
t _{PZH}	Output Enable to High Level				3	6	
t _{PZL}	Output Enable to Low Level		l y		3	9	
t _{PHZ}	Output Disable from High Level	G	Y		3	6	ns
tPLZ	Output Disable from Low Level]			3	7	}

Note 1: See Section 1 for test waveforms and output load.

3

National Semiconductor

DM74AS240, 241, 242, 243, 244 TRI-STATE® Bus Driver/Receiver


General Description

This family of Advance Schottky TRI-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133 ohms. The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight TRI-STATE buffers organized with four buffers having a common TRI-STATE enable gate. The AS240, 241 and 244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidirectional. The AS242 and 243 are organized four wide bidirectional in a 14 pin package. The buffer selection includes inverting and non-inverting, with enable or disable TRI-STATE control.

Connection Diagrams

3

1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4




5 6

Order Number DM74AS240N See NS Package Number N20A*

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved switching performance with less power dissipation compared with Schottky counterpart
- Functional and pin compatible with 54/74LS and Schottky counterpart
- Switching response specified into 500 ohm and 50 pF
- Specified to interface with CMOS at V_{OH} = V_{CC} 2V



See NS Package Number N20A*

*Contact your local NSC representative about surface mount (M) package availability.

10

TL/F/6298-1

2Y1 GND


Supply Voltage, V _{CC}	>	7V
Input Voltage		7V
Voltage Applied to D	Disabled Output	5.5V
Operating Free Air 1	Femperature Range	0°C to +70°C
Storage Temperatu	re Range	-65°C to +150°C
Typical θ_{JA}		
AS240/241/244	N Package	57.0°C/W
	i i i uonago	
	M Package	76.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions


Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
юн	High Level Output Current			-15	mA
loL	Low Level Output Current			64	mA
TA	Free Air Operating Temperature	0		70	°C

Connection Diagrams (Continued)




Order Number DM74AS242N See NS Package Number N14A*

Dual-In-Line Package



Order Number DM74AS243N See NS Package Number N14A*



Order Number DM74AS244WM, N See NS Package Number M20B or N20A TL/F/6298-5

*Contact your local NSC representative about surface mount (M) package availability.

Symbol	Parameter		Conditions		Min	Тур	Мах	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	N = -18 mA				-1.2	v
V _{OH}	High Level Output	$V_{\rm CC} = 4.5 V, I_{\rm C}$	_{OH} = −3 mA		2.4	3.2		
	Voltage	$V_{\rm CC} = 4.5 V, I_{\rm C}$	он = Max	·	2.4			v
		$I_{OH} = -2 mA$, $V_{CC} = 4.5V$ to	5.5V	V _{CC} -2			
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V, I_{\rm C}$	_{DL} = Max			0.35	0.55	v
lj	Input Current at Max Input Voltage	$V_{CC} = 5.5V$	$V_{iN} = 7V$	Others			100	
			$V_{iN} = 5.5V$	For AS242, 243 (A or B)			100	μA
ĥн	High Level Input Current	V _{CC} = 5.5V, V	/ _{IN} = 2.7V	AS242, 243 (A or B)			70	μA
				Others			20	
lιL	Low Level Input Current	$V_{CC} = 5.5 V, V_{IN} = 0.4 V$		AS240, 241 (G, G), 242, 243 (Control Inputs), 244 (G)			-500	μΑ
				AS241 (A), 243 (A or B), 244 (A)			1000	
lozн	High Level TRI-STATE Output Current	$V_{CC} = 5.5V, V = 2.7V$		_			50	μA
I _{OZL}		V _{CC} = 5.5V, V = 0.4V AS242		AS242			-500	
	Output Current			AS240, 241, 244			-50	μA
			AS243				-1000	
I _O (Note)	Output Drive Current	$V_{\rm CC} = 5.5 V, V$	_{OUT} = 2.25V		50	-115	- 150	mA
lcc	AS240	$V_{\rm CC} = 5.5V$	Outpu	its High		11	17	
	Supply Current		Outpu	uts Low		51	75	mA
	······································		TRI-S	STATE		24	38	
lcc	AS241	$V_{\rm CC} = 5.5V$	Outpu	its High		22	35	
	Supply Current		Outpu	uts Low		61	90	mA
				STATE		35	56	
cc	AS242	$V_{CC} = 5.5V$	A Port Ou	utputs High		18	28	4
	Supply Current		A Port O	utputs Low	uts Low		60	mA
			TRI-S	STATE		25	39	
cc	AS243 Supply Current	$V_{\rm CC} = 5.5 V$		utputs High		28	44	m ^
]	Supply Surrell			utputs Low			74	mA
			TRI-S	STATE		35	56	
cc	AS244 Supply Current	$V_{\rm CC} = 5.5V$	Outpu	its High		22	34	
	Supply Current		Outpu	uts Low		60	90	mA

I

240 • 241 • 242 • 243 • 244

240 • 241 • 242 • 243 • 244

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low-to-High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	A	Y	2	6.5	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output		A	Y	2	5.7	ns
tPZL	Output Enable to Low Level]	G	Y	2	9	ns
t _{PZH}	Output Enable to High Level		G	Y	2	6.4	ns
tPLZ	Output Disable from Low Level		G	Y	2	9.5	ns
t _{PHZ}	Output Disable from High Level		G	Y	2	5	ns

'AS241 Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low-to-High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	A	Y	2	6.2	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output		А	Y	2	6.2	ns
t _{PZL}	Output Enable to Low Level		1G	Y	2	7.5	ns
t _{PZH}	Output Enable to High Level		1G	Y	2	9	ns
t _{PLZ}	Output Disable from Low Level		1G	Y	2	9	ns
t _{PHZ}	Output Disable from High Level		1G	Y	2	6	ns
t _{PZL}	Output Enable to Low Level		2G	Y	3	8.5	ns
tezh	Output Enable to High Level		2G	Y	3	10.5	ns
t _{PLZ}	Output Disable from Low Level		2G	Y	3	12	ns
tPHZ	Output Disable from High Level		2G	Y	3	7	ns

'AS242 Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low-to-High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	A or B	B or A	2	6.5	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output		A or B	B or A	2	5.7	ns
t _{PZL}	Output Enable to Low Level		GBA	Α	3	9	ns
t _{PZH}	Output Enable to High Level		GBA	A	3	7.5	ns
t _{PLZ}	Output Disable from Low Level		GBA	A	3	13	ns
t _{PHZ}	Output Disable from High Level		GBA	A	1.5	7	ns
tPZL	Output Enable to Low Level		GAB	В	2	8	ns
t _{PZH}	Output Enable to High Level		GAB	В	2	7	ns
tPLZ	Output Disable from Low Level		GAB	В	2	12.5	ns
t _{PHZ}	Output Disable from High Level		GAB	В	2	7.5	ns

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low-to-High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	A or B	B or A	3	7.5	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output		A or B	B or A	3	6.5	ns
t _{PZL}	Output Enable to Low Level		GAB	В	2	7.5	ns
t _{PZH}	Output Enable to High Level		GAB	В	2	9	ns
t _{PLZ}	Output Disable from Low Level		GAB	В	2	9	ns
t _{PHZ}	Output Disable from High Level		GAB	В	2	6.5	ns
tpzL	Output Enable to Low Level		GBA	A	3	8.5	ns
t _{PZH}	Output Enable to High Level		GBA	A	3	10.5	ns
t _{PLZ}	Output Disable from Low Level		GBA	Α	3	11	ns
t _{PHZ}	Output Disable from High Level	1	GBA	Α	3	7	ns

'AS244 Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
^t PLH	Propagation Delay Time Low-to-High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$	А	Y	2	6.2	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	C _L = 50 pF	А	Y	2	6.2	ns
t _{PZL}	Output Enable to Low Level		Ğ	Y	2	7.5	ns
t _{PZH}	Output Enable to High Level		G	Y	2	9	ns
t _{PLZ}	Output Disable from Low Level		G	Y	2	9	ns
tPHZ	Output Disable from High Level		G	Y	2	6	ns

Note 1: See Section 1 for test waveforms and output load.

Function Tables

AS240

In	outs	Output
G	A	Y
L	L	н
L	н	L
н	x	Z

Inp	outs	Output
Ğ	A	Y
L	L	L
L	́н	н
н	X	z

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Z = High Impedance .

AS241

	Inputs				puts
2G	1G	1A	2A	1Y	2Y
X	L	L	x	L	
х	L	н	х	н	
х	н	х	X	z	
н	х	х	L		L
н	х	х	н		н
L	x	х	X		z

AS242, AS243

INP	UTS	'AS242	'AS243
GAB	GBA	A3242	A0240
L	L	Ā to B	A to B
н	Н	B to A	B to A
н	L	Isolation	Isolation
L	н	Latch A and B	Latch A and B
		(A = B)	(A = B)


DM74AS245 Octal Bus Transceiver with TRI-STATE® Outputs

General Description

This advanced Schottky device contains 8 pairs of TRI-STATE logic elements configured as octal bus transceivers. These circuits are designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. Two way communication between buses is controlled by the (DIR) input. Data transmits either from the A bus to the B bus or from the B bus to the A bus. Both the driver and receiver outputs can be disabled via the (\overline{G}) enable input which causes outputs to enter the high impedance mode so that the buses are effectively isolated.

Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Non-inverting logic output
- TRI-STATE outputs independently controlled on A and B buses
- \blacksquare Low output impedance to drive terminated transmission lines to 133Ω
- Switching response specified into 500Ω/50 pF
- Specified to interface with CMOS at V_{OH} = V_{CC} 2V
- PNP inputs reduce input loading
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range



Supply Voltage, V _{CC}	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	51.5°C/W
M Package	76.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			- 15	mA
IOL	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.2	v
VOH	High Level Output	$V_{CC} = 4.5V, I_{OH} = -3 \text{ mA}$		2.4	3.2		
	Voltage	$V_{CC} = 4.5V, I_{OH}$	= -15 mA	2	2.3		v
		$I_{OH} = -2 \text{ mA, V}$	$_{\rm CC} = 4.5 V$ to 5.5 V	V _{CC} – 2			
VOL	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$			0.35	0.55	v
II	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V,$ ($V_{IN} = 5.5V$ for A or B Ports)				0.1	mA
lін	High Level Input Current	$V_{\rm CC} = 5.5V,$	Control Inputs			20	μA
		$V_{IN} = 2.7V$	A or B Ports			70	μη
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V,$	Control Inputs		[-0.5	mA
	a second	$V_{IN} = 0.4V$	A or B Ports			-0.75	1112
ю	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-50		- 150 [°]	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Output High		62	97	
			Output Low		95	149	mA
			TRI-STATE		79	123	

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	То	Min	Max	Units
^t PLH	Propagation Delay Time High-to-Low Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega,$	A or B	B or A	2	7.5	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	C _L = 50 pF	A or B	B or A	2	7	ns
t _{PZL}	Output Enable Time to Low Level		G	A or B	2	8.5	ns
t _{PZH}	Output Enable Time to High Level		G	A or B	2	9	ns
t _{PLZ}	Output Disable Time from Low Level		G	A or B	2	9.5	ns
t _{PHZ}	Output Disable Time from High Level		G	A or B	2	5.5	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS257/DM74AS258 TRI-STATE® Quad 1 of 2 Line Data Selector/Multiplexer

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four TRI-STATE outputs that can interface directly with data lines of bus-organized systems. A 4-bit word selected from one of two sources is routed to the four outputs. The AS257 presents true data whereas the AS258 presents inverted data to minimize propagation delay time.

This TRI-STATE output feature means that n-bit (paralleled) data selectors with up to 300 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range


Connection Diagram

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts
- TRI-STATE buffer-type output drive bus lines directly
- Expand any data input point
- Multiplex dual data buses
- General four functions of two variables (one variable is common)

TL/F/6107-1

Source programmable counters





Function Table

	OUT	PUT Y			
	SELECT	A	в	AS257	AS258
н	x	X	х	Z	Z
L	L	L	Х	L	н
L	L	н	X	Н	L
L	н	X	L	L	н
L	н	X	н	Н	L
H = High Level, L	= Low Level, 2	x = Dc	on't Ca	'e	

Z = High Impedance (off)

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	75.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			- 15	mA
I _{OL}	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Para	meter	Condition	ns	Min	Тур	Max	Units
V _{IK}	Input Clam Voltage	p	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	v
VOH	High Level	Output	$V_{CC} = 4.5V, I_{OH} = Max$		2.4	3.2		v
	Voltage		$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	/ to 5.5V	$V_{CC} - 2$			V
V _{OL}	Low Level Voltage	Output	$V_{CC} = 4.5V$, $I_{OL} = Max$			0.35	0.5	v
lj –	Input Curre	ent @	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 7 V$	А, В, <u>G</u>			0.1	mA
	Max Input	Voltage		Select			0.2	110/1
l _H	High Level	Input	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2.7 V$	A, B, G	-		20	μA
	Current			Select			40	μ
l _{IL}	Low Level	Input	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$	Select			-1	mA
	Current			All Others			-0.5	
I _O (Note 1)	Output Driv Current	/e	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I _{OZH}	Off-State C Current, Hi Level Volta Applied	gh.	$V_{CC} = 5.5V$ $V_{O} = 2.7V$				-50	μΑ
I _{OZL}	Off-State C Current, Lo Voltage Ap	w Level	$V_{CC} = 5.5V$ $V_{O} = 0.4V$				-50	μA
Іссн	Supply	AS257		Outputs High		12.9	19.7	mA
	Current	AS258]			8.8	-13.5	mA
ICCL	Supply	AS257	$V_{\rm CC} = 5.5V$	Outputs Low		19	30.6	mA
	Current	AS258	Outputs Open			15.8	24.6	mA
lccz	Supply	AS257] .	Outputs Disabled		19.7	31.9	mA
	Current	AS258]	,		15.5	25.2	mA

Symbol	Parameter	From	То	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	Data	Any Y	$V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF,	1	5.5	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output			$R_L = 500\Omega$	1	6	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Select	Any Y		2	11	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output				2	10	ns
^t PZH	Output Enable Time to High Level	OUTPUT Control	Any Y		2	7.5	ns
t _{PZL}	Output Enable Time to Low Level				2	9.5	ns
t _{PHZ}	Output Disable Time, from High Level	OUTPUT Control	Any Y		1.5	6.5	ns
t _{PLZ}	Output Disable Time, from Low Level				2	7	ns
'AS258	Switching Charact		er recomm	ended operating free air te	mperature	range (Note	ə 1)
Symbol	Parameter	From	То	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	Data	Any Y	$V_{CC} = 4.5V$ to 5.5V, $C_L = 50 \text{ pF}$,	1	5	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output			$R_L = 500\Omega$	1	4	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Select	Any Y		2	9.5	ns
t _{PHL}	Propagation Delay Time,				2	10	ns
PHL	High to Low Level Output						
	High to Low Level Output Output Enable Time to High Level	OUTPUT Control	Any Y		2	8	ns
tpzh	Output Enable Time to	1	-		2	8 10	ns ns

t_{PLZ} Output Disable Time, from Low Level

from High Level

t_{PHZ}

Output Disable Time,

Note 1: See Section 1 for test waveforms and output load.

257 • 258

3

OUTPUT

Control

Any

Y

1.5

2

6


6.5


ns

ns

Logic Diagrams

257 • 258





3-88

DM74AS264 Look-Ahead Carry Generator

General Description

This circuit is a high speed, look-ahead carry generator capable of anticipating a carry across four counters. It is cascadable to perform look-ahead across N-bit counters. Carry, generator-carry and propagate-carry output functions are provided as shown in the connection diagram.

This circuit can accommodate counters which have either low level carry pulse or high level carry pulse outputs, and can provide high speed carry look-ahead capability for any word length. Each AS264 generates the look-ahead (anticipated carry) across a group of four counters, and in addition, other carry look-ahead circuits may be employed to anticipate a carry across sections of four look-ahead packages up to N bits. This method of cascading circuits to perform multi-level look-ahead is illustrated under Typical Applications.


Features

- Advanced oxide-isolated, ion implanted Schottky TTL process
- Switching specification at 50 pF
- Switching specifications guaranteed over full temperature range and V_{CC} range

TI /F/6302-1

PNP inputs reduce input loading

Connection Diagram



Top View

Order Number DM74AS264N See NS Package Number N16A*

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Operating Free Air Temperature	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	67.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	V
lон	High Level Output Current			-2	mA
IOL	Low Level Output Current			20	mA
TA	Operating Free-Air Temperature	0		70	°C

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise specified)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ m}$	A			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, I_{OH}	= −2 mA	V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ m}$	A		0.3	0.5	V
կ	Input Current	$V_{\rm CC} = 5.5 V, V_{\rm I} = 7 V$	Cn			500	
	@ Max Input Voltage		G0, G2			700	
	Vonage		G1			800	μA
			G3, P0, P1			400	μι
			P2			300	
			P3			200	
łн	High Level	$V_{\rm CC} = 5.5 V, V_{\rm I} = 2.7 V$	C _n			100	
	Input Current		G0, G2			140	
			G1			160	μA
			G3, P0, P1			80	μn
			P2			60	
			P3			40	
-μ _L	Low Level	$V_{CC} = 5.5V, V_{I} = 0.4V$	Cn			-2.5	
	Input Current		G0, G2			-3.5	
			G1			-4	mA
			G3, P0, P1			-2	
			P3			-1	
			P2			-1.5	
I _O (Note 2)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V_{\rm CC}$	/	-30		-112	mA
ICCH	Supply Current with Outputs High	$V_{CC} = 5.5V$			26	38	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V$			28	43	mA

Note 1: All typicals are at V_{CC} = 5V and T_A = 25°C.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, IOS.

Symbol	Parameter	From (Input)	To (Output)	Conditions	Min	Max	25°C 5V Max	Units
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	P or G	C _{n+x} , C _{n+y} ,	$C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$	2	8	7.5	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		or C _{n+z}	V _{CC} = 4.5V to 5.5V	2	7	7	ns
^t PLH	Propagation Delay Time, Low-to-High Level Output	P or G	G		3	9.5	9	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output				3	8.5	8	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Р	Р		2	7.5	7	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output				2	6.5	6	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Cn	C _{n+x} , C _{n+y} ,		3	9	8.5	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		or C _{n+z}		2	8	7.5	ns

Note 1: See Section 1 for test waveforms and output load.

Function Tables

Logic Equations for the 'AS264 are:

 $\begin{array}{c} \mbox{Active High Carry}\\ \mbox{Counters}\\ (C_n = H)\\ C_{n+y} = \overline{G0}\\ C_{n+y} = \overline{G0} \bullet \overline{G1}\\ C_{n+y} = \overline{G0} \bullet \overline{G1} \bullet \overline{G2}\\ \overline{G} = \overline{G0} \bullet \overline{G1} \bullet \overline{G2} \bullet \overline{G3}\\ \overline{P} = 0 \end{array}$

			Inp	uts				Output
G3	G2	G1	G0	P3	P2	P1	PO	G
L	х	х	Х	x	х	x	х	L
X	L	Х	Х	L	х	X	х	L
X	X	L	Х	L	L	X	X	L
X	X	Х	L	L	L	L	X	L
X	x	X	X	ΙL	L	ΙL	ΙL	L
		All Ot	her Co	mbina	tions			н

		Inputs			Output
G1	G0	P1	PO	Cn	C _{n+y}
н	х	·H	x	x	н
н	н	x	н	x	н
н	н	l x	x	н	н
	All Othe	r Combi	inations		L


 $\begin{array}{c} \mbox{Active Low Carry}\\ \mbox{Counters}\\ \mbox{(C_n = L)}\\ C_{n+x} = \overline{P0}\\ C_{n+y} = \overline{P0} \bullet \overline{P1}\\ C_{n+z} = \overline{P0} \bullet \overline{P1} \bullet \overline{P2}\\ \overline{P} = \overline{P0} + \overline{P1} + \overline{P2} + \overline{P3}\\ \mbox{G} = \overline{P1} \box{G3} \box{G2} \box{G1} + \overline{P2} \box{G3} \box{G2} \box{G1} \\ + \overline{P3} \box{G3} \box{G3} \end{array}$


		Inputs			Output
P3	P2	P1	PO	Cn	P
L	Ĺ	L	L	L	L
	All Othe	er Comb	inations		н

	Inputs				
G0	PO	Cn	C _{n+x}		
н	н	Х	н		
н	х	н	н		
All Oth	er Combin	ations	L		

	Output						
G2	2 G1 G0 P2 P1 P0 C _n					C _{n+z}	
н	х	х	н	х	x	x	н
н	н	X	X	н	X	X	н
н	н	н	X	X	н	X	н
н	Ιн	н	l x	l x	l x	н	н
	A	II Othe	r Comb	ination	S		L

264





DM74AS280 9-Bit Parity Generator/Checker

General Description


These universal, 9-bit parity generators/checkers utilize advanced Schottky high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading.

The AS280 can be used to upgrade the performance of most systems utilizing the '180 parity generator/checker. Although the AS280 is implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and no internal connection at pin 3. This permits the AS280 to be substituted for the '180 in existing designs to produce identical function even if 'AS280s are mixed with existing '180s.

Features

- Generates either odd or even parity for nine data lines
- Inputs are buffered to lower the drive requirements
- Can be used to upgrade existing systems using MSI parity circuits
- Cascadable for N-bits
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Connection Diagram



Order Number DM74AS280M or DM74AS280N See NS Package Number M14A or N14A

Function Table

Number of Inputs (A	Outputs			
thru I) that are High	ΣEven	ΣOdd		
0, 2, 4, 6, 8	H	L		
1, 3, 5, 7, 9	L	Н		

L = Low State

H = High State

	unga
Supply Voltage	7 V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	77.0°C/W 108.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-2	mA
l _{OL}	Low Level Output Current			20	mA
TA	Free-Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended free-air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2$ mA, $V_{CC} = 4.5$ V to 5.5V	V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = Max$		0.35	0.5	v
lj –	Input Current @ Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$			0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5 V$, $V_{IL} = 0.4 V$			-0.5	mA
l ₀	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-30		112	mA
lcc	Supply Current	$V_{CC} = 5.5V$		25	35	mA

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	$\label{eq:VCC} \begin{split} V_{CC} &= 4.5 \text{V to } 5.5 \text{V}, \\ C_L &= 50 \text{ pF}, \end{split}$	Data	ΣEven	3	12	ns
PHL	Propagation Delay Time, High to Low Level Output	$R_L = 500\Omega$			3	11	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output		Data	ΣOdd	з	12	ns
PHL	Propagation Delay Time, High to Low Level Output				3	11.5	ns

Note 1: See section 1 for test waveforms and output load.

Logic Diagram

280




TL/F/6303-2

Typical Applications

Three AS280s can be used to implement a 25-line parity generator/checker.

As an alternative, the outputs of two or three parity generators/checkers can be decoded with a 2-input (AS86) or 3-input (S135) exclusive-OR gate for 18 or 27-line parity applications. Longer word lengths can be implemented by cascading AS280s. As shown in *Figure 2*, parity can be generated for word lengths up to 81 bits.




K

DM74AS282 Look-Ahead Carry Generator with Selectable Carry Inputs

General Description

This circuit is a high-speed, look-ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. It is cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagatecarry functions are provided.

When used in conjunction with the 'AS881 arithmetic logic unit, this generator provides high-speed carry look-ahead capability for any word length. Each 'AS282 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four lookahead packages up to n bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under Typical Applications.



The carry functions (inputs, outputs, generate and propagate) of the look-ahead generator are implemented in compatible forms for direct connection to the 'AS881 ALU. The carry inputs are selectable in either active high or active low.

Features

- Selectable input version of 'AS182 allows double precision carry
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching specification at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- PNP inputs reduce input loading

Logic Equations

 $\begin{array}{l} C_{n+x} = G0 + P0 \ C_n \\ C_{n+y} = G1 + P1 \ G0 + P1 \ P0 \ C_n \\ C_{n+z} = G2 + P2 \ G1 + P2 \ P1 \ G0 + P2 \ P1 \ P0 \ C_n \\ \hline G = G3 + P3 \ G2 + P3 \ P2 \ G1 + P3 \ P2 \ P1 \ G0 \\ \hline \overline{P} = P3 \ \overline{P2} \ \overline{P1} \ P0 \end{array}$

Pin Designations

Designations	Function
<u> </u>	Carry Generate Inputs
P 0, P 1, P 2, P 3	Carry Propagate Inputs
C _{nA} , C _{nB}	Carry Inputs
C _n ′	Selected Carry
$C_{n+x}, C_{n+y}, C_{n+z}$	Carry Outputs
G	Carry Generate Outputs
P	Carry Propagate Outputs
S0, S1	Carry Select Inputs
V _{CC}	Supply Voltage
GND	Ground

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} Ν Package Μ Package	67.0°C/W 97.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			-2	mA
lol	Low Level Output Current			20	mA
TA	Operating Free-Air Temperature	0		70	°C

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise specified)

Symbol	Parameter	Conditi	Min	Typ (Note 1)	Max	Units		
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ m}$			-1.2	v		
VOH	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, I_{OH}	V _{CC} – 2			v		
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 m.$	A		0.3	0.5	v	
ł _i	Input Current	$V_{CC} = 5.5V, V_1 = 7V$	C _{n1} , C _{n2}			200		
	at Maximum Input Voltage		P3			200		
	input voltage		P2			300	μA	
			P0, P1, G3, S0, S1			400		
			<u>G0, G2</u>			700		
						800		
Iн	High Level	$V_{\rm CC} = 5.5 V, V_{\rm I} = 2.7 V$	C _{n1} , C _{n2}			40	μΑ	
	Input Current		P3			40		
			P2			60		
			P0, P1, G3, S0, S1			80		
			<u>G0, G2</u>			140]	
			<u>G1</u>			160		
lir	Low Level	$V_{CC} = 5.5V, V_1 = 0.4V$	C _{n1} , C _{n2}			-1		
	Input Current		P3			-1	mA	
			P2			-1.5		
			P0, P1, G3, S0, S1			-2	1	
			<u>G0, G2</u>			-3.5		
			GI			-4		

Electrical Characteristics (Continued)

over recommended operating free-air temperature range (unless otherwise specified)

Symbol	Parameter	eter Conditions		Typ (Note 1)	Max	Units
I _O (Note 2)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$	-30		-112	mA
Іссн	Supply Current with Outputs High	$V_{\rm CC} = 5.5 V$		22	35	mA
ICCL	Supply Current with Outputs Low	$V_{\rm CC} = 5.5 V$		26	49	mA

Note 1: All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current I_{OS}.


Switching Characteristics over recommended supply and temperature range (Note 3)

Symbol	Parameter	From (Input)	To (Output)	Conditions	Min	Max	25°C 5.0V Max	Units						
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	P or G	C _{n + x,} C _{n + y,}	$\begin{array}{l} C_L = 50 \text{ pF}, \\ R_L = 500 \Omega \end{array}$	3	• 11	10	ns						
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		or C _{n + z}	$V_{CC} = 4.5V$ to 5.5V	2	7	6.5	ns						
^t PLH	Propagation Delay Time, Low-to-High Level Output	P or G	G		2	11	10	ns						
tPHL	Propagation Delay Time, High-to-Low Level Output										2	8	7	ns
tPLH	Propagation Delay Time, Low-to-High Level Output	P	P		2	8	7	ns						
t _{PHL}	Propagation Delay Time, High-to-Low Level Output				2	6	5.5	ns						
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	C _{n1} C _{n2} ,	C _{n + x} , C _{n + y} ,		3	14	13	ns						
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1, S0	or C _{n + z}		3	12	11	ns						
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	C _{n1} , C _{n2} , S1, S0	C _n '		3	12	11	ns						
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		1		3	11	10	ns						

Note 3: See Section 1 for test waveforms and output load.

Typical Application





282

Function Tables

Function Table for $\overline{\mathbf{G}}$ Output

	Inputs							
Ğ3	G2	Ğ1	G0	P 3	P2	₽1	Output G	
L	х	х	x	х	х	х	L	
х	L	х	x	L	x	х	L	
х	х	L	x	L	L	x	L	
х	х	х	L	L	L	L	L	
	All Other Combinations							

Function Table for \overline{P} Output

	Inputs					
P3	P 2	₽1	Ρ̈́Ο	Ē		
L	L	L	L	L		
A	All Other Combinations					

Function Table for $\mathbf{C}_{n}{'}$ Output

Inp	outs	Output
S1	S0	C _n ′
L	Ĺ	C _{nA}
L	н	\overline{C}_{nA}
н	L	C _{nB}
н	н	

Function Table for C_{n+x} Output

	Output		
G0	Ρ̈́0	Cn'	C _{n+x}
L	X	х	н
X	L	н	н
All Ot	L		

Function Table C_{n+y} Output

	Output				
<u>G</u> 1	Ğ0	P1	P0	C _{n'}	C _{n+y}
L	X	х	х	х	Н
х	L	L	х	x	н
х	х	L	L	н	н
	L				

Function Table for C_{n+z} Output

	Output						
G2	G1	G0	P2	Ē1	P 0	C _{n'}	Output C _{n+z}
L	х	x	x	х	х	х	н
х	L	x	L	х	x	х	н
х	x	L	L	L	x	х	н
х	x	x	L	L	L	н	н
	L						

DM74AS286 9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port

General Description

These universal, 9-bit parity generators/checkers utilize advanced Schottky high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading.

The 'AS286 can be used to upgrade the performance of most systems utilizing the 'AS180, 'AS280 parity generator/ checker. Although the 'AS286 is implemented without expander inputs, the corresponding function is provided by the availability of an input pin XMIT. XMIT is a control line which makes parity error output active and parity an input port when "high"; when "low", parity error output is inactive and parity becomes an output port. In addition, parity I/O control circuitry contains a feature to keep the I/O port in the TRI-STATE® during power up or down to prevent bus glitches.


Features

- PNP inputs to reduce bus loading
- Generates either odd or even parity for nine data lines
- Inputs are buffered to lower the drive requirements
- Can be used to upgrade existing systems using MSI parity circuits
- Cascadable for n-bits
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

TL/F/6305-1

A parity I/O portable to drive bus

Connection Diagram



Top View

Order Number DM74AS286N See NS Package Number N14A*

Function Table

Number of Inputs	Parity I/O		XMIT	Parity	Mode of	
(A thru I) that are High	Input	Output		Error	Operation	
0, 2, 4, 6, 8	N/A	Н	L	н	Parity	
1, 3, 5, 7, 9	N/A	L	L	Н	Generator	
0, 2, 4, 6, 8	. Н	N/A	н	Н	Parity	
0, 2, 4, 6, 8	L	N/A	н	L	Checker	
1, 3, 5, 7, 9	н	N/A	н	L	Parity	
1, 3, 5, 7, 9	L	N/A	Н	Н	Checker	

= Low Logic Level

H = High Logic Level N/A = Not Applicable

*Contact your local NSC representative about surface mount (M) package availability.



Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	77.0°C/W 108.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Тур	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage	2			V	
VIL	Low Level Input Voltage				0.8	V
юн	High Level Output Current	Parity I/O			- 15	mA
_		Parity Error			-2	mA
IOL	Low Level Output Current	Parity I/O			48	mA
		Parity Error			20	mA
TA	Operating Free-Air Temperatur	0		70	°C	

Electrical Characteristics


over recommended free-air temperature range (Note 1). All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.


Symbol	Parameter	Conditions	Conditions		Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$				-1.2	v
VOH	High Level Output	$I_{OH} = Max, V_{CC} = 4.5V$		2.4	3.2		v
	Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2$ mA		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$			0.35	0.5	v
l,	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$ (V _I = 5.5V for Parity I/O)				0.1	mA
ţн	High Level Input Current	$V_{CC} = 5.5V$	Others			20	μA
		V _{IH} = 2.7V (Note 1)	Parity I/O			50	
l _{iL}	Low Level Input Current	V _{CC} = 5.5V, V _{IL} = 0.4V (Note 1)				-0.5	mA
l _o	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$, Transmit Mode $\overline{XMIT} = Low$				43	mA
		Receive Mode XMIT = High				50	mA

Note 1: For I/O ports, the parameters I_{IH} and I_{IL} include the off-state current, I_{OZH} and $I_{OZL}.$

Symbol	Parameter	From	То	Min	Max	Units
^t PLH	Propagation Delay Time from Low to High Level Output	Any Data Input	Parity I/O	3	15	ns
t _{PHL}	Propagation Delay Time from High to Low Level Output	Any Data Input	Parity I/O	3	14	ns
t _{PLH}	Propagation Delay Time from Low to High Level Output	Any Data Input	Parity Error	3	16.5	ns
t _{PHL}	Propagation Delay Time from High to Low Level Output	Any Data Input	Parity Error	3	16.5	ns
^t PLH	Propagation Delay Time from Low to High Level Output	Parity I/O	Parity Error	3	9	ns
t _{PHL}	Propagation Delay Time from High to Low Level Output	Parity I/O	Parity Error	3	9	ns
t _{PZL}	Output Enable Time to Low Level	XMIT	Parity I/O	3	16	ns
^t PLZ	Output Disable Time from Low Level	XMIT	Parity I/O	3	10	ns
^t PZH	Output Disable Time from High Level	XMIT	Parity I/O	3	13	ns
^t PHZ	Output Enable Time to High Level	XMIT	Parity I/O	3	11.5	ns

Note 1: See Section 1 for test waveforms and output load.





DM74AS373 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the AS373 are transparent D-type latches, meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS and ALS TTL counterparts
- Improved AC performance over LS and ALS TTL counterparts
- TRI-STATE buffer-type outputs drive bus lines directly



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	52.5°C/W
M Package	70.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			-15	mA
I _{OL}	Low Level Output Current			48	mA
t _W	Width of Enable Pulse, High	4.5			ns
t _{SU}	Data Setup Time	2↓			ns
t _H	Data Hold Time	3↓			ns
TA	Free Air Operating Temperature	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condition	S	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5 V$, $I_{I} = -18 mA$				-1.2	v
VOH	High Level Output	$V_{CC} = 4.5 V$, $I_{OH} = Max$		2.4	3.2		v
	Voltage	$I_{OH} = -2$ mA, $V_{CC} = 4.5$ V to 5.	5V	V _{CC} – 2			, v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5 V$, $I_{OL} = Max$		0.35	0.5	v	
lį	Input Current at Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$				0.1	mA
lін	High Level Input Current	$V_{CC} = 5.5 V, V_{IH} = 2.7 V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lozн	Off-State Output Current with High Level Voltage Applied	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.7 V$				50	μΑ
I _{OZL}	Off-State Output Current with Low Level Voltage Applied	$V_{CC} = 5.5V, V_{O} = 0.4V$				-50	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		55	90	
		Outputs Open	Outputs Low		55	85	mA
			Outputs Disabled		65	100	

Symbol	Parameter	Conditions	From	то	DM744	\S373	Units
Cymbol		Conditions			Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	3.5	6	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	CL = 50 pF	Data	Any Q	3.5	6	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	6.5	11.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	5	7.5	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6.5	ns
t _{PZL}	Output Enable Time to Low Level Output	-	Output Control	Any Q	4.5	9.5	ns
tpHZ	Output Disable Time from High Level Output		Output Control	Any Q	3	6.5	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	7	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



Function Table

Output Control	Enable G	D	Output Q
L	н	Н	н
L	н	L	L
L	L	х	Q ₀
н	Х	Х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State, $Q_0 =$ Previous Condition of Q

3-110

DM74AS374 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the AS374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS and ALS TTL counterparts
- Improved AC performance over LS and ALS TTL counterparts
- TRI-STATE buffer-type outputs drive bus lines directly



Connection Diagram

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	52.5°C/W
M Package	70.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	v
I _{OH}	High Level Output Current				15	mA
IOL	Low Level Output Current				48	mA
fCLK	Clock Frequency	·	0		125	MHz
t _W	Width of Clock Pulse	High	4			ns
		Low	3			110
tsu	Data Setup Time		2↑	0		ns
tн	Data Hold Time		3↑	0		ns
TA	Operating Free Air Temper	rature	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -$			-1.2	v	
V _{OH}	High Level Output	V _{CC} = 4.5V, I _{OH} =	Max	2.4	3.2		v
	Voltage	$I_{OH} = -2 \text{ mA}, V_{CO}$	c = 4.5 V to 5.5 V	V _{CC} – 2			ľ
V _{OL}	Low Level Output Voltage	$V_{\rm CC} = 4.5 V, I_{\rm OL} =$		0.35	0.5	v	
łį	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} =$			0.1	mA	
I _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lozh	Off-State Output Current, High Level Voltage Applied	$V_{\rm CC} = 5.5$ V, $V_{\rm O} = 2.7$ V				50	μA
lozl	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_O = 0.4V$				50	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		77	120	
	Outputs Open			84	128	mA	
		Outputs Disabled		84	128		

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			125		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	9	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	3	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table

Output Control	Clock	D	Output Q
L	1	н	н
L	↑	L	L
L	L	Х	Q ₀
н	Х	х	Z


L = Low State, H = High State, X = Don't Care

1 = Positive Edge Transition

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q





TL/F/6310-2

DM74AS533 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the AS533 are transparent Dtype latches, meaning that while the enable (G) is high the \overline{Q} outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly



Connection Diagram

533

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$ N Package M Package	52.5°C/W 70.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	, V
^I OH	High Level Output Current			15	mA
lol	Low Level Output Current			48	mA
tw	Width of Enable Pulse, High or Low	2			ns
tsu	Data Setup Time	2↑		1	ns
t _H	Data Hold Time	3↑			ns
TA	Free Air Operating Temperature	0		70	°C

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.2	v
VOH	High Level Output	$V_{CC} = 4.5V, I_{OH} =$	$V_{CC} = 4.5V, I_{OH} = Max$ $I_{OH} = -2 \text{ mA}, V_{CC} = 4.5V \text{ to } 5.5V$		3.2		v
	Voltage	$I_{OH} = -2 \text{ mA}, V_{CC}$					v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} =$,	0.35	0.5	v	
l;	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
۱ _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
l _O	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_O = 2.7V$		2		50	μΑ
I _{OZL}	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5 V, V_{O} = 0.4 V$				-50	μΑ
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		62	100	
		Outputs Open	Outputs Low		64	100	mA
			Outputs Disabled		71	110	

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	Data	Any Q	4	7.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Data	Any Q	4	7	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	5	9	ns
^t PHL	Propagation Delay Time High to Low Level Output		Enable	Any Q	4.5	8	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6.5	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4.5	9.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	3	6.5	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	3	7	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



Function Table

Output Control	Enable G	D	Output Q
L	н	Н	L
L	н	L	н
L	L	х	
н	Х	х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

DM74AS534 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

534

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS534 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs will be set to the complement of the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly



Connection Diagram

Supply Voltage	- 7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	52.5°C/W 70.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0.8	v
ЮН	High Level Output Current				- 15	mA
IOL	Low Level Output Current				48	mA
f _{CLK}	Clock Frequency		0		125	MHz
tw	Width of Clock Pulse	High	4			ns
		Low	3			10
tsu	Data Setup Time		2↑			ns
t _H	Data Hold Time		2↑			ns
T _A	Free Air Operating Temperature		0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} =$			-1.2	v	
V _{OH} High Level Output		$V_{CC} = 4.5V, I_{OH} = Max$		2.4	3.2		v
	Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = Max$			0.35	0.5	v
lj –	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _{iH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{1L} = 0.4 V$				-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	Off-State Output Current High Level Voltage Applied	$V_{CC} = 5.5V, V_O = 2.7V$				50	μA
lozl	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V, V_{O} = 0.4V$				-50	μΑ
lcc	Supply Current	V _{CC} = 5.5V Outputs Open	Outputs High		77	120	
			Outputs Low		84	128] mA
			Outputs Disabled		84	128	


534

Switching Characteristics over recommended operating free air temperature range (Note 1). All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

			r				
Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}		$V_{CC} = 4.5V \text{ to } 5.5V$			125		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	9	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	3	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



Function Table

Output Control	Clock	D	Output Q		
L	1	Н	L		
L L	↑	L	н		
L	Ĺ	х	\overline{Q}_0		
Н	х	х	z		

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

DM74AS573 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

Connection Diagram

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the AS573 are transparent D-type latches, meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pin-out is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with S373
- Improved AC performance over S373 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout



*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	52.0°C/W
M Package	70.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	v
юн	High Level Output Current				- 15	mA
lol	Low Level Output Current				48	mA
tw	Width of Enable Pulse	High	4.5			ns
		Low	5.5			113
tsu	Data Setup Time		2↑			ns
tн	Data Hold Time		3↑			ns
TA	Free Air Operating Temperature		· 0		70	°C

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -1$	8 mA			-1.2	V
VOH	High Level Output	$V_{CC} = 4.5V, V_{IL} = M$	iax, I _{OH} = Max	2.4	3.3		v
	Voltage	$V_{CC} = 4.5V$ to 5.5V, I	_{OH} = -2 mA	V _{CC} – 2			•
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2$ $I_{OL} = Max$		0.35	0.5	v	
l _i	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7$			0.1	mA	
lін	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 \text{V}, \text{V}_{\text{IH}} = 2 \text{V}, \\ \text{V}_{\text{O}} = 2.7 \text{V} \end{array}$				50	μΑ
I _{OZL}	Off-State Output Current, Low Level Voltage Applied	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 \text{V}, \text{V}_{\text{IH}} = 2 \text{V}, \\ \text{V}_{O} = 0.4 \text{V} \end{array}$				-50	μΑ
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		56	93	
		Outputs Open	Outputs Low		55	90	mA
			Outputs Disabled		65	106	

Note 1: The output conditions have been chosen to produce a current that approximates one half of the true short-circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5 V \text{ to } 5.5 V$ $R_L = 500 \Omega$	Data	Any Q	3	6	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	3	6	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	6	11.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	4	7.5	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	2	6.5	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	9.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6.5	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	7	ns

Function Table


Output Control	Enable G	D	Output Q
L	Н	Н	Н
L	н	L	L
L	L	х	Q ₀
н	X	х	z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

Q0 = Previous Condition of Q





TL/F/6313-2

DM74AS574 Octal D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

Connection Diagram

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS574 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with S374
- Improved AC performance over S374 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout



*Contact your local NSC representative about surface mount (M) package availability.

574

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	52.0°C/W 70.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	v
ЮН	High Level Output Current				-15	mA
IOL	Low Level Output Current				48	mA
f _{CLK}	Clock Frequency		0		80	MHz
twcLK	Width of Clock Pulse	High	4			ns
	Lov		6		-	
t _{SU}	Data Setup Time		4↑			ns
t _H	Data Hold Time		2↑			ns
T _A	Free Air Operating Temperature		0		70	°C

The (1) arrow indicates the positive edge of the clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condit	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -18$	3 mA			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = V_{I}$ $I_{OH} = Max$	L Max,	2.4	3.2		v
		$I_{OH} = -2 \text{ mA}, V_{CC} =$	4.5V to 5.5V	$V_{CC} - 2$			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V$ $I_{OL} = Max$		0.35	0.5	v	
ų	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 7^{\circ}$			0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				0.5	mA
I _O (Note 1)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 2.7V$				50	μΑ
lozl	Off-State Output Current, Low Level Voltage Applied	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 V, V_{IH} = 2 V, \\ V_O = 0.4 V \end{array}$				-50	μA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		73	116	
		Outputs Open	Outputs Low		85	134	mA
			Outputs Disabled		84	134	

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			80		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	9	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Logic Diagram



Function Table

Output Control	Clock	D	Output Q
L	1	н	н
L	↑	L	L
L	L	x	Q ₀
н	Х	x	Z

L = Low State, H = High State, X = Don't Care

 \uparrow = Positive Edge Transition

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q



DM74AS575 Octal D-Type Edge-Triggered Flip-Flop with Synchronous Clear

General Description

These 8-bit registers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS575 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all the outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Synchronous clear
- Bus structured pinout



Connection Diagram

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	52.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	V
Юн	High Level Output Current				-15	mA
IOL	Low Level Output Current		1	48	mA	
fclk	Clock Frequency	0		80	MHz	
tw	Width of Clock Pulse	High	4			ns
ļ		Low	6			
tsu	Data Setup Time	DATA	4↑			ns
		CLR High or Low	6↑			
tн	Data Hold Time	DATA	2↑			ns
		CLR	0↑			
TA	Free Air Operating Temperature		0		70	°C

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	- 18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = I_{OH} = Max$	Max,	2.4	3.3		v
		$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	/, I _{OH} = −2 mA	$V_{CC} - 2$			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = I_{OL} = Max$	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$		0.35	0.5	v
h	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Цн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μA
IIL	Low Level Input Current	$V_{CC} = 5.5V, V_{ L} = 0.4V$				-0.5	mA
IO (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} =$	2.25V	-30		-112	mA
Іогн	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = V_{O} = 2.7V$	2V,			50	μΑ
lozl	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = V_{O} = 0.4V$	$\label{eq:VCC} \begin{array}{l} V_{CC}=5.5V, V_{IH}=2V, \\ V_{O}=0.4V \end{array}$			-50	μΑ
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		78	126	
		Outputs Open	Outputs Low		88	142	mA
					88	142	1

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			80		MH:
tPLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clock	Any Q	3	8	ns
tPHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	9.5	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Logic Diagram



Function Table

Output Control	CLR	Clock	D	Output Q
L	L	 ↑	х	L
L	н	1	н	н
L	н	1	L	L
L	н	L	Х	Q ₀
н	X	х	х	Z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 Q_0 = Previous Condition of Q NC = No Internal Connection

575

DM74AS576 Octal D-Type Edge-Triggered Flip-Flop with Inverted Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS576 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while the outputs are on the other side.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout



Connection Diagram

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	52.0°C/W 70.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0.8	• V
IOH	High Level Output Current				- 15	mA
IOL	Low Level Output Current				48	mA
fclock	Clock Frequency		0		80	MHz
tw	Width of Enable Pulse	High	4			ns
	Low		6			
t _{SU}	Data Setup Time		4↑			ns
t _H	Data Hold Time		2↑			ns
TA	Free Air Operating Tempera	ature	0		70	°C

The (1) arrow indicates the positive edge of the clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cor	nditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 =$	—18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL}$ $I_{OH} = Max$	= V _{IL} Max,	2.4	3.3		v
		I _{OH} = ~2 mA, V	$_{\rm CC} = 4.5 V$ to 5.5 V	V _{CC} – 2			•
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5$ V, $V_{IH} = 2$ V $I_{OL} = Max$			0.35	0.5	v
łį	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{IH}$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μA
IIL	Low Level Input Current	$V_{CC} = 5.5V, V_{ L} = 0.4V$				-0.5	mA
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5 V, V_O$	$V_{CC} = 5.5V, V_O = 2.25V$			-112	mA
lozh	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH}$ $V_O = 2.7V$	= 2V			50	μΑ
Iozl.	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH}$ $V_O = 0.4V$	$\begin{array}{l} V_{CC}=5.5V, V_{IH}=2V\\ V_{O}=0.4V \end{array}$			-50	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		77	125	
		Outputs Open	Outputs Low		84	135	mA
			Outputs Disabled		84	135	

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			80		MHz
^t PLH	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clock	Any Q	3	8	ns
^t ₽HL	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	9	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	2	6	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Logic Diagram



Function Table

Output Control	Clock	D	Output Q
L	↑	н	L
L	↑	L	н
L L	L	х	\overline{Q}_0
н	X	х	Z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

576

DM74AS577 Octal D-Type Edge-Triggered Flip-Flop with Inverted Outputs and Synchronous Preset

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS577 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the \overline{D} inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

When the CLR is held on during a positive transition of the clock the \overline{Q} outputs of the flip-flops with go high.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all the outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Synchronous preset
- Bus structured pinout



	U
Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	52.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 577

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	v
ЮН	High Level Output Current				- 15	mA
lol	Low Level Output Current				48	mA
fCLK	Clock Frequency		0		80	MHz
twclk	Width of Clock Pulse	High	4			ns
		Low	6			ns
t _{SU}	Data Setup Time	Data	4↑			ns
		CLR	6↑			ns
t _H	Data Hold Time	Data	2↑			ns
		CLR	01			ns
TA	Free Air Operating Tempe	rature	0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.


Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -$	18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = I_{OH} = Max$	Max,	2.4	3.3		v
		$I_{OH} = -2 \text{ mA}, V_{CC}$	= 4.5V to 5.5V	V _{CC} – 2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = I_{OL} = Max$	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$		0.35	0.5	v
կ	Input Current at Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$				0.1	mA
liH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μΑ
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} =$	$V_{CC} = 5.5V, V_O = 2.25V$			-112	mA
Іотн	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = V_{O} = 2.7V$	2V,			50	μΑ
lozl	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = V_{O} = 0.4V$	2V,			-50	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		78	126	
		Outputs Open	Outputs Low		76	123	mA
			Outputs Disabled		88	142	



Note 1: The output conditions have been chosen to produce a current density that closely approximates one half of the true short circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5 V$ to 5.5 V			80		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	9.5	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Logic Diagram



Function Table

Output Control	CLR	Clock	D	Output Q
L	L	1	х	н
L	н	1	н	L
L	н	1	L	н
L	н	L	х	\overline{Q}_0
н	х	х	Х	Z

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 $\overline{Q}_0 =$ Previous Condition of \overline{Q}

DM74AS580 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the AS580 are transparent D-type latches, meaning that while the enable (G) is high the Q outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance


state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout



*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	52.0°C/W 70.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			15	mA
lol	Low Level Output Current			48	mA
tw Width of Enable Pulse, High or Low		2			ns
t _{SU} Data Setup Time		2			ns
t _H Data Hold Time		3			ns
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = I_{OH} = Max$	$V_{CC} = 4.5V, V_{IL} = V_{IL} Max,$ $I_{OH} = Max$ $I_{OH} = -2 \text{ mA}, V_{CC} = 4.5V \text{ to } 5.5V$		3.3		v
		$I_{OH} = -2 \text{ mA}, V_{CC}$					
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = I_{OL} = Max$		0.35	0.5	v	
h.	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} =$			0.1	mA	
l _{iH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
h∟	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lozн	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_O = 2.7V$				50	μΑ
lozl	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_O = 0.4V$				-50	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		62	100	
		Outputs Open	Outputs Low		65	106] mA
			Outputs Disabled		71	115	

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	3	7.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	3	7	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	5	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	4	8	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	2	6.5	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	9.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6.5	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	7	ns

Logic Diagram



Function Table

Output Control	Enable G	D	Output Q
L	н	Н	L
L	н	L	н
L	L	x	\overline{Q}_0
н	х	x	z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}



DM74AS620 Octal Bus Transceiver

General Description

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs (GBA and GAB).


The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the octal bus transceivers the capability of storing data by simultaneous enabling of $\overline{G}BA$ and GAB. Each output reinforces its input in this


transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

Features

- Local bus-latch capability
- Choice of true or inverting logic
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range



Logic Diagram



TL/F/6319-2

Function Table

Enable	Inputs	Onerstian
ĞВА	GAB	Operation
L	L	B Data to A Bus
н	н	A Data to B Bus
н	L	Isolation
L	н	\overline{B} Data to A Bus, \overline{A} Data to B Bus

7V
5.5V
7V
0°C to +70°C
-65°C to +150°C
51.5°C/W
69.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			- 15	mA
I _{OL}	Low Level Output Current			64	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	с	onditions	Min	Typ (Note 1)	Max	Units
VIK:	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= -18 mA			-1.2	V
V _{OH}	Output High Voltage	$V_{CC} = 4.5 V$ to	5.5V, $I_{OH} = -2 \text{ mA}$	$V_{CC} - 2$			
	ļ	$V_{\rm CC} = 4.5 V, I_{\rm C}$	DH = -3 mA	2.4	3.2		v
		$V_{\rm CC} = 4.5 V, I_{\rm C}$	_{DH} = Max	2			
VOL	Output Low Voltage	$V_{\rm CC} = 4.5 V, I_{\rm C}$	_{DL} = Max		0.35	0.55	V
łı	Input Current at Max Input Voltage	$V_{CC} = 5.5V$ $V_i = 7V$	Control Inputs			0.1	
		$V_{CC} = 5.5V$ $V_I = 5.5V$	A or B Ports			0.1	mA
Чн	High Level	$V_{\rm CC} = 5.5 V$	Control Inputs			20	
	Input Current	$V_{l} = 2.7V$	A or B Ports (Note 3)			70	μA
۱ _{IL}	Low Level	$V_{CC} = 5.5V$	Control Inputs			-0.5	
	Input Current	$V_{I} = 0.4V$	A or B Ports (Note 3)			-0.75	mA
lo	Output Drive Current	V _{CC} = 5.5V, V	O = 2.25V (Note 2)	50		- 150	mA
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		35	57	
			Outputs Low		74	122	mA
			Outputs Disabled		48	77	

Note 1: All typical values are at V_{CC} = 5V, T_A = 25°C.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, I_{OS}. Note 3: For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

Symbol	Parameter	Conditions	From (Input) To (Output)	Min	Max	Unit
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	A to B	1	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R1 = 500\Omega$ $R2 = 500\Omega$ $T_A = Min \text{ to Max}$	A to B	2	6	ns
^t PLH	Propagation Delay Time Low to High Level Output	TA - Min to Max	B to A	1	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		B to A	2	6	ns
^t pzн	Output Enable Time to High Level Output		GBA to A	2	8	ns
^t PZL	Output Enable Time to Low Level Output		GBA to A	2	9	ns
tрнz	Output Disable Time from High Level Output		GBA to A	1	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		GBA to A	2	12	ns
t _{PZH}	Output Enable Time to High Level Output		GAB to B	2	8	ns
t _{PZL}	Output Enable Time to Low Level Output		GAB to B	2	9	ns
tрнz	Output Disable Time from High Level Output		GAB to B	1	6	ns
t _{PLZ}	Output DisableTime from Low Level Output		GAB to B	2	13	ns

3-142

DM74AS640 TRI-STATE® Octal Bus Transceiver

General Description

This advanced Schottky device contains 8 pairs of TRI-STATE logic elements configured as octal bus transceiver. This circuit is designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. This device transmits data from the A bus to the B bus, or vice versa, depending upon the logic level of the direction control input (DIR). The enable input (\overline{G}) can be used to disable the devices, effecting isolation of buses A and B.

The TRI-STATE circuitry also contains a protection feature that prevents these transceivers from glitching the bus during power-up or power-down.


Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts
- TRI-STATE outputs independently controlled on A and B buses
- ${\rm \blacksquare}$ Low output impedance drive to drive terminated transmission lines to 133Ω
- **G** Specified to interface with CMOS at $V_{OH} = V_{CC} 2V$

Function Table

Contro	ol Inputs	Operation
G	DIR	Operation
L	L	B Data to A Bus
L	н	Ā Data to B Bus
н	х	Isolation


Logic Diagram




TL/F/6708-2



Connection Diagram



Top View



Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	51.5°C
M Package	69.0°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			- 15	mA
lol	Low Level Output Current			64	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -1$	8 mA			-1.2	v
VOH	High Level Output Voltage	$V_{\rm CC} = 4.5 V$ to 5.5V,	$I_{OH} = -2 \text{ mA}$	V _{CC} - 2			V
		$V_{CC} = 4.5V, I_{OH} =$	—3 mA	2.4			V
		$V_{\rm CC} = 4.5 V, I_{\rm OH} =$	Max	2.4			v
VOL	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$			0.35	0.55	V
lj –	Input Current at Max Input Voltage	$V_{CC} = Max, V_1 = 7V_1$ (V ₁ = 5.5V for A or E			0.1	mA	
Чн	High Level Input Current	V _{CC} = Max	Control Inputs			20	μA
		V _I = 2.7V (Note 2)	A or B Ports			70	μη
ί _L	Low Level Input Current	V _{CC} = Max,	Control Inputs			-0.5	mA
		V _I = 0.4V (Note 2)	A or B Ports			-0.75	
ю	Output Drive Current	$V_{\rm CC} = Max, V_{\rm O} = 2$.25V	-50		- 150	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max			37	58	mA
ICCL	Supply Current with Outputs Low				78	123	mA
ICCZ	Supply Current with Outputs in TRI-STATE				51	. 80	mA

Note 1: All typicals are at V_{CC} = 5.0V, T_A = 25°C.

Note 2: For I/O ports, the parameters $I_{\rm IH}$ and $I_{\rm IL}$ include the off-state output current, $I_{\rm OZH}$ and $I_{\rm OZL}.$

Switching Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	From (Input)	To (Output)	V _{CC} = C _L = 50 pF,	Units	
		(input)	(Output)	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	A or B	B or A	2	7	ns
t₽HL	Propagation Delay Time High to Low Level Output	A or B	B or A	2	6	ns
t _{PZH}	Output Enable Time to High Level Output	Ğ	A or B	2	8	ns
t _{PZL}	Output Enable Time to Low Level Output	G	A or B	2	10	ns
t _{PHZ}	Output Disable Time from High Level Output	G	A or B	2	8	ns
t _{PLZ}	Output Disable Time from Low Level Output	G	A or B	2	13	ns

DM74AS645 TRI-STATE® Octal Bus Transceiver

General Description

This advanced Schottky device contains 8 pairs of TRI-STATE logic elements configured as an octal bus transceiver. This circuit is designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. This device transmits data from the A bus to the B bus, or vice versa, depending upon the logic level of the direction control input (DIR). The enable input (\overline{G}) can be used to disable the devices, effecting isolation of buses A and B.

The TRI-STATE circuitry also contains a protection feature that prevents these transceivers from glitching the bus during power-up or power-down.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts
- TRI-STATE outputs independently controlled on A and B buses
- Low output impedance drive to drive terminated transmission lines to 133Ω
- Specified to interface with CMOS at V_{OH} = V_{CC} 2V

Function Table


	Control Inputs	Operation
Ğ	DIR	
L	L	B Data to A Bus
L	н	A Data to B Bus
н	х	Isolation

Logic Diagram




TL/F/9311-2

Connection Diagram



Top View



Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	51.5°C/W
M Package	69.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-15	mA
IOL	Low Level Output Current			64	mA
T _A	Free Air Operating Temperature	0		70	°C

DM74AS645 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_l = -1$			-1.2	v	
V _{OH}	High Level Output Voltage	$V_{\rm CC} = 4.5 V$ to 5.5V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			v
		$V_{CC} = 4.5V, I_{OH} =$	—3 mA	2.4			v
		$V_{CC} = 4.5V, I_{OH} =$	Max	2.4			V
VOL	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$			0.35	0.55	V
li -	Input Current at Max Input Voltage	$V_{CC} = Max, V_I = 7V,$ ($V_I = 5.5V$ for A or B Ports)				0.1	mA
I _{IH}	High Level Input Current	V _{CC} = Max	Control Inputs			20	μΑ
		V _i = 2.7V (Note 2)	A or B Ports			70	
Ι _{ΙL}	Low Level Input Current	V _{CC} = Max,	Control Inputs			-0.5	mA
		V _I = 0.4V (Note 2)	A or B Ports			-0.75	
lo	Output Drive Current	$V_{CC} = Max, V_O = 2$	2.25V	-50		- 150	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max			62	97	mA
ICCL	Supply Current with Outputs Low				95	149	mA
Icc	Supply Current with Outputs in TRI-STATE				79	123	mA

Note 1: All typicals are at V_{CC} = 5.0V, T_A = 25°C.

Note 2: For I/O ports, the parameters IIH and IIL include the off-state output current, IOZH and IOZL.

Symbol	Parameter	From (input)	To (Output)	V _{CC} = Mi C _L = 50 pF, R ₁		Units
		(input)	(Output)	Min	Мах	
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B	B or A	2	9.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B	B or A	2	9	ns
^t pzн	Output Enable Time to High Level Output	G	A or B	2	11	ns
^t PZL	Output Enable Time to Low Level Output	ច	A or B	2	10	ns
t _{PHZ}	Output Disable Time from High Level Output	G	A or B	2	. 7	ns
tPLZ	Output Disable Time from Low Level Output	Ğ	A or B	2	12	ns

DM74AS646/DM74AS648 Octal Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. It is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The registers in the AS646, 648 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data, and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data. The enable \overline{G} and direction control pins provide four modes of operation; real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal store data transfer to bus A or B.

When the enable \overline{G} pin is low, the direction pin selects which bus receives data. When the enable \overline{G} pin is high, both buses become disabled yet their input function is still enabled.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS TTL counterpart
- TRI-STATE® buffer-type outputs drive bus lines directly



Supply Voltage	- 7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	41.1°C/W
M Package	81.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM74AS646, 648			
Symbol	Farameter	Min	Nom	Max	Units		
V _{CC}	Supply Voltage		4.5	5	5.5	v	
VIH	High Level Input Voltage		2			v	
VIL	Low Level Input Voltage			*	0.8	V	
I _{OH}	High Level Output Current				-15	mA	
IOL	Low Level Output Current				48	mA	
fCLK	Clock Frequency		0		90	MHz	
tw	Width of Clock Pulse	High	5			ns	
		Low	6			ns	
tsu	Data Setup Time		6↑			ns	
t _H	Data Hold Time		Î0↑			ns	
TA	Free Air Operating Temper	rature	0		70	°C	

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions			Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$					-1.2	V
VOH	High Level Output	V _{CC} = 4.5V, V	V _{IL} = Max	I _{OH} = Max	2			
	Voltage	V _{IH} = Min		$I_{OH} = -3 \text{ mA}$	2.4	3.2		v
		$V_{\rm CC} = 4.5 V {\rm tr}$	o 5.5V, I _{OH} =	-2 mA	V _{CC} – 2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = Min$ $V_{IH} = 2V, I_{OL} = Max$				0.35	0.5	v
lμ –	Input Current @ Max	$V_{CC} = 5.5V$ $V_I = 7V$		Control Inputs			0.1	mA
	Input Voltage		$V_{1} = 5.5V$	A or B Ports			0.1	
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$		Control Inputs			20	μA
		(Note 1) A or B Ports	A or B Ports			70	μη	
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V_{\rm V}$	$V_{\rm IL} = 0.4 V$	Control Inputs			-0.5	mA
		(Note 1)		A or B Ports			-0.75	
lo	Output Drive Current	$V_{CC} = 5.5V, V_{CC} = 5.5V, V_{C$	V _O = 2.25V		-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$		Outputs High		120	195	
			'AS646	Outputs Low		130	211	
				Outputs Disabled		130	211	mA
			Outputs High		110	185		
			'AS648	Outputs Low		120	195	
				Outputs Disabled		120	195	

Note 1: For I/O ports, the parameters IIH and IIL include the off-state current, IOZH and IOZL.

Symbol	Parameter	Conditions	From (input)	To (Output)	DM74	Units	
Symbol					Min	Max	
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega$			90		MHz
^t PLH	Propagation Delay Time Low to High Level Output	C _L == 50 pF (Note 1)	CBA or	A or B	2	8.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		CAB	A OI D	2	9	ns
^t PLH	Propagation Delay Time Low to High Level Output		A or B	B or A	2	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			5 01 71	1	7	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		SBA or SAB (Note 2)	A or B	2	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				2	9	ns
^t PZH	Output Enable Time to High Level Output		Enable G	A or B	2	9	ns
t _{PZL}	Output Enable Time to Low Level Output				3	14	ns
t _{PHZ}	Output Disable Time from High Level Output				2	9	ns
^t PLZ	Output Disable Time from Low Level Output				2	9	ns
^t PZH	Output Enable Time to High Level Output				3	16	ns
t _{PZL}	Output Enable Time to Low Level Output		DIR	A or B	3	18	ns
t _{PHZ}	Output Disable Time from High Level Output				2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	10	ns

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

646 • 648



646 • 648


Symbol	Parameter	Conditions	From	То	DM74	Ilmite	
Symbol		Conditions	(Input)	(Output)	Min	Max	Units
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF} (Note 1)$			90		MH
t _{PLH}	Propagation Delay Time Low to High Level Output		CAB or CBA	A or B	2	8.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			7010	2	9	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		A or B	B or A	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			BOIN	1	7	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		SBA or SAB (Note 2) Enable G	A or B	2	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output			Norb	2	9	'ns
t _{PZH}	Output Enable Time to High Level Output				2	9	ns
tpzL	Output Enable Time to Low Level Output			A or B	3	15	ns
t _{PHZ}	Output Disable Time from High Level Output				2	9	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	9	ns
^t PZH	Output Enable Time to High Level Output		DIR	A or B	3	16	ns
t _{PZL}	Output Enable Time to Low Level Output				3	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Dirt	A GI D	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	10	ns


Function Table

	Inputs					Data	1/0*	Operation or Function		
G	DIR	CAB	CBA	SAB	SBA	A1 thru A8	B1 thru B8	'AS646	'AS648	
н	X X	HorL ↑	HorL ↑	X X	X X	Input	Input	Isolation, Hold Storage Store A and B Data	Isolation, Hold Storage Store A and B Data	
L	L	X X	X Hor L	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus	Real Time \overline{B} Data to A Bus Stored \overline{B} Data to A Bus	
L	H H	X HorL	X X	L H	x x	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus	Real Time \overline{A} Data to B Bus Stored \overline{A} Data to B Bus	
x x	X X	↑ x	x ↑	X X	X X	Input Unspecified*	Unspecified* Input	Store A, B Unspecified* Store B, A Unspecified*	Store A, B Unspecified* Store B, A Unspecified*	

H-high level; L---low level; X-irrelevant; 1--low-to-high level transition

*The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.





DM74AS651/DM74AS652 Octal Bus Transceiver and Register

General Description

These devices incorporate an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus.

These bus transceivers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these devices with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The registers in the AS651, 652 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The Enable (GAB and $\overline{G}BA$) control pins provide four modes of operation; real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/ or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE® buffer-type outputs drive bus lines directly



Supply Voltage	- 7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	41.1°C/W
M Package	81.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	V
ЮН	High Level Output Current				- 15	mA
lol	Low Level Output Current				48	mA
fCLK	Clock Frequency		0		90	MHz
^t WCLK	Width of Enable Pulse	High	5			ns
		6				
tsu	Data Setup Time		6			ns
t _H	Data Hold Time		0			ns
TA	Operating free Air Temperat	ture	0		70	°C

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter		Conditions	Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I}$	= - 18 mA			-1.2	V	
VOH	High Level Output	$V_{CC} = 4.5V$ $I_{OH} = Max$			2	-		v
Voltage	lc		$I_{OH} = -3 \text{ mA}$	2.4	3.2			
		$V_{CC} = 4.5 V$ to	5.5V	l _{OH} = −2 mA	V _{CC} – 2			
VOL	Low Level Output Voltage	$V_{\rm CC} = 4.5 V, I_{\rm O}$	$V_{CC} = 4.5V$, $I_{OL} = Max$			0.35	0.5	v
II Input Current at	Input Current at	$V_{\rm CC} = 5.5V$	$V_{I} = 7V$	Control Inputs			0.1	mA
	Max Input Voltage		$V_{1} = 5.5V$	A or B Ports			0.1	1
IIH High Level Input Current		$V_{CC} = 5.5V, V_{IH} = 2.7V$		Control Inputs			20	μA
				A or B Ports			70]
IIL Low Level Input Cur	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$		Control Inputs			-0.5	mA
				A or B Ports			-0.75	
ю	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm C}$	₀ = 2.25V		-30		-112	mA
Icc ·	Supply Current	irrent $V_{CC} = 5.5V$	'AS651	Outputs High		110	185	
				Outputs Low		120	195	
				Outputs Disabled		130	195	mA
			'AS652	Outputs High		120	195] "```
				Outputs Low		130	211]
				Outputs Disabled		130	211	

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			90		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_1 = R_2 = 500\Omega$ $C_L = 50 \text{pF}$	CBA or CAB	A or B	2	8.5	ns
^t PHL	Propagation Delay Time High to Low Level Output		OBAGIOAD		2	9	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		A or B	B or A	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		AOIB	BUIA	1	7	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		SBA or SAB (Note 2)	A or B	2	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				2	9	ns
t _{PZH}	Output Enable Time to High Level Output		Enable GBA	A	2	10	ns
t _{PZL}	Output Enable Time to Low Level Output				3	16	ns
^t PHZ	Output Disable Time from High Level Output				2	9	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	9	ns
^t PZH	Output Disable Time to High Level Output				3	11	ns
t _{PZL}	Output Disable Time to Low Level Output			в	3	16	ns
t _{PHZ}	Output Disable Time from High Level Output		Enable GAB	D	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	11	ns

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.


651•652

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			90		MHz
tPLH	Propagation Delay Time Low to High Level Output	$R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	CBA or CAB	A or B	2	8.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				2	9	ns
tpLH	Propagation Delay Time Low to High Level Output		A or B	B or A	2	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		AOIB	DUA	1	7	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		SBA or SAB	A or B	2	11	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				2	9	ns
t _{PZH}	Output Enable Time to High Level Output	ì	Enable GBA	A	2	10	ns
t _{PZL}	Output Enable Time to Low Level Output				3	16	ns
t _{PHZ}	Output Disable Time from High Level Output				2	9	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	9	ns
t _{PZH}	Output Disable Time to High Level Output				3	11	ns
t _{PZL}	Output Disable Time to Low Level Output		Enable GAB	в	3	16	ns
^t PHZ	Output Disable Time from High Level Output				2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output				2	11	ns


Note 1: See Section 1 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

3-158



Block Diagram (Continued)



Function Table

		INPL	INPUTS			DATA I/O*		OPERATION (DR FUNCTION
GAB	GΒA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'AS651	'AS652
L	H	HorL ↑	HorL ↑	X X	X X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
L L	L L	X X	X Hor L	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus	Real Time B Data to A Bus Stored B Data to A Bus
H H	H H	X Hor L	X X	L H	X X	input	Output	Real Time A Data to B Bus Stored A Data to B Bus	Real Time A Data to B Bus Stored A Data to B Bus
н	Ľ	H or L	H or L	н	н	Output	Output	Stored A Data to B Bus & Stored B Data to A Bus	Stored A Data to B Bus & Stored B Data to A Bus
х н	H H	↑ ↑	Hor L 1	X X(1)	X X	Input Input	Unspecified* Output	Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers
L ·	X L	HorL ↑	↑ ↑	X X	X X(1)	Unspecified* Output	Input Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers

Note 1: If the select control is low, the clocks can occur simultaneously. If the select control is high, the clocks must be staggered in order to load both registers. H-high level L-low level X-irrelevant 1 -low-to-high transition

•The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

DM74AS804B Hex 2-Input NAND Driver


General Description


These devices contain six independent drivers, each of which performs the logic NAND function. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with advanced low power Schottky TTL counterpart

Connection Diagram





Function Table

$\mathbf{Y} = \overline{\mathbf{AB}}$						
Inp	uts	Output				
Α	В	Y				
L	L	н				
L L	н	н				
н	L	н				
н	Н	L				

H = High Logic Level L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	58.3°C/W
M Package	154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Co	nditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	= —18 mA			-1.2	٧
VOH	High Level Output	$I_{OH} = -2 \text{ mA, V}$	$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} – 2			
	Voltage	I _{OH} = -3 mA, V	/ _{CC} = 4.5V	2.4			v
		I _{OH} = Max, V _{CC}	= 4.5V	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$ $V_{IH} = 2V$			0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH}$	= 7V			0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5 V, V_{IH}$	= 2.7V			20	μΑ
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$			1	-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-50	-135	-200	mA
Icc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		3.5	5	mA
			Outputs Low		16	27	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	4	ns
tPHL	Propagation Delay Time High to Low Level Output	$C_{L} = 50 pF$	1	4	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS805B Hex 2-Input NOR Driver


General Description

These devices contain six independent drivers, each of which performs the logic NOR function. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with advanced low power Schottky TTL counterpart

Connection Diagram



L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	58.3°C/W
M Package	154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
Юн	High Level Output Current			-48	mA
I _{OL}	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cor	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} =$	—18 mA			- 1.2	v
VOH	High Level Output	$I_{OH} = -2 \text{ mA, V}_{OH}$	CC = 4.5V to 5.5V	V _{CC} – 2			
	Voltage	$I_{OH} = -3 \text{ mA}, V_{OH}$	CC = 4.5V	2.4			v
		$I_{OH} = Max, V_{CC} = 4.5V$		2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5 V, I_{OL} =$	= Max		0.35	0.5	v
łį	Input Current @ Max Input Voltage	$V_{CC} = 5.5 V, V_{IH}$	= 7V			0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5 V, V_{IH}$	= 2.7V			20	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-50	- 135	-200	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		6.5	10	mA
			Outputs Low		18	32	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	4.3	ns
tPHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	4.3	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS808B Hex 2-Input AND Driver


General Description

This device contains six independent drivers, each of which performs the logic AND function. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with advanced low power Schottky TTL counterpart

Connection Diagram



808B

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.3 °C/W 154.0 °C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
lон	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cor	nditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} =$	—18 mA			-1.2	٧
V _{OH}	High Level Output	l _{OH} = −2 mA, V ₍	$_{\rm CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC} - 2$			
	Voltage	$I_{OH} = -3 \text{ mA}, V_{OH}$	_{CC} = 4.5V	2.4			v
		I _{OH} = Max, V _{CC}	= 4.5V	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5 V, I_{OL}$	= Max		0.35	0.5	v
l _i	Input Current @ Max Input Voltage	$V_{CC} = 5.5 V, V_{IH}$	= 7V			0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5 V, V_{IH}$	= 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL}$	= 0.4V			-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5 V, V_O =$	= 2.25V	-50	- 135	200	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		8	13	mA
			Outputs Low		20	33	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	1	6	ns
tPHL	Propagation Delay Time High to Low Level Output	$C_{L} = 50 pF$	1	6	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS810 Quad 2-Input Exclusive-NOR Gate


General Description

This device contains four independent gates each of which performs the logic exclusive-NOR function.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with advanced low power Schottky TTL counterpart
- Improved AC performance over advanced low power Schottky counterparts
- PNP input design reduces input loading

Connection Diagram



Order Number DM74AS810M or DM74AS810N See NS Package Number M14A or N14A

Function Table

	Ÿ = A €	В
Inp	outs	Output
А	В	Ŷ
L	L	н
L	н	L
н	L	L
н	ін	н

H = High Logic Level, L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	74.5°C/W 105.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	V
lон	High Level Output Current			-2	mA
lol	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = Max$	V _{CC} – 2V	3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.35	0.5	v
l <u>i</u>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			0.1	mA
ін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-0.5	mA
IO (Note 4)	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$	-30		-112	mA
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 3)		18	26	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 2)		25	36	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25^{\circ}C.

Note 2: I_{CCL} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 3: $I_{\rm CCH}$ is measured with all outputs open and all inputs at 4.5V.

Note 4: The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Symbol	Parameter	Conditions	Min	Max	Units
^t PLH	Propagation Delay Time Low to High Level Output	$\begin{array}{l} \mbox{Other Input Low} \\ \mbox{V}_{CC} = 4.5 \mbox{V to } 5.5 \mbox{V} \\ \mbox{R}_L = 500 \mbox{\Omega} \\ \mbox{C}_L = 50 \mbox{ pF} \end{array}$	1	6.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		1	6.5	ns
^t PLH	Propagation Delay Time Low to High Level Output	Other Input High V _{CC} = 4.5V to 5.5V	2	7	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	2	7	ns

Note 1: See Section 1 for test waveforms and output load.

3

DM74AS811 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs

General Description

81

This device contains four independent gates, each of which performs the logic exclusive-NOR function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC (Min)} - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$R_{MIN} = \frac{V_{CC (Max)} - V_{OL}}{I_{OL} - N_3 (I_{11})}$$

Where: N₁ (I_{OH}) = total maximum output high current for all outputs tied to pull-up resistor

$$\begin{split} N_2 \left(I_{IH} \right) = \mbox{total maximum input high current for all} \\ & \mbox{inputs tied to pull-up resistor} \end{split}$$

 $N_3 (I_{|L}) =$ total maximum input low current for all inputs tied to pull-up resistor


Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with advanced low power Schottky TTL counterpart
- Improved AC performance over advanced low power Schottky counterparts

TL/F/6725-1

- Open collector outputs for wired AND cascading
- PNP input design reduces input loading

Connection Diagram





Function Table

Y =	A	⊕	в	
------------	---	---	---	--

Inp	uts	Output
Α	В	Ϋ́
L	L	н
L	Н	L
н	L	L
н	Н	н
н		H

H = High Logic Level L = Low Logic Level

*Contact your local NSC representative about surface mount (M) package availability.

3-170

Supply Voltage	7V
Input Voltage	7V
Off State Output Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	74.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
IOL	Low Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = Min$, $I_{I} = -18 mA$			-1.2	v
ICEX	High Level Output Current Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$			100	μΑ
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, } I_{OL} = \text{Max} \\ V_{IH} &= \text{Min, } V_{IL} = \text{Max} \end{split}$		0.35	0.5	v
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 3)		19.6	28	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 2)		25	36	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: I_{CCL} is measured with all outputs open, one input of each at 4.5V, and the other inputs grounded.

Note 3: I_{CCH} is measured with all outputs open and all inputs at 4.5V.

Switching Characteristics over recommended operating free air temperature range (Note 4)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	Other Input Low $V_{CC} = 4.5V$ to 5.5V	5	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	8.5	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Other Input High $V_{CC} = 4.5V$ to 5.5V	5	45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	2	9	ns

Note 4: See Section 1 for test waveforms and output load.


DM74AS832B Hex 2-Input OR Driver

General Description

These devices contain six independent drivers, each of which performs the logic OR function. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts



Inp	uts	Outpu
	В	Y

A	В	Y
L	L	L,
L	L H	н
L H	L	н
Н	L H	Н

H = High Logic Level L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	58.3°C/W
M Package	154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			-48	mA
IOL	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Ca	nditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	≖ —18 mA			-1.2	V
V _{OH}	High Level Output	$I_{OH} = -2 \text{ mA}, V$	$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC} - 2$			
	Voltage	$I_{OH} = -3 \text{ mA}, V$	/ _{CC} = 4.5V	2.4			v
	I _{OH} = Max, V _{CC}	= 4.5V	2				
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$			0.35	0.5	v
11	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{IH}$	= 2.7V			20	μA
hL	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-50	- 135	-200	mA
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		11	17	mA
		Outputs Low		22	36	mA	

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	6.3	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		1	6.3	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS873 Dual 4-Bit D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the AS873 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space Saving 300 Mil Wide Package
- Bus structured pinout



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Para	meter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input \	/oltage	2			V
VIL	Low Level Input V	oltage			0.8	v
ЮН	High Level Output Current				- 15	mA
IOL	Low Level Output Current				48	mA
tw	Pulse Width	Enable High	5.5			ns
	Clear Low	Clear Low	3.5			113
tsu	Data Setup Time		2↓			ns
t _H	Data Hold Time		3↓			ns
TA	Free Air Operating Temperature		0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	—18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL}$ $I_{OH} = Max$	= Max	2.4	3.3		v
		$I_{OH} = -2 \text{ mA}, V$	$_{\rm CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} -2			V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V$ $I_{OL} = Max$			0.35	0.5	v
lı	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Ιн	High Level Input Current	$V_{CC} = 5.5 V, V_{IH}$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μΑ
ΙL	Low Level Input Current	$V_{CC} = 5.5 V, V_{ L} = 0.4 V$				-0.5	mA
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5 V, V_O$	= 2.25V	-30		-112	mA
lozн	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH}$ $V_O = 2.7V$	= 2V			50	μΑ
I _{OZL}	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 0.4V$				-50	μA
lcc	I _{CC} Supply Current		Outputs High		68	110	mA
		Outputs Open	Outputs Low		67	109	mA
			Outputs Disabled		80	129	mA

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, IOS.

873

Switching Characteristics over recommended operating free air temperature range (Note 1). All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	From	То	Min	Max	Units	
tPLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	3	6.5	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	$C_L = 50 pF$	Data	Any Q	3	6	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	6	11.5	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	4	7.5	ns	
t _{PZH}	Output Enable Time to High Level Output			Output Control	Any Q	2	6.5	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	9.5	ns	
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6.5	ns	
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	7.5	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		Clear	Any Q	3	8.5	ns	

Note 1: See Section 1 for test waveforms and output load.


Function Table

	Inp	outs	Output	
CLR	D	EN	<u>oc</u>	Q
X	X	х	н	Z
L	X	х	L	L
н	н	н	L L	н
н	L	н	L	L
н	х	L	L	Q ₀

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q



DM74AS874 Dual 4-Bit D-Type Edge-Triggered Flip-Flop

General Description

These dual 4-bit inverting registers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS874 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Bus structured pinout



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

5

0

з

6

2

41

5↑

11

0

Max

5.5

0.8

-15

48

80

70

Units

٧ v

v

mΑ

mΑ

MHz

ns

ns

ns

ns

°C

Recommended Operating Conditions Parameter Symbol Min Nom 4.5 V_{CC} Supply Voltage High Level Input Voltage 2 VIH V_{IL} Low Level Input Voltage **High Level Output Current** ЮН

High

Low

Low

Data

Clear Inactive

The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Free Air Operating Temperature

Low Level Output Current

Clock Frequency

Width of Clock Pulse

Width of Clear Pulse

Setup Time

Data Hold Time

Electrical Characteristics

10L

fCLK

^tWCLK

tw_{CLR}

tsu

tH

TA

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -1$	8 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = V_{IL} Max,$ $I_{OH} = Max$		2.4	3.3		v
		$I_{OH} = -2 \text{ mA}, V_{CC} =$	= 4.5V to 5.5V	$V_{CC} - 2$			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2$ $I_{OL} = Max$	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$		0.35	0.5	v
lı	Input Current at Max Input Voltage	$V_{CC} = 5.5 V, V_{IH} = 7 V$				0.1	mA
lΗ	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.$	$V_{CC} = 5.5V, V_{IL} = 0.4V$			-0.5	mA
IO (Note 1)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.$	25V	-30		-112	mA
lozн	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2$ $V_{O} = 2.7V,$	$V_{CC} = 5.5V, V_{IH} = 2V, V_O = 2.7V,$			50	μΑ
lozl	Off-State Output Current, Low Level Voltage Applied					-50	μΑ
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		82	133	
		Outputs Open	Outputs Low		92	149	mA
			Outputs Disabled		100	160	

Note 1: The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			80		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	8.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	10.5	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	7	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	3	10.5	ns
^t PHZ	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	2	7.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clear	Any Q	4	11.5	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table

	In	puts	Output	
CLR	D	CLK	ŌĊ	Q
x	X	x	н	z
L	X	X	L	L
н	н	↑	L	н
н	L	1	L	L
н	X	L	L	Q ₀


L = Low State, H = High State, X = Don't Care

1 = Positive Edge Transition

Z = High Impedance State

 $Q_0 =$ Previous Condition of Q





TL/F/6331-2

874

DM74AS876 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These inverting dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS876 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Bus structured pinout



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	V
ЮН	High Level Output Current				- 15	mA
lol	Low Level Output Current				48	mA
fclk	Clock Frequency		0		80	MHz
tw(CLK)	Width of Clock Pulse	High	3			ns
		Low	6			
tw(PRE)	Width of Preset Pulse	Low	2			ns
t _{SU}	Data	Data	4↑			ns
	Preset Inactive		5↑			115
t _H	Data Hold Time		1↑			ns
TA	Free Air Operating Temperature		0		70	°C

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5V, I_{\rm I} = -1$	B mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = V_{IL} Max,$ $I_{OH} = Max$		2.4	3.3		v
		$I_{OH} = -2 \text{ mA}, V_{CC} =$	= 4.5V to 5.5V	$V_{CC} - 2$			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$			0.35	0.5	v
	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
Ι _Ι	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
IO (Note 1)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.$	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$			-112	mA
^I оzн	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V_{O} = 2.7V,$	$V_{CC} = 5.5V, V_{IH} = 2V, V_O = 2.7V,$			50	μΑ
IOZL	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 0.4V$				-50	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		88	142	
		Outputs Open	Outputs Low		94	150	mA
			Outputs Disabled		100	160	


Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
fmax	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			80		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clock	Any Q	. 3	8.5	ns
^t PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	10.5	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	7	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset	Any Q	4	10	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram

876



Function Table

	In	Inputs Out		
PRE	D	CLK	<u>oc</u>	Q
X	х	х	н	Z
L	X	х	L	L
н	н	1	Ľ	۰L
н	L	1	L	н
н	X	L	L	<u>Q</u> 0

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

 $\label{eq:z_def} \begin{array}{l} Z \ = \ High \ Impedance \ State \\ \overline{Q}_0 \ = \ Previous \ Condition \ of \ \overline{Q} \end{array}$

TL/F/6332-2

3-184

.....

DM74AS878 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with Synchronous Clear

General Description

These dual 4-bit registers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS878 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Synchronous clear
- Bus structured pinout



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	ter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	V
I _{OH}	High Level Output Current				-15	mA
I _{OL}	Low Level Output Current				48	mA
f _{CLK}	Clock Frequency		0		80	MHz
twCLK	Width of Enable Pulse	High	4			ns
		Low	6			
t _{SU}	Data Setup Time	Data	4↑			ns
		CLR	6↑			115
t _H	Data Hold Time	Data	2↑			ns
	CLR		01			
Τ _Α	Free Air Operating Temperature		0		70	ns

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -1$	8 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = V_{IL} Max,$ $I_{OH} = Max$		2.4	3.3		v
		$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$			0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
IL	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0$	$V_{CC} = 5.5V, V_{IL} = 0.4V$			-0.5	mA
IO (Note 2)	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2$.25V	-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	$V_{\rm CC} = 5.5 V, V_{\rm IH} = 2$	2V, V _O = 2.7V			50	μΑ
IOZL	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_O = 0.4V$				-50	μΑ
lcc	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		82	132	
		Outputs Open	Outputs Open Outputs Low		96	155	mA
			Outputs Disabled		100	160	1


Note 2: The output conditions have been chosen to produce a current that closely approximates one-half of the true short circuit current.

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	То	DM74	AS878	Units
oyboi	T drameter	Conditions	TTOM		Min	Max	
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			80		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clock	Any Q	3	8.5	ns
^t PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	10.5	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	2	7	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
^t PLZ	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



Function Table

	In	puts		Output
CLR	D	CLK	OC	Q
X	x	x	н	Z
L	X	↑	L	L
н	н	↑	L	н
н	L	↑	L	L
Н	Х	Ł	L	Q ₀

L = Low State, H = High State, X = Don't Care

Positive Edge Transition

Z = High Impedance State $Q_0 =$ Previous Condition of Q

DM74AS879 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs and Synchronous Clear

General Description

These inverting dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS879 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Synchronous preset
- Bus structured pinout



*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 879

Recommended Operating Conditions

Symbol	Param	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	V
ЮН	High Level Output Current				- 15	mA
lol	Low Level Output Current				48	mA
fCLK	Clock Frequency		0		80	MHz
twclk	Width of Clock Pulse	High	4			ns ns
		Low	6			
tsu	Data Setup Time	Data	4↑			ns
		CLR	6↑			
tн	Data Hold Time	Data	2↑			ns
		CLR	0↑			
T _A	Free Air Operating Tempe	erature	0		70	°C

The (\uparrow) arrow indicates the positive edge of the clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.


Symbol	Parameter	Conc	litions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -$	18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = 1$ $I_{OH} = Max$	Max,	2.4	3.3		v
		$I_{OH} = -2 \text{ mA}, V_{CC}$	= 4.5V to 5.5V	$V_{CC} - 2$			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$			0.35	0.5	v
4	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Чн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μA
Ι _{ΙĽ}	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0.4 V$				-0.5	mA
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2$	$V_{CC} = 5.5V, V_{O} = 2.25V$			-112	mA
ЮZH	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = V_O = 2.7V$	2V,			50	μΑ
lozl	Off-State Output Current, Low Level Voltage Applied	$\begin{array}{l} V_{CC}=5.5V, V_{IH}=\\ V_{O}=0.4V \end{array}$	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 V, V_{IH} = 2 V, \\ V_O = 0.4 V \end{array}$			-50	μΑ
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		88	142	
		Outputs Open	Outputs Low		94	150	mA
			Outputs Disabled		100	160]

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			80		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	Clock	Any Q	3	8.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	10.5	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	- 2	7	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	3	10.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



Function Table

•	Inputs				
CLR	D	Clock	OC	Q	
х	х	х	н	Z	
L	X	1	L	н	
н	н	1	L	L	
н	Ľ	1	L	н	
н	X	L	L	\overline{Q}_0	

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

DM74AS880 Dual 4-Bit D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These dual 4-bit inverting registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the AS880 are transparent Dtype latches meaning that while the enable (G) is high the Q outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Bus structured pinout



Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	v
V _{IH}	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	v
юн	High Level Output Current				-15	mA
IOL	Low Level Output	Current			48	mA
t _W	Pulse Width	Enable	2.5			ns
		Preset Low	4			ns
t _{SU}	Data Setup Time		2↓			ns
t _H	Data Hold Time		1↓			ns
TA	Free Air Operating	Temperature	0		70	°C

The (\downarrow) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Con	litions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -$	18 mA			-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V, V_{IL} = I_{OH} = Max$	V _{IL} Max,	2.4	3.3		v
		$I_{OH} = -2 \text{ mA, } V_{CC}$	= 4.5V to 5.5V	V _{CC} – 2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V,$ $I_{OL} = Max$			0.35	0.5	v
ų	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
IO (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} =$	2.25V	-30		-112	mA
I _{OZH}	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = V_{O} = 2.7V$	2V,			50	μΑ
I _{OZL}	Off-State Output Current, Low Level Voltage Applied	$\label{eq:VCC} \begin{split} V_{CC} &= 5.5 V, V_{IH} = 2 V, \\ V_O &= 0.4 V \end{split}$				-50	μΑ
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		73	118	
		Outputs Open	Outputs Low		76	122	mA
			Outputs Disabled		86	137]

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current IOS.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data	Any Q	4	9.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	4	8.5	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	6	11.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	4	8	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	2	7.5	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	10	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6.5	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset	Any Q	4	10	ns

Note 1: See Section 1 for test waveforms and output load.

Function Table

Inputs				Output
PRE	D	EN	OC	Q
х	х	х	н	Z
L	X	х	L	L
н	н	н	L	L
н	L	н	L	н
н	х	L	L	\overline{Q}_0


L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 \overline{Q}_0 = Previous Condition of \overline{Q}

Logic Diagram

880



TL/F/6335-2

DM74AS881B 4-Bit Arithmetic Logic Unit/Function Generator


General Description

The DM74AS881B is an arithmetic logic unit (ALU)/function generator that has a complexity of 77 equivalent gates, respectively, on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables I and II. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the DM74AS882 full carry look-ahead circuits, high speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multi-level full carry lookahead is illustrated under "signal designations."

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word-lengths can be performed without external circuitry.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky TTL counterpart
- Improved AC performance over Schottky counterpart
- Arithmetic operating modes:
 - Addition Subtraction Shift operand A one position Magnitude comparison Plus twelve other arithmetic operations
- Logic function modes: Exclusive-OR Comparator AND, NAND, OR, NOR Plus ten other logic operations
- Full look-ahead for high speed operations on long words



Pin Designations

	,	
Designation	Pin Number	Function
$\overline{A3}, \overline{A2}, \overline{A1}, \overline{A0}$	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
Cn	7	Inv. Carry Input
М	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A = B	14	Comparator Output
P	15	Carry Propagate Output
C _{n+4}	16	Inv. Carry Output
Ğ	17	Carry Generate Output
V _{CC}	24	Supply Voltage
GND	12	Ground

*Contact your local NSC representative about surface mount (M) package availability.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	48.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	ter	Min	Тур	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			V
VoH	High Level Output Voltage $A = B$ Output Only				5.5	v
ЮН	High Level Output Current			-2	mA	
		G			-3	
IOL	Low Level Output Current	All Outputs Except G			20	mA
		G			48	
TA	Operating Free Air Temperatur	re	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	;	Min	Typ (Note 1)	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V $I_{OH} = -2$ mA	Any Output Except A = B	$V_{CC} - 2$			v
		$V_{CC} = 4.5V, I_{OH} = -3 \text{ mA}$	ធ	2.4	3.4		
I _{OH}	High Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$	A = B			0.1	mA
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$	Any Output Except G		0.3	0.5	v
		$V_{CC} = 4.5V, I_{OL} = 48 \text{ mA}$	G		0.4	0.5	
l _l	Input Current @ Max	$V_{CC} = 5.5V, V_{I} = 7V$	M Input			0.1	
	Input Voltage		Any A or B Input			0.3	mA
			Any S Input			0.4	
		Carry Input			0.6		
Iн	High Level Input	$V_{CC} = 5.5V, V_{I} = 2.7V$	M Input			20	
	Current		Any A or B Input			60	μA
			Any S Input			80	μ., .
			Carry Input			120	
կլ	Low Level Input	$V_{CC} = 5.5V, V_{I} = 0.4V$	M Input			-0.5	
	Current		Any A or B Input			-1.5	mA
			Any S Input			-2	
			Carry Input			-3	
I _O (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	All Outputs Except A = B and G	-30		-112	mA
			G		- 165		
Icc	Supply Current	$V_{CC} = 5.5V$			70	104	mA

Note 1: All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

Symbol	Parameter	Conditions	From (Input)	To (Output)	$C_L = 50 pF$ (15 $R_L = 500\Omega$ (28		Unit
			(input)	(output)	Min	Max]
tPLH	Propagation Delay Time, Low-to-High Level Output		Cn	C _{n+4}	2	12	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			01174	2	12	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 4.5V	Any Ā	C _{n+4}	2	15	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	or B	On+4	2	15	"
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any Ā		2	19	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	$=$ S2 $=$ 4.5V or \overline{B}	C _{n+4}	2	19	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V (SUM or	6	Any F	3	12	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	DIFF Mode)	Cn	Апун	3	12	_ ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 4.5V	Any Ā	G	2	10	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	or B	G	2	10	_ ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any Ā	ធ	2	12	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	or B	<u>ц</u>	2	12	_ ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 4.5V	Any A	P	2	11	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	or B		2	11	– ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any Ā or B	Ē	2	13	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)			2	13	- ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 4.5V	77		2	11	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	$\overline{A_{i}}$ or $\overline{B_{i}}$	F _i	2	11	– ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	T. er 7	Fi	2	13	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	Ā _i or B _i		2	13	_ ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 4.5V (Logic Mode)	$\overline{A_i}$ or $\overline{B_i}$	Fi	2	14	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output				2	14	_ ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any Ā	A = B	4	24	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	or B	A-0	4	24	_ ns

881B

Switching Characteristics (Continued)

381B

Symbol	Parameter	Conditions	From (Input)	To (Output)	$C_L = 50 pF (15)$ $R_L = 500 \Omega (28)$		Units	
			(input)	(Output)	Min	Max		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$C_n = M = S0 = S3 = 4.5V,$	Any A		2	18		
tPHL	Propagation Delay Time, High-to-Low Level Output	$\begin{array}{c} S1 = S2 = 0V, \\ \text{Equality } (A_i = B_i \\ \text{or } A_i \neq B_i) \end{array} \qquad $		P	2	18	ns	
^t PLH	Propagation Delay Time, Low-to-High Level Output	$C_n = M = S3 = 4.5V,$ S1 = S2 = 0V,	Any Ā	Ā	2	21		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Equality ($A_i = B_i$ or $A_i \neq B_i$)	or B	C _{n+4}	2	21	ns	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$C_n = m = S2 = 4.5V,$ S0 = S1 = S3 = 0V,	Any A	P	2	18		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$(A_i = B_i = H \text{ or} A_i \text{ or } B_i = L)$	or B	F	2	18	ns	
^t PLH	Propagation Delay Time, Low-to-High Level Output	$C_n = M = S2 = 4.5V,$ S0 = S1 = S3 = 0V,	Any Ā	6	2	22		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$(A_i = B_i = H \text{ or} A_i \text{ or } B_i = L)$	or B	C _{n+4}	2	22	ns	

Number	Typical Addition Times	Pack	Carry Method	
of Bits	Using AS881 and AS882	Arithmetic/ Logic Units	Look-Ahead Carry Generators	Between ALUs
1 to 4	5	1	0	None
5 to 8	10	2	0	Ripple
9 to 16	14	3 or 4	1	Full Look-Ahead
17 to 64	19	5 to 16	2 to 5	Full Look-Ahead

Functional Description

The DM74AS881B will accommodate active-high or active-low data if the pin designations are interpreted as follows:

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-Low Data (Table I)	Ā0	Β̈́0	Ā1	B1	Ā2	B2	ĀЗ	B3	F0	F1	Ē2	F3	Cn	C _{n+4}	P	G
Active-High Data (Table II)	AO	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	⊂ _n	\overline{C}_{n+4}	Х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A - B - 1, which requires an end-around or forced carry to provide A - B.

The DM74AS881B can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with C_n = H when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function-select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

Input C _n	Output C _{n+4}	Active-Low Data (Figure 1)	Active-High Data <i>(Figure 2)</i>
н	н	A ≥ B	$A \le B$
н	L	A < B	A > B
L	н	A > B	A < B
L	L	$A \leq B$	$A \ge B$

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables I and II and include exclusive-OR, NAND, AND, NOR, and OR functions.

Functional Description (Continued)

TABLE I

	Sele	ction		Active-Low Data					
				M = H	M = L; Arith	metic Operations			
S 3	S2	S1	S0	Logic Functions	C _n = L (No Carry)	C _n = H (With Carry)			
L	L	L	L	F = Ā	F = A Minus 1	F = A			
L	L	L	н	$F = \overline{AB}$	F = AB Minus 1	F = AB			
L	L	н	L	$F = \overline{A} + B$	$F = A\overline{B}$ Minus 1	$F = A\overline{B}$			
L	L	н	н	F = 1	F = Minus 1 (2's Comp)	F = Zero			
L	н	L	L	$F = \overline{A + B}$	$F = A Plus (A + \overline{B})$	$F = A Plus (A + \overline{B}) Plus 1$			
L	н	L	н	$F = \overline{B}$	$F = AB Plus (A + \overline{B})$	$F = AB Plus (A + \overline{B}) Plus 1$			
L	Н	н	L	$F = \overline{A \oplus B}$	F = A Minus B Minus 1	F = A Minus B			
L	н	н	н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1			
н	L	L	L	F ≕ ĀB	F = A Plus (A + B)	F = A Plus (A + B) Plus 1			
н	L	L	н	$F = A \oplus B$	F = A Plus B	F = A Plus B Plus 1			
н	L	н	L	F = B	$F = A\overline{B} Plus (A + B)$	F = AB Plus (A + B) Plus 1			
н	L	н	н	F = A + B	F = A + B	F = (A + B) Plus 1			
Н	н	L	L	F = 0	F = A Plus A*	F = A Plus A Plus 1			
н	н	L	н	$F = A\overline{B}$	F = AB Plus A	F = AB Plus A Plus 1			
Н	н	н	L	F = AB	$F = A\overline{B} Plus A$	$F = A\overline{B} Plus A Plus 1$			
н	н	н	н	F = A	F = A	F = A Plus 1			

*Each bit is shifted to the next more significant position.

TABLE II


	Sele	ction			Active-High Dat	a			
				M = H	= H M = L; Arithmetic Operations				
S 3	S2	S1	S0	Logic Functions	$\overline{C}_{n} = H$ (No Carry)	$\overline{C}_n = L$ (With Carry)			
L	L	L	L	$F = \overline{A}$	F = A	F = A Plus 1			
L	L	L	н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1			
L	L	н	L	F = ÄB	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1			
L	L	н	н	F = 0	F = Minus 1 (2's Comp)	F = Zero			
L	н	L	L	$F = \overline{AB}$	$F = A Plus A\overline{B}$	$F = A Plus A\overline{B} Plus 1$			
L	н	L	н	$F = \overline{B}$	$F = (A + \overline{B})$ Plus $A\overline{B}$	$F = (A + B)$ Plus $A\overline{B}$ Plus 1			
L	н	н	L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B			
L	н	н	н	$F = A\overline{B}$	$F = A\overline{B}$ Minus 1	$F = A\overline{B}$			
н	L	L	L	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1			
н	L	L	н	$F = \overline{A \oplus B}$	F = A Plus B	F = A Plus B Plus 1			
н	L	Н	L	F = B	$F = (A + \overline{B})$ Plus AB	$F = (A + \overline{B})$ Plus AB Plus 1			
н	L	н	н	F = AB	F = AB Minus 1	F = AB			
н	н	L	L	F = 1	F = A Plus A*	F = A Plus A Plus 1			
н	н	L	н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1			
н	н	н	L	F = A + B	$F = (A + \overline{B})$ Plus A	$F = (A + \overline{B})$ Plus A Plus 1			
н	н	н	н	F = A	F = A Minus 1	F = A			


*Each bit is shifted to the next more significant position.

881B

Functional Description (Continued)

881B





3-200

Functional Description (Continued)

The DM74AS881B has the same pinout and same functionality as the DM74AS181B, except for the $\overline{P}, \ \overline{G}, \ \text{and} \ C_{n+4}$ outputs when the device is in the logic mode (M = H).

In the logic mode, the DM74AS881B provides the user with a status check on the input words, A and B, and the output word, F. While in the logic mode, the $\overline{\mathsf{P}}, \overline{\mathsf{G}}$ and C_{n+4} outputs supply status information based upon the following logical combinations:

 $\overline{P} = F0 + F1 + F2 + F3$ $\overline{G} = H$ $C_{n+4} = PC_n.$

The combination of signals on the S3 through S0 control lines determines the operation performed on the data words to generate the output bits, F_i . By monitoring the \overline{P} and Cn+4 outputs, the user can determine if all pairs of input bits are equal (see Function Table for Input Bits Equal/Not Equal) or if any pair of inputs is high (see Function Table for Input Pairs High/Not High). The DM74AS881B has the unique feature of providing an A = B status while the exclusive-OR (@) function is being utilized. When the control inputs (S3, S2, S1, S0) equal H, L, L, H, a status check is generated to determine whether all pairs (Ai, Bi) are equal in the following manner: $\overline{P} = (A0 \oplus B0) + (A1 \oplus B1) + (A2$ ⊕ B2) + (A3 ⊕ B3). This unique bit-by-bit comparison of the data words, which is available on the totem pole \overline{P} output, is particularly useful when cascading in the DM74AS881B. As the A = B condition is sensed in the first stage, the signal is propagated through the same ports used for carry generation in the arithmetic mode (\overline{P} and \overline{G}). Thus, the A = B status is transmitted to the second state more quickly without the need for external multiplexing logic. The A = B open-collector output allows the user to check the validity of the bit-by-bit result by comparing the two signals for parity.

If the user wishes to check for any pair of data inputs $(\overline{A}_i, \overline{B}_i)$ being high, it is necessary to set the control lines (S3, S2, S1, S0) to L, H, L, L. The data pairs will then be ANDed together and the results ORed in the following manner: $\overline{P} = \overline{A0B0} + \overline{A1B1} + \overline{A2B2} + \overline{A3B3}$.

:	S3	S2	S1	S0	М	$\overline{P} = F0 + F1 + F2 + F3$
	L	Н	L	L	н	$\overline{A}0\overline{B}0 + \overline{A}1\overline{B}1 + \overline{A}2\overline{B}2 + \overline{A}3\overline{B}3$
	Н	L	L	н	н	(A0 ⊕ B0) + (A1 ⊕ B1) + (A2 ⊕ B2) + (A3 ⊕ B3)

SIGNAL DESIGNATIONS

In both *Figures 1* and 2, the polarity indicators indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and that the symbols are the same in both figures. The signal designations in *Figure 1* agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table I. The signal designations have been changed in *Figure 2* to accommodate the logic functions and arithmetic operations for the active-high data given in Table II. The DM74AS181 and DM74AS81B, together with the DM74AS882 and DM74S182, can be used with the signal designation of either *Figure 1* or *Figure 2*.

Function Table for Input Pairs High/Not High S0 = S1 = S3 = L, S2 = H, and M = H

Cn		Outputs					
on		Data	Inputs		G	P	Cn+4
н	A0 = B0	A1 = B1	A2 = B2	A3 = B3	н	L	н
L	A0 = B0	A1 = B1	A2 = B2	A3 = B3	н	L	L
Х	A0 ≠ B0	х	х	х	н	н	L
Х	X	A1 ≠ B1	х	х	н	н	L
х	x	х	A2 ≠ B2	х	н	н	L
х	x	х	х	A3 ≠ B3	н	н	L

Function Table for Input Bits Equal/Not Equal S0 = S3 = H. S1 = S2 = L. and M = H

Cn		Data Inputs					
On .		Data	mputa		G	P	C _{n+4}
н	$\overline{A}0 \text{ or } \overline{B}0 = L$	$\overline{A}1 \text{ or } \overline{B}1 = L$	$\overline{A}2 \text{ or } \overline{B}2 = L$	$\overline{A}3 \text{ or } \overline{B}3 = L$	н	L	н
L	$\overline{A}0 \text{ or } \overline{B}0 = L$	$\overline{A}1 \text{ or } \overline{B}1 = L$	$\overline{A}2$ or $\overline{B}2 = L$	$\overline{A}3$ or $\overline{B}3 = L$	H '	L	L
х	$\overline{A}0 = \overline{B}0 = H$	Х	Х	х	н	н	L
X	x	$\overline{A}1 = \overline{B}1 = H$	х	Х	н	н	L
Х	x	х	Ā2 = B2 = H	х	н	н	L
Х	x	х	х	$\overline{A}3 = \overline{B}3 = H$	н	н	L

881B

Parameter Measurement Information

$\overline{\text{SUM}} \text{ Mode Test Table} \\ \text{Function Inputs: S0} = \text{S3} = 4.5\text{V}, \text{S1} = \text{S2} = \text{M} = 0\text{V} \\ \end{array}$

Symbol	Parameter	Input Under		Input e Bit	Other Da	ata Inputs	Output Under	Output
Cynisor		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	Remaining	С _п	Ē	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output				Ā and B	- "	-	
^t PLH	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	Remaining	C _n	Fi	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	5			Ā and B			in a naso
tplh	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	None	Remaining	P	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output			None	Hono	Ā and Ē, C _n	•	in r nase
tplh	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	None	Remaining	P	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output			None	Hone	\overline{A} and \overline{B} , C_n	•	in a nase
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	None	Bi	Remaining	Remaining	G	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output		None		B	Ā, C _n		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bi	None	Āi	Remaining	Remaining	G	In-Phase
tPHL	Propagation Delay Time High-to-Low Level Output		Tione		B	Ā, C _n	u	III-Pilase
tplh	Propagation Delay Time Low-to-High Level Output	Cn	None	None	All	All	Any F	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	Su Su			Ā	B	or C _{n+4}	111111111111111111111111111111111111111
^t PLH	Propagation Delay Time Low-to-High Level Output	Āi	None	B i	Remaining	Remaining	C _{n + 4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output				B	Ā, C _n	∽n + 4	
^t PLH	Propagation Delay Time Low-to-High Level Output	Ēi	None	Āi	Remaining	Remaining	C	Out-of-Phas
t _{PHL}	Propagation Delay Time High-to-Low Level Output				B	Ā, C _n	C _{n+4}	Jui-oi-rillas

	Fun	ction Inpu		ode Test T 52 = M =	able 4.5V, S0 = S	3 = 0V		
Symbol	Parameter	Input Under	San		Other I	Data Inputs	Output Under	Output
		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	Ē	None	None	Remaining	Fi	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output					Ā and Ē, C _n		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	- Bi	Āi	None	None	Remaining	Fi	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output					Ā and Ē, C _n	•	
	Fun	ction Inpu		ode Test T 62 = 4.5V,	able S0 = S3 = I	I = 0V		
Symbol	Parameter	Input	Input Under Other Input Same Bit		Other D	ata Inputs	Output Under	Output
Symbol	Faranneter	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	None	Ēi	Remaining	Remaining	Fi	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output				Ā	B, C _n		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	B i	Āj	None	Remaining Ā	Remaining	Fi	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output					B, C _n		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	None	Bi	None	Remaining Ā and B, C _n	P	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output					A and B, On		
tplh	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	None	Remaining Ā and B, C _n	P	Out-of-Phas
t _{PHL}	Propagation Delay Time High-to-Low Level Output							
	Propagation Delay Time Low-to-High Level Output	Āi	B _i	None	None	Remaining Ā and B, C _n	G	in-Phase
	Propagation Delay Time High-to-Low Level Output Propagation Delay Time							
	Propagation Delay Time Low-to-High Level Output Propagation Delay Time	Bi	None	Āi	None	Remaining Ā and B, C _n	G	Out-of-Phas
tPHL	High-to-Low Level Output							
	Propagation Delay Time Low-to-High Level Output Propagation Delay Time	Āi	None	Β _i	Remaining Ā	Remaining B, C _n	A = B	In-Phase
YPHL	High-to-Low Level Output							

881B

Parameter Measurement Information (Continued) DIFF Mode Test Table (Continued) Function Inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V Other Input

Symbol	Parameter	Input Under		Input e Bit	Other Da	ata Inputs	Output Under Test	Output Waveform
Cymbol		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Ēi	Āi	None	Remaining	Remaining	A = B	Out-of-Phase
tPHL	Propagation Delay Time High-to-Low Level Output	5,			A and B	or Any F		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	C-	None	None	All \overline{A} and \overline{B}	None	C _{n+4} or Any F	In-Phase
^t PHL	Propagation Delay Time High-to-Low Level Output	C _n						
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	None	Remaining	C _{n+4}	Out-of-Phase
^t ₽HL	Propagation Delay Time High-to-Low Level Output				None	\overline{A} and \overline{B} , C_n	∽ n+4	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bi	NONE	Ā	None	Remaining	C _{n+4}	In-Phase
tPHL	Propagation Delay Time High-to-Low Level Output	5	NONE			\overline{A} and \overline{B} , C_n	0n+4	in-i hase

Input Bits Equal/Not Equal Test Table Function Inputs: S0 = S3 = M = 4.5V, S1 = S2 = 0V

Symbol	Parameter	Input Under		Input e Bit	Other Data Inputs		Output Under	Output	
Symbol		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform	
^t PLH	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	Remaining	None	P	Out-of-Phase	
t _{PHL}	Propagation Delay Time High-to-Low Level Output			None	Ā and B, C _n	None			
t₽LH	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	Remaining	None	P	Out-of-Phase	
t _{PHL}	Propagation Delay Time High-to-Low Level Output				\overline{A} and \overline{B} , C_n	None			
^t PLH	Propagation Delay Time Low-to-High Level Output	Āi	Ñ _i None	e B _i	Remaining Ā and B, C _n	None	P	In-Phase	
t _{PHL}	Propagation Delay Time High-to-Low Level Output								
^t PLH	Propagation Delay Time Low-to-High Level Output	Bi	None	Āi	Remaining	None	P	In-Phase	
^t PHL	Propagation Delay Time High-to-Low Level Output		None	7	Ā and B, C _n	None			
^t PLH	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	Remaining	None	C _{n+4}	In-Phase	
t _{PHL}	Propagation Delay Time High-to-Low Level Output		10		\overline{A} and \overline{B} , C_n	None	⁰ n+4		

881B

Parameter Measurement Information (Continued)


Input Bits Equal/Not Equal Test Table (Continued) Function Inputs: S0 = S3 = M = 4.5V, S1 = S2 = 0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other Data Inputs		Output Under	Output
		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	Remaining Ā and B, C _n	None	C _{n+4}	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output		74					
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Ā	None	B _i	Remaining Ā and Ē, C _n	None	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	~						
^t PLH	Propagation Delay Time Low-to-High Level Output	Bi	None	Āi	Remaining	None	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	5	None		Ā and Ē, C _n	110110		

Input Pairs High/Not High Test Table Function Inputs: S2 = M = 4.5V, S0 = S1 = S3 = 0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other Data Inputs		Output Under	Output
		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	Remaining	Remaining	P	In-Phase
tPHL	Propagation Delay Time High-to-Low Level Output				Ā, C _n	B		
^t PLH	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	Remaining B, C _n	Remaining Ā	P	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output							
^t PLH	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	Remaining Ā, C _n	Remaining	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output		51			B		
^t PLH	Propagation Delay Time Low-to-High Level Output	Ēi	Āi	None	Remaining	Remaining	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output		Ai	NONO	B, C _n	Ā	Un+4	Out-of-Filase

881B



General Description

These devices contain four independent 2-input drivers, each of which performs the logic NAND function. The 'AS1000A is a driver version of the 'AS00. Each driver has increased output drive capability to allow the driving of high capacitive loads.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

TL/F/6337-1

Improved line receiving characteristics

Connection Diagram



Order Number DM74AS1000AM or DM74AS1000AN See NS Package Number M14A or N14A

Function Table

Υ	_	AB
Y	_	AB

Inp	outs	Output
Α	В	Y
L	L	н
L	н	н
н	L	н
н	Н	L

H = High Logic Level

L = Low Logic Level

1000A

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	76.0°C/W
M Package	106.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
Юн	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Condition	S	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$				-1.2	v
V _{OH}	High Level Output	$V_{CC} = 4.5V$	$I_{OH} = -3 \text{ mA}$	2.4	3.2		
	Voltage	V _{IL} = Max	I _{OH} = Max	2			v
		$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	/ to 5.5V	V _{CC} – 2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 2V$ $I_{OL} = Max$			0.35	0.5	v
h	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
l _H	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
l _o	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-50	- 135	-200	mA
ССН	Supply Current	Outputs High, $V_{CC} = 5.5V$,	$V_{I} = 0V$		2.3	3.5	mA
ICCL	Supply Current	Outputs Low, $V_{CC} = 5.5V$,	V ₁ = 4.5V		11.5	19	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	4	ns
tPHL	Propagation Delay Time High to Low Level Output	$C_L = 50 pF$	1	4	ns

DM74AS1004A Hex Inverting Driver

General Description


These devices contain six independent 2-input drivers, each of which performs the logic invert/complement function. The 'AS1004A is a driver version of the 'AS04. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features ■ Switching specifications at 50 pF

- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

TL/F/6338-1

Connection Diagram



Order Number DM74AS1004AM or DM74AS1004AN See NS Package Number M14A or N14A

Function Table

A	=	Ŷ	

Input	Output
A	Y
L	н
H	L

H = High Logic Level

L = Low Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	76.0°C/W
M Package	106.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
юн	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Co	nditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} =$	- 18 mA			-1.2	v
V _{OH}	High Level Output	l _{OH} = −2 mA, V	$V_{\rm CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} – 2			
	Voltage	$I_{OH} = -3 \text{ mA}, \text{ V}$	$V_{\rm CC} = 4.5 V$	2.4	3.2		v
		$I_{OH} = Max, V_{CC}$	= 4.5V	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5 V$, I_{OL}	= Max		0.35	0.5	V
lį	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH}$	= 7V			0.1	mA
IIН	High Level Input Current	$V_{CC} = 5.5 V, V_{IH}$	= 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL}$	= 0.4V			-0.5	mA
I _O	Output Drive Current	$V_{CC} = 5.5 V, V_O$	= 2.25V	-50	-135	200	mA
ICC	Supply Current	$V_{CC} = 5.5V$	Outputs High		3.2	5	mA
			Outputs Low		16	27	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	4	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	4	ns

DM74AS1008A Quadruple 2-Input AND Driver


General Description

This device contains four independent 2-input drivers, each of which performs the logic AND function. The 'AS1008A is a driver version of the 'AS08. Each driver has increased output drive to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



TL/F/6339-1 Order Number DM74AS1008AM or DM74AS1008AN

See NS Package Number M14A or N14A

Function Table

Inp	uts	Output
Α	в	Ŷ
L	L	L
L	H.	L
н	L	L
н	н	н

L = Low Logic Level

H = High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	76.0°C/W
M Package	106.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
loн	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Co	onditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	— 18 mA			-1.2	v
V _{OH}	High Level Output	$V_{\rm CC} = 4.5V$	$I_{OH} = -3 \text{ mA}$	2.4	3.2		v
	Voltage	V _{IH} = 2V	I _{OH} = Max	2			V
		I _{OH} = -2 mA, V	$_{\rm CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} – 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5 V, V_{IL}$ $I_{OL} = Max$	= 0.8V		0.35	0.5	v
lj –	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH}$	$V_{CC} = 5.5V, V_{IH} = 7V$			0.1	mA
I _{IH}	High Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IH}$	= 2.7V			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5 V, V_{IL}$	= 0.4V			-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_O$	$V_{CC} = 5.5V, V_0 = 2.25V$		- 135	-200	mA
Іссн	Supply Current with Outputs High	V _{CC} = 5.5V, V _I =	$V_{CC} = 5.5V, V_0 = 2.25V$ $V_{CC} = 5.5V, V_I = 4.5V$		5.6	9.5	mA
ICCL	Supply Current with Outputs Low	V _{CC} = 5.5V, V _I =	= 0V		13.5	22	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
₽гн	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	6	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	6	ns

DM74AS1032A Quadruple 2-Input OR Driver


General Description

This device contains four independent 2-input drivers, each of which performs the logic OR function. The 'AS1032A is a driver version of the 'AS32A. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved line receiving characteristics

Connection Diagram



Order Number DM74AS1032AM or DM74AS1032AN See NS Package Number M14A or N14A

Function Table

Υ =	A	+	в	
-----	---	---	---	--

Inputs		Output
Α	В	Y
L	L	L
н	X	н
Х	н	н

L = Low Logic Level

H = High Logic Level

X = Either Low or High Logic Level

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Typical θ_{JA}	
N Package	76.0°C/W
M Package	106.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	Units V V V MA mA °C
V _{IH}	High Level Input Voltage	2			v
V _{IL}	Low Level Input Voltage			0.8	V
ЮН	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	C	onditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} =$	—18 mA			-1.2	V
VOH	High Level Output	$V_{\rm CC} = 4.5V$	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
	Voltage	V _{IH} = 2V	I _{OH} = Max	2			v
		$I_{OH} = -2 \text{ mA}$	$V_{CC} = 4.5V \text{ to } 5.5V$	V _{CC} - 2			v
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = 0.8V$ $I_{OL} = Max$			0.35	0.5	v
li	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
Iн	High Level Input Current	$V_{CC} = 5.5V, V_{IH}$	= 2.7V			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$	= 0.4V			-0.5	mA
1 ₀	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} =$	$V_{\rm CC} = 5.5V, V_{\rm O} = 2.25V$		- 135	-200	mA
ICCH	Supply Current	Outputs High, V _{CC}	_c = 5.5V, V _I = 4.5V		7.7	11.5	mA
ICCL	Supply Current	Outputs Low, V _{CC}	= 5.5V, V _I = 0V		14.7	24	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
tplH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	6.3	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C _L = 50 pF	1	6.3	ns

DM74AS1034A Hex Non-Inverting Driver

General Description


These devices contain six independent drivers, each of which performs the logic indentity function. The 'AS1034A is a driver version of the 'AS34. Each driver has increased output drive capability to allow the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

TL/F/6341-1

Connection Diagram



Order Number DM74AS1034AM or DM74AS1034AN See NS Package Number M14A or N14A

Function Table

Α	= Y
Input A	Output Y
Ļ	L
н	н

L = Low Logic Level

H = High Logic Level

1034A

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	76.0°C/W
M Package	106.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
Vcc	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			48	mA
loL	Low Level Output Current			48	mA
т _А	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Cor	ditions	Min	Тур	Max	Units
VIK	Input Clamp Voltage	$V_{\rm CC} = 4.5 V, I_{\rm I} = -1$	8 mA			- 1.2	v
V _{OH}	High Level Output	$I_{OH} = -2 \text{ mA, } V_{CC} =$	= 4.5V to 5.5V	$V_{CC} - 2$			٧
	Voltage	$I_{OH} = -3 \text{ mA, } V_{CC} =$	= 4.5V	2.4	3.2		v
		$I_{OH} = Max, V_{CC} = 4$	5V	2			
V _{OL}	Low Level Output Voltage	V _{CC} = 4.5V I _{OL} = Max			0.35	0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7$	V			0.1	mA
Ιн	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2$.7V			20	μA
կլ	Low Level Input Current	$V_{\rm CC} = 5.5 V, V_{\rm IL} = 0.5 V_{\rm IL}$	4V			-0.5	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.$	25V	-50	- 135	-200	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		9	15	mA
			Outputs Low		21	35	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_{L} = 500\Omega$	1	6	ns
tPHL	Propagation Delay Time High to Low Level Output	С _L = 50 рF	1	6	ns

DM74AS1036A Quad 2-Input NOR Driver


General Description

These devices contain four independent drivers, each of which performs the logic NOR function. Each driver has increased output drive capability, allowing the driving of high capacitive loads.

Features

- Switching specifications at 50 pF
- Switching specification guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

Connection Diagram



TL/F/6342-1

Order Number DM74AS1036AM or DM74AS1036AN See NS Package Number M14A or N14A

Function Table

$\mathbf{Y} = \overline{\mathbf{A} + \mathbf{B}}$

Inputs		Output
Α	В	Y
L	L	н
Х	н	L
н	Х	L

- H = High Level
- L = Low Level
- X = Don't Care

1036A

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	76.0°C/W
M Package	106.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-48	mA
IOL	Low Level Output Current			48	mA
TA	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	$V_{CC}-2$			
		$I_{OH} = -3 \text{ mA}, V_{CC} = 4.5 \text{V}$	2.4	3.2		v
		$I_{OH} = Max, V_{CC} = 4.5V$	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{1H} = 2V$		0.35	0.5	v
կ	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$			100	μA
l _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$			20	μA
Ι _{ΙL}	Low Level Input Current	$V_{CC} = 5.5V, V_{I} = 0.4V$			-500	μA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-50	-135	-200	mA
I _{CCH}	Supply Current with Outputs High	$V_{CC} = 5.5V$		4.7	7	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V$		15.3	23	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions (Note 1)	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	1	4.3	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	4.3	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: Typical values are measured at V_{CC} = 5V and T_A = 25°C.

DM74AS1804 Hex 2-Input NAND Driver


General Description

These devices contain six independent 2-Input drivers each of which performs the logic NAND function. The 'AS1804 is equivalent to the 'AS804B but the supply voltage and ground pins are centered in the package. This positioning of the supply voltage and ground pins reduce the lead inductance of these pins. This reduction of lead inductance will minimize noise generated onto either the supply voltage or ground bus which is significant in high current switching applications.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_CC range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Centered V_{CC} and GND configuration provides minimum lead inductance for high current switching applications
- High capacitive drive capability

Connection Diagram



TL/F/8619-1

Order Number DM74AS1804WM or DM74AS1804N See NS Package Number M20B or N20A

Function Table

$\mathbf{Y} = \overline{\mathbf{A} \mathbf{*} \mathbf{B}}$			
INPUTS		Ουτρυτ	
A	В	Y	
L	L	н	
L	Н	Н	
н	L	н	
н	н	Ŀ	

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.3°C/W 154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2 .			v
V _{IL}	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-48	mA
loL	Low Level Output Current			48	mA
TA	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_{I} = -18$ mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	V _{CC} -2			
		$l_{OH} = -3 \text{ mA}, V_{CC} = 4.5 \text{V}$	2.4	3.2		v
		$I_{OH} = Max, V_{CC} = 4.5V$	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{IH} = 2V$			0.5	v
կ	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$			100	μA
hн	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_1 = 0.4V$			-500	μΑ
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-50	- 135	-200	mA
ICCH	Supply Current with Outputs High	$V_{CC} = 5.5V$		3.5	5	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V$		16	27	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions (Note 1)	Min	Мах	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	1	4	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	1	4	ns

DM74AS1805 Hex 2-Input NOR Driver


General Description

These devices contain six independent 2-Input drivers each of which performs the logic NOR function. The 'AS1805 is equivalent to the 'AS805B but the supply voltage and ground pins are centered in the package. This positioning of the supply voltage and ground pins reduce the lead inductance of these pins. This reduction of lead inductance will minimize noise generated onto either the supply voltage or ground bus which is significant in high current switching applications.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Centered V_{CC} and GND configuration provides minimum lead inductance for high current switching applications
- High capacitive drive capability

Connection Diagram



TL/F/8618-1

Order Number DM74AS1805WM or DM74AS1805N See NS Package Number M20B or N20A

Function Table

	$\mathbf{Y} = \overline{\mathbf{A} + \mathbf{B}}$			
INP	UTS	Ουτρυτ		
A	В	Y		
L	L	н		
L	н	L		
н	L	L		
н	н	L		

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	58.3°C/W
M Package	154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	·V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	v
Юн	High Level Output Current			-48	mA
lol	Low Level Output Current			48	mA
T _A	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	V _{CC} -2			
		$I_{OH} = -3 \text{ mA}, V_{CC} = 4.5 \text{V}$	2.4	3.2		v
		$I_{OH} = Max, V_{CC} = 4.5V$	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{IH} = 2V$			0.5	v
lj -	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V, V_1 = 7V$			100	μA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$			20	μA
ц	Low Level Input Current	$V_{CC} = 5.5V, V_1 = 0.4V$			-500	μA
l _o	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-50	- 135	-200	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V$		6.5	10	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V$		20	32	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions (Note 1)	Min	Max	Units
T _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	1	4.3	ns
T _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	1	4.3	ns

DM74AS1808 Hex 2-Input AND Driver


General Description

These devices contain six independent 2-Input drivers each of which performs the logic AND function. The 'AS1808 is equivalent to the 'AS808 but the supply voltage and ground pins are centered in the package. This positioning of the supply voltage and ground pins reduce the lead inductance of these pins. This reduction of lead inductance will minimize noise generated onto either the supply voltage or ground bus which is significant in high current switching applications.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Centered V_{CC} and GND configuration provides minimum lead inductance for high current switching applications
- High capacitive drive capability

Connection Diagram



TL/F/8620-1

Order Number DM74AS1808WM or DM74AS1808N See NS Package Number M20B or N20A

Function Table

	Y = A*B				
INP	UTS	OUTPUT			
Α	В	Y			
L	L	L			
L	н	L			
н	L	L			
н	н	Н			

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package M Package	58.3°C/W 154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Unit
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
ЮН	High Level Output Current			-48	mA
IOL	Low Level Output Current			48	mA
T _A	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ to } 5.5 \text{V}$	V _{CC} -2			
		$I_{OH} = -3$ mA, $V_{CC} = 4.5$ V	2.4	3.2		v
		$I_{OH} = Max, V_{CC} = 4.5V$	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{IH} = 2V$			0.5	v
li .	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$			100	μA
1 _{IH}	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$			20	μA
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_{I} = 0.4V$			-500	μΑ
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-50	-135	-200	mA
Іссн	Supply Current with Outputs High	$V_{CC} = 5.5V$		8	13	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V$		20	33	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions (Note 1)	Min	Max	Unit
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$	1	6	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{pF}$	1	6	ns

DM74AS1832 Hex 2-Input OR Driver

General Description

These devices contain six independent 2-Input drivers each of which performs the logic OR function. The 'AS1832 is equivalent to the 'AS832B but the supply voltage and ground pins are centered in the package. This positioning of the supply voltage and ground pins reduce the lead inductance of these pins. This reduction of lead inductance will minimize noise generated onto either the supply voltage or ground bus which is significant in high current switching applications.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Centered V_{CC} and GND configuration provides minimum lead inductance for high current switching applications

TL/F/8621-1

High capacitive drive capability

Connection Diagram



Order Number DM74AS1832M or DM74AS1832N See NS Package Number M14A or N20A

Function Table

	$\mathbf{Y} = \mathbf{A} + \mathbf{B}$					
INP	UTS	OUTPUT				
A	В	Y				
L	L	L				
L	н	н				
н	L	н				
н	н	н				

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $ heta_{JA}$	
N Package	58.3°C/W
M Package	154.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Unit
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
I _{OH}	High Level Output Current			- 48	mA
I _{OL}	Low Level Output Current			48	mA
T _A	Operating Free Air Temperature Range	0		70	°C

Electrical Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.2	v
VOH	High Level Output Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	V _{CC} -2			
		$I_{OH} = -3 \text{ mA}, V_{CC} = 4.5 \text{V}$	2.4	3.2		v
	÷.	$I_{OH} = Max, V_{CC} = 4.5V$	2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$, $V_{IH} = 2V$			0.5	v
կ	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$			100	μΑ
μн	High Level Input Current	$V_{CC} = 5.5V, V_1 = 2.7V$			20	μΑ
կլ	Low Level Input Current	$V_{CC} = 5.5V, V_1 = 0.4V$			-500	μΑ
ю	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-50	- 135	-200	mA
ICCH	Supply Current with Outputs High	$V_{CC} = 5.5V$		11	17	mA
ICCL	Supply Current with Outputs Low	$V_{CC} = 5.5V$		22	36	mA

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions (Note 1)	Min	Max	Unit
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5 V$ to 5.5 V	1	6.3	ns
tPHL	Propagation Delay Time High to Low Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	1	6.3	ns

PRELIMINARY

National Semiconductor

DM74AS2620 Octal Bus Transceiver/MOS Driver

General Description

These octal bus transceivers are designed to drive the capacitive input characteristics of MOS devices and allow asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ($\overline{G}BA$ and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual enable configuration gives the 'AS2620 the capability to store data by simultaneous enabling of the $\overline{G}BA$ and GAB. Each output reinforces its input in this transceiver con-

figuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be complementary.

Features


- Bidirectional octal bus transceivers for driving MOS devices
- I/O ports have 25Ω series resistors so no external resistors are required
- Local bus-latch capability

Connection Diagram



. Order Number DM74AS2620N See NS Package Number N20A*

Logic Diagram



TL/F/6729-2

Function Table

Enable Inputs		Operation		
ĞВА	GAB	operation		
L	L	B Data to A Bus		
н	н	A Data to B Bus		
н	L	Isolation		
L	н	\overline{B} Data to A Bus, \overline{A} Data to B Bus		

*Contact your local NSC representative about surface mount (M) package availability.

This document contains information on a product under development. NSC reserves the right to change or discontinue this product without notice.

TL/F/6729-1

7V
5V
7V
°C
°C
W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
V _{IH}	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
TA	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5 V$, $I_1 = -18 mA$	4			-1.2	v
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, I_{OH} =	= -2 mA	$V_{CC} - 2$			v
V _{OL} Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 1 \text{ mA}$			0.15	0.4	V	
		$V_{CC} = 4.5V, I_{OL} = 12 \text{ mA}$	$V_{CC} = 4.5V, I_{OL} = 12 \text{ mA}$		0.35	0.7	v
II Input Current @		$V_{CC} = 5.5V, V_{I} = 7V$	Control Inputs			0.1	mA
	Max Input Voltage	$V_{CC} = 5.5V, V_{I} = 5.5V$	A or B Ports			0.1	mA
I _{IH} High Level Input Current (Note 3)	$V_{\rm CC} = 5.5 V, V_{\rm I} = 2.7 V$	Control Inputs			20	μΑ	
	(Note 3)		A or B Ports			70	μΑ
I _{IL} Low Level Input Current (Note 3)	$V_{CC} = 5.5V, V_{IL} = 0.4V$	Control Inputs			-0.5	mA	
		A or B Ports			-0.75	mA	
lo	Output Current (Note 2)	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-50		- 150	mA
I _{OH}	High Level Output Current	$V_{CC} = 4.5V, V_{O} = 2V$		-35			mA
IOL	Low Level Output Current	$V_{CC} = 4.5V, V_{O} = 2V$		35			mA
I _{CC} Supply Current	Supply Current	$V_{CC} = 5.5V$	Outputs High		62	100	mA
			Outputs Low		74	121	mA
			Outputs Disabled		48	77	mA

Note 1: All typical values are at V_{CC} = 5V, T_A = 25°C.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, I_{OS} . Note 3: For I/O ports, the parameters $I_{|H}$ and $I_{|L}$ include the off-state output current.

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$	A	В	1	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R1 = 500\Omega$ $R2 = 500\Omega$ $T_{\rm eq} = Min 45 Max$	A	В	1	6.5	ns
^t PLH	Propagation Delay Time Low to High Level Output	$T_A = Min to Max$	В	A	1	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		В	A	1	6.5	ns
t _{PZH}	Output Enable Time to High Level Output		GBA	A	1	10	ns
^t PZL	Output Enable Time to Low Level Output		GBA	A	1	11	ns
^t PHZ	Output Disable Time from High Level Output		GBA	A	1	6	ns
^t PLZ	Output Disable Time from Low Level Output		ĞВА	A	1	12	ns
^t PZH	Output Enable Time to High Level Output		GAB	В	1	8	ns
^t PZL	Output Enable Time to Low Level Output		GAB	В	1	8	ns
t _{PHZ}	Output Disable Time from High Level Output		GAB	В	1	11	ns
^t PLZ	Output Disable Time from Low Level Output		GAB	В	1	11	ns

Note 1: See Section 1 for test waveforms and output load.

DM74AS2645 TRI-STATE® Bus Transceiver/MOS Driver


General Description

This device contains 8 pairs of logic elements configured as octal bus transceivers. They are designed to drive the capacitive input characteristics of MOS devices and allow asynchronous bidirectional communications between data buses. Data transmission from the A bus to the B bus or from the B bus to the A bus are selectively controlled by (DIR and \overline{G}) the direction and enable inputs. This enable input is also used to disable the device so that the buses are effectively isolated.

Features

- Bidirectional octal bus transceivers for driving MOS devices
- \blacksquare I/O ports have 25 Ω series resistors so no external resistors are required
- Advanced oxide isolated, ion-implanted Schottky TTL process
- Switching response specified into 500Ω/50 pF load
- ${\rm I\!\!I}$ Switching specifications guaranteed over full temperature and V_CC range

Connection Diagram



Absolute Maximum Ratings

Supply Voltage, V _{CC}	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA} N Package	51.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. 2645

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.8	v
T _A	Operating Free Air Temperature	0		70	°C
IOL	Low Level Output Current			12	mA

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conc	Min	Тур	Max	Units	
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{f} = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{\rm CC} = 4.5 V$ to 5.5	$V_{CC} - 2$			V	
VOL	Low Level Output Voltage	$V_{\rm CC} = 4.5 V$	I _{OL} = 1 mA		0.25	0.4	v
			I _{OL} = Max		0.35	0.7	V
11	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = (V_{IN} = 5.5V)$ for A			0.1	mA	
I _{IH} High Level Input Current	High Level	$V_{\rm CC} = 5.5V,$	Control Inputs			20	μA
	Input Current	$V_{IN} = 2.7V$	A or B Ports			70	μΛ
I _{IL} Low Level Input Current	$V_{\rm CC} = 5.5 V_{\rm r}$	Control Inputs			0.5	mA	
	Input Current	$V_{IN} = 0.4V$	A or B Ports			-0.75	
lo	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-50		-150	mA
lcc	Supply Current	$V_{CC} = 5.5V$	Outputs High		58	95	mA
			Outputs Low		95	155	mA
			TRI-STATE		73	119	mA

2645

Symbol	Parameter	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	A or B	B or A	1	10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A or B	B or A	1	9.5	ns
t _{PZL}	Output Enable Time to Low Level	G	A or B	1	10.5	ns
t _{PZH}	Output Enable Time to High Level	G	A or B	1	11.5	ns
t _{PLZ}	Output Disable Time from Low Level	G	A or B	1	12	ns
t _{PHZ}	Output Disable Time from High Level	G	A or B	1	8	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: Switching characteristic conditions are V_{CC} = 4.5V to 5.5V, R_L = 500 Ω , C_L = 50 pF.



Section 4 Ordering Information and Physical Dimensions



Section 4—Ordering Information/Physical Dimensions

ALS/AS Ordering Information	4-3
Physical Dimensions	
Bookshelf	
Distributors	

National Semiconductor **Ordering Information** The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows: DM 74 ALS XXX Ν <u>A+</u> **Digital Monolithic Special Variations** A+ = Commercial grade device Temperature Range with burn-in 74 = Commercial (0°C to + 70°C) $54 = Military (-55^{\circ}C to + 125^{\circ}C)$ Package Code E = Ceramic Leadless Chip Carrier Device Family -J = Ceramic DIP ALS = Advanced Low-Power Schottky M = S.O.I.C. (JEDEC Standard) AS = Advanced Schottky WM = Wide Body S.O.I.C. N = Plastic DIP Device Type -NT = Slim Plastic DIP SJ = S.O.I.C. (EIAJ Standard) W = Ceramic Flatpak For additional information, please contact Product Marketing. **JEDEC - EIAJ Small Outline Package Comparison** 14 Pin 16 Pin 20 Pin 24 Pin Dim Мах Min Max Min Min Max Min Max 0.228 0.245 0.228 0.245 0.393 0.420 0.393 0.420 А (5.80)(6.20)(5.80)(6.20)(10.0)(10.65)(10.0)(10.65)JEDEC 0.149 0.158 0.149 0.158 0.291 0.300 0.291 0.300 в (3.80)(4.00) (3.80)(4.00)(7.40) (7.60) (7.40) (7.60)0.300 0.350 0.300 0.350 0.300 0.350 0.300 0.350 Α

Units: Inch (mm)

в

EIAJ

(7.62)

0.198

(5.02)

(8.89)


0.245

(6.22)

(7.62)

0.198

(5.02)



(8.89)

0.245

(6.22)

(7.62)

0.198

(5.02)

TL/F/10623-1

(8.89)

0.245

(6.22)

(7.62)

0.198


(5.02)


(8.89)

0.245

(6.22)


All dimensions are in inches (millimeters)






1 2 3 4 5 6 7


Physical Dimensions





4



4-6








4







20 Lead Molded Dual-In-Line Package (N) **NS Package Number N20A** 1.013-1.040 (25.73-26.42) 0.092 × 0.030 (2.337 × 0.762) 0.032 ±0.005 20 19 18 17 16 15 14 13 12 11 20 19 MAX DP (0.813 ±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT Œ + PIN NO. 1 IDENT (6.604 ±0.127) 0.280 OPTION 1 (7.112) 1 2 3 4 5 6 7 8 9 10 MIN 0.090 **OPTION 2** 0.300-0.320 (2.286) (7.620-8.128) 0.060 NOM 0.040 OPTION 2 0.130 0.005 4° (4X) 0.065 (1.524) (1.016) (3.302 0.127) TYP TYP (1.651) 0.145-0.200 (3.683 - 5.080)95°+ 5 0.009-0.015 0°±0.004° (0.229-0.381) 0.020 0.100 ± 0.010 TYP (0.508) 0.125-0.140 0.060 ± 0.005 0.018 ± 0.003 (2.540 ± 0.254) (3.175-3.556) MIN 0.325 +0.040 (1.524±0.127) (0.457±0.076) (8.255 +1.016 -0.381) N20A (BEV G) 24 Lead Molded Dual-In-Line Package (N) **NS Package Number N24A** 1.243-1.270 (31.57-32.26) 24 23 22 21 20 19 18 17 16 15 14 13 0.062 (1.575) 0.540 ±0.005 RAD ++ (13.716 ±0.127) PIN NO. 1 IDENT ٣. 1 2 3 4 5 6 7 8 9 10 11 12 DOTTED OUTLINES **REFLECT ALTERNATE** 0.580 MOLDED BODY CONFIGURATION (14.73) 0.030 MIN (0.762) 0.075 0.040 0.160 ±0.005 0.600-0.620 MAX 0.060 (1.905) (1.016) (4.064 ±0.127) (15.24-15.748) (1 524) 1 TYP 0.170-0.210 7 (4.318-5.334) 0.009-0.015 . 95°±5° 86°94 (0.229-0.381) 0.625 +0.025 TYP 0.015 0.075 ±0.015 0.018 ±0.003 (0.457 ±0.076) (0.457 ±0.076) (3.175-3.556) (0.381) MIN (15.875 +0.635) (1.905 ±0.381) 0.100 ±0.010 (2.540 ±0.254) N24A (REV E)


Physical Dimensions

Physical Dimensions


24 Lead Skinny Dual-In-Line Package (0.300" Centers Molded) (N) NS Package Number N24C














Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16-300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

ALS/AS LOGIC DATABOOK-1990

Introduction to Advanced Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS-1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

CMOS LOGIC DATABOOK-1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

DATA ACQUISITION LINEAR DEVICES-1989

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital Converters • Digital-to-Analog Converters Sample and Hold • Temperature Sensors • Voltage Regulators • Surface Mount

DATA COMMUNICATION/LAN/UART DATABOOK-1990

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs Modems • Transmission Line Drivers/Receivers

DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK-1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

DRAM MANAGEMENT HANDBOOK—1989

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A Microprocessor Applications for the NS32CG821

EMBEDDED SYSTEM PROCESSOR DATABOOK-1989

F100K DATABOOK-1989

Family Overview • F100K Datasheets • 11C Datasheets • 10K and 100K Memory Datasheets Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations Power Distribution and Thermal Considerations • Testing Techniques • Quality Assurance and Reliability

FACT™ ADVANCED CMOS LOGIC DATABOOK—1989

Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX

FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK-Rev. 1-1988

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

FAST® APPLICATIONS HANDBOOK—REPRINT

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics • Index

GENERAL PURPOSE LINEAR DEVICES DATABOOK—1989

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount

GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

INTERFACE DATABOOK-1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LS/S/TTL DATABOOK—1989

Contains former Fairchild Products

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • TTL-Low Power

MASS STORAGE HANDBOOK-1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

MEMORY DATABOOK-1990

PROMs, EPROMs • TTL I/O SRAMs • ECL I/O SRAMs

MICROCONTROLLER DATABOOK—1989

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

MICROPROCESSOR DATABOOK-1989

PROGRAMMABLE LOGIC DATABOOK & DESIGN MANUAL—1989

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools Fabrication of Programmable Logic • Application Examples

REAL TIME CLOCK HANDBOOK—1989

Real Time Clocks and Timer Clock Peripherals • Application Notes

RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510 The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

SPECIAL PURPOSE LINEAR DEVICES DATABOOK-1989

Audio Circuits • Radio Circuits • Video Circuits • Motion Control Circuits • Special Function Circuits Surface Mount

TELECOMMUNICATIONS—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

Huntsville Arrow Electronics (205) 837-6955 Bell Industries (205) 837-1074 Hamilton/Avnet (205) 837-7210 Pioneer Technology (205) 837-9300 Time Electronics (205) 721-1133 ARIZONA Chandler Hamilton/Avnet (602) 231-5100 Phoenix Arrow Electronics (602) 437-0750 Tempe Anthem Electronics (602) 966-6600 Bell Industries (602) 966-7800 Time Electronics (602) 967-2000 CALIFORNIA Agora Hills Bell Industries (818) 706-2608 Zeus Components (818) 889-3838 Anaheim Time Electronics (714) 934-0911 Chatsworth Anthem Electronics (818) 700-1000 Arrow Electronics (818) 701-7500 Hamilton Electro Sales (818) 700-6500 Time Electronics (818) 998-7200 Costa Mesa Avnet Electronics (714) 754-6050 Hamilton Electro Sales (714) 641-4159 Cypress Bell Industries (714) 895-7801 Gardena **Bell Industries** (213) 515-1800 Hamilton/Avnet (213) 217-6751 Irvine Anthem Electronics (714) 768-4444 Ontario Hamilton/Avnet (714) 989-4602 Rocklin Anthem Electronics (916) 624-9744 Bell Industries (916) 652-0414 Sacramento Hamilton/Avnet (916) 925-2216 San Diego Anthem Electronics (619) 453-9005 Arrow Electronics (619) 565-4800 Hamilton/Avnet (619) 571-7510 Time Electronics (619) 586-1331

San Jose Anthem Electronics (408) 453-1200 Pioneer Technology (408) 954-9100 Zeus Components (408) 629-4789 Sunnyvale Arrow Electronics (408) 745-6600 Bell Industries (408) 734-8570 Hamilton/Avnet (408) 743-3355 Time Electronics (408) 734-9888 Thousand Oaks **Bell Industries** (805) 499-6821 Torrance Time Electronics (213) 320-0880 Tustin Arrow Electronics (714) 838-5422 Yorba Linda Zeus Components (714) 921-9000 COLORADO Englewood Anthem Electronics (303) 790-4500 Arrow Electronics (303)790-4444Hamilton/Avnet (303) 799-7800 CONNECTICUT Cheshire Time Electronics (203) 271-3200 Danbury Hamilton/Avnet (203) 797-2800 Norwalk Pioneer Standard (203) 853-1515 Wallingford Arrow Electronics (203) 265-7741 Waterbury Anthem Electronics (203) 575-1575 FLORIDA Altamonte Springs Bell Industries (407) 339-0078 Pioneer Technology (407) 834-9090 Clearwater Pioneer Technology (813) 536-0445 Deerfield Beach Arrow Electronics (305) 429-8200 Bell Industries (305) 421-1997 Pioneer Technology (305) 428-8877 Fort Lauderdale Hamilton/Avnet (305) 971-2900 Time Electronics (305) 484-7778 Lake Mary Arrow Electronics (407) 333-9300 Largo **Bell Industries** (813) 541-4434

Orlando Time Electronics (407) 841-6565 Oviedo Zeus Components (407) 365-3000 St. Petersburg Hamilton/Avnet (813) 576-3930 Winter Park Hamilton/Avnet (407) 628-3888 GEORGIA Norcross Arrow Electronics (404) 449-8252 Bell Industries (404) 662-0923 Hamilton/Avnet (404) 447-7500 Pioneer Technology (404) 448-1711 Time Electronics (404) 448-4448 ILLINOIS Addison **Pioneer Electronics** (312) 437-9680 Bensenville Hamilton/Avnet (312) 860-7780 Elk Grove Village Anthem Electronics (312) 640-6066 **Bell Industries** (312) 640-1910 Itasca Arrow Electronics (312) 250-0500 Urbana Bell Industries (217) 328-1077 Wood Dale Time Electronics (312) 350-0610 INDIANA Carmel Hamilton/Avnet (317) 844-9333 Fort Wayne Bell Industries (219) 423-3422 Indianapolis Advent Electronics Inc. (317) 872-4910 Arrow Electronics (317) 243-9353 Bell Industries (317) 634-8200 Pioneer Standard (317) 573-0880 IOWA Cedar Rapids Advent Electronics (319) 363-0221 Arrow Electronics (319) 395-7230 Bell Industries (319) 395-0730 Hamilton/Avnet (319) 362-4757 KANSAS Lenexa Arrow Electronics (913) 541-9542 Hamilton/Avnet (913) 888-8900

MARYLAND Columbia Anthem Electronics (301) 995-6640 Arrow Electronics (301) 995-0003 Hamilton/Avnet (301) 995-3500 Time Electronics (301) 964-3090 Zeus Components (301) 997-1118 Gaithersburg Pioneer Technology (301) 921-0660 MASSACHUSETTS Andover **Bell Industries** (508) 474-8880 Lexington Pioneer Standard (617) 861-9200 Zeus Components (617) 863-8800 Norwood Gerber Electronics (617) 769-6000 Peabody Hamilton/Avnet (508) 531-7430 Time Electronics (508) 532-6200 Wilmington Anthem Electronics (508) 657-5170 Arrow Electronics (508) 658-0900 MICHIGAN Ann Arbor **Bell Industries** (313) 971-9093 Grand Rapids Arrow Electronics (616) 243-0912 Hamilton/Avnet (616) 243-8805 Pioneer Standard (616) 698-1800 livonia Arrow Electronics (313) 665-4100 Pioneer Standard (313) 525-1800 Novi Hamilton/Avnet (313) 347-4720 Southfield R. M. Electronics, Inc. (313) 262-1582 Wyoming R. M. Electronics, Inc. (616) 531-9300 MINNESOTA Eden Prairie Anthem Electronics (612) 944-5454 Pioneer Standard (612) 944-3355 Edina Arrow Electronics (612) 830-1800 Time Electronics (612) 835-1250 Minnetonka Hamilton/Avnet (612) 932-0600

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

MISSOURI Chesterfield Hamilton/Avnet (314) 537-1600 St. Louis Arrow Electronics (314) 567-6888 Pioneer Standard (314) 432-4350 Time Electronics (314) 391-6444 **NEW HAMPSHIRE** Hudson Bell Industries (603) 882-1133 Manchester Arrow Electronics (603) 668-6968 Hamilton/Avnet (603) 624-9400 NEW JERSEY Cherry Hill Hamilton/Avnet (609) 424-0100 Fairfield Anthem Electronics (201) 227-7960 Hamilton/Avnet (201) 575-3390 Mariton Arrow Electronics (609) 596-8000 Parsippany Arrow Electronics (201) 538-0900 Pine Brook Nu Horizons Electronics (201) 882-8300 Pioneer Standard (201) 575-3510 Time Electronics (201) 882-4611 NEW MEXICO Albuquerque Alliance Electronics Inc. (505) 292-3360 Arrow Electronics (505) 243-4566 Bell Industries (505) 292-2700 Hamilton/Avnet (505) 345-0001 NEW YORK Amityville Nu Horizons Electronics (516) 226-6000 Binghamton Pioneer (607) 722-9300 Buffalo Summit Electronics (716) 887-2800 Commack Anthem Electronics (516) 864-6600 Fairport Pioneer Standard (716) 381-7070 Time Electronics (716) 383-8853 Hauppauge Arrow Electronics (516) 231-1000 Hamilton/Avnet (516) 434-7413 Time Electronics (516) 273-0100 Port Chester Zeus Components (914) 937-7400

Rochester Arrow Electronics (716) 427-0300 Hamilton/Avnet (716) 475-9130 Summit Electronics (716) 334-8110 Ronkonkoma Zeus Components (516) 737-4500 Syracuse . Hamilton/Avnet (315) 437-2641 Time Electronics (315) 432-0355 Westbury Hamilton/Avnet Export Div. (516) 997-6868 Woodbury Pioneer Electronics (516) 921-8700 NORTH CAROLINA Charlotte Pioneer Technology (704) 527-8188 Time Electronics (704) 522-7600 Durham Pioneer Technology (919) 544-5400 Raleigh Arrow Electronics (919) 876-3132 Hamilton/Avnet (919) 878-0810 Winston-Salem Arrow Electronics (919) 725-8711 OHIO Centerville Arrow Electronics (513) 435-5563 **Bell Industries** (513) 435-8660 Bell Industries-Military (513) 434-8231 Cleveland Pioneer (216) 587-3600 Dayton Hamilton/Avnet (513) 439-6700 Pioneer Standard (513) 236-9900 Zeus Components (914) 937-7400 Dublin Time Electronics (614) 761-1100 Solon Arrow Electronics (216) 248-3990 Hamilton/Avnet (216) 831-3500 Westerville Hamilton/Avnet (614) 882-7004 OKLAHOMA Tulsa Arrow Electronics (918) 252-7537 Hamilton/Avnet (918) 252-7297 Pioneer Standard (918) 492-0546 Radio Inc. (918) 587-9123

OREGON Beaverton Almac-Stroum Electronics (503) 629-8090 Anthem Electronics (503) 643-1114 Arrow Electronics (503) 645-6456 Hamilton/Avnet (503) 627-0201 Lake Oswego **Bell Industries** (503) 635-6500 Portland Time Electronics (503) 684-3780 PENNSYLVANIA Horsham Anthem Electronics (215) 443-5150 Pioneer Technology (215) 674-4000 King of Prussia Time Electronics (215) 337-0900 Monroeville Arrow Electronics (412) 856-7000 Pittsburgh Hamilton/Avnet (412) 281-4150 Pioneer (412) 782-2300 TEXAS Austin Arrow Electronics (512) 835-4180 Hamilton/Avnet (512) 837-8911 Pioneer Standard (512) 835-4000 Time Electronics (512) 399-3051 Carrollton Arrow Electronics (214) 380-6464 Time Electronics (214) 241-7441 Dallas Hamilton/Avnet (214) 404-9906 Pioneer Standard (214) 386-7300 Houston Arrow Electronics (713) 530-4700 Pioneer Standard (713) 988-5555 Richardson Anthem Electronics (214) 238-7100 Zeus Components (214) 783-7010 Stafford Hamilton/Avnet (713) 240-7733 UTAH Midvale **Bell Industries** (801) 255-9611 Salt Lake City Anthem Electronics (801) 973-8555 Arrow Electronics (801) 973-6913 Hamilton/Avnet (801) 972-4300 West Valley Time Electronics (801) 973-8181

WASHINGTON Bellevue Almac-Stroum Electronics (206) 643-9992 Bothell Anthem Electronics (206) 483-1700 Kent Arrow Electronics (206) 575-4420 Redmond **Bell Industries** (206) 885-9963 Hamilton/Avnet (206) 881-6697 Time Electronics (206) 882-1600 WISCONSIN Brookfield Arrow Electronics (414) 792-0150 Mequon Taylor Electric (414) 241-4321 Waukesha **Bell Industries** (414) 547-8879 Hamilton/Avnet (414) 784-4516 CANADA WESTERN PROVINCES Burnaby Hamilton/Avnet (604) 437-6667 Semad Electronics (604) 420-9889 Calgary Hamilton/Avnet (403) 250-9380 Semad Electronics (403) 252-5664 Zentronics (403) 272-1021 Edmonton Zentronics (403) 468-9306 Richmond Zentronics (604) 273-5575 Saskatoon Zentronics (306) 955-2207 Winnipeg Zentronics (204) 694-1957 EASTERN PROVINCES Mississauga Hamilton/Avnet (416) 677-7432 Time Electronics (416) 672-5300 Zentronics (416) 564-9600 Nepean Hamilton/Avnet (613) 226-1700 Zentronics (613) 226-8840 Ottawa Semad Electronics (613) 727-8325 Pointe Claire Semad Electronics (514) 694-0860 St. Laurent Hamilton/Avnet (514) 335-1000 Zentronics (514) 737-9700 Willowdale ElectroSonic Inc. (416) 494-1666

ļ

÷

SALES OFFICES

ALABAMA Huntsville (205) 721-9367 ARIZONA Tempe (602) 966-4563 CALIFORNIA Inglewood (213) 645-4226 Roseville (916) 786-5577 San Diego (619) 587-0666 Santa Clara (408) 562-5900 Tustin (714) 259-8880 Woodland Hills (818) 888-2602 COLORADO Boulder (303) 440-3400

(303) 790-8090 (719) 578-3319 Englewood (303) 790-8090

CONNECTICUT Hamden (203) 288-1560

1

1

 FLORIDA Boca Raton (407) 997-8133 Orlando (407) 629-1720 St. Petersburg (813) 577-5017 GEORGIA Norcross (404) 441-2740 ILLINOIS Schaumburg (312) 397-8777 INDIANA

Carmel (317) 843-7160 Fort Wayne (219) 484-0722 IOWA Cedar Rapids

(319) 395-0090 KANSAS Overland Park (913) 451-4402 MARYLAND

Hanover (301) 796-8900 MASSACHUSETTS

Burlington (617) 273-3170

MICHIGAN Grand Rapids (616) 940-0588 W. Bloomfield (313) 855-0166 MINNESOTA Bloomington (612) 854-8200 NEW JERSEY Paramus (201) 599-0955 NEW MEXICO Albuquerque (505) 884-5601 NEW YORK Fairport (716) 223-7700 Melville (516) 351-1000 Wappinger Falls (914) 298-0680 NORTH CAROLINA Cary (919) 481-4311 оню Dayton (513) 435-6886 Independence (216) 524-5577

ONTARIO Mississauga (416) 678-2920 Nepean (613) 596-0411 OREGON Portland (503) 639-5442 PENNSYLVANIA Horsham (215) 672-6767 PUERTO RICO **Rio Piedras** (809) 758-9211 QUEBEC Pointe Claire (514) 636-8525 TEXAS Austin (512) 346-3990 Houston (713) 771-3547 Richardson (214) 234-3811 UTAH Salt Lake City (801) 322-4747 WASHINGTON Bellevue (206) 453-9944 WISCONSIN Brookfield (414) 782-1818

National Semiconductor Corporation

2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

SALES OFFICES (Continued)

INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.F. Mexico Tel: 52-5-524-9402

National Semicondutores Do Brasil Ltda.

Av. Brig. Faria Lima, 1383 6.0 Andor-Conj. 62 01451 Sao Páulo, SP, Brasil Tel: (55/11) 212-5066 Fax: (55/11) 211-1181 NSBR BR

National Semiconductor GmbH Industriestrasse 10 D-8080 Furstenfeldbruck West Germany

Tel: (0-81-41) 103-0 Telex: 527-649 Fax: (08141) 103554

National Semiconductor (UK) Ltd. The Maple, Kembrey Park Swindon, Wiltshire SN2 6UT United Kingdom Tel: (07-93) 61-41-41 Telex: 444-674 Fax: (07-93) 69-75-22

National Semiconductor Benelux Vorstlaan 100 B-1170 Brussels Belgium Tel: (02) 6-61-06-80

Telex: 61007 Fax: (02) 6-60-23-95 National Semiconductor (UK) Ltd. Ringager 4A, 3

DK-2605 Brondby Denmark Tel: (02) 43-32-11 Telex: 15-179 Fax: (02) 43-31-11

National Semiconductor S.A. Centre d'Affaires-La Boursidiere Bâtiment Champagne, B.P. 90 Route Nationale 186 F-92357 Le Plessis Robinson France Tel: (1) 40-94-88-88 Telex: 631065 Fax: (1) 40-94-88-11 National Semiconductor (UK) Ltd. Unit 2A Clonskeagh Square Clonskeagh Road Dublin 14 Tel: (01) 69-55-89 Telex: 91047 Fax: (01) 69-55-89

National Semiconductor S.p.A. Strada 7, Palazzo R/3 I-20089 Rozzano Milanofiori Italy Tel: (02) 8242046/7/8/9 Tws: 352647

Fax: (02) 8254758 National Semiconductor S.p.A. Via del Cararaggio, 107 00147 Rome

Italy Tel: (06) 5-13-48-80 Fax: (06) 5-13-79-47

National Semiconductor (UK) Ltd. Stasjonsvn 18 Postboks 15

N-1361 Billingstadsletta Norway Tel: 47-2-849362 Fax: 47-2-848104

National Semiconductor AB P.O. Box 1009 Grosshandlarvaegen 7 S-121 23 Johanneshov Sweden

Tel: 46-8-7228050 Fax: 46-8-7229095 Telex: 10731 NSC S National Semiconductor GmbH Calle Agustin de Foxa, 27 (9°D) 28036 Madrid Spain Tel: (01) 733-2958

Telex: 46133 Fax: (01) 733-8018 National Semiconductor

Switzerland

Alte Winterthurerstrasse 53 Postfach 567 Ch-8304 Wallisellen-Zurich Switzerland Tel: (01) 830-2727 Telex: 828-444 Fax: (01) 830-1900

National Semiconductor Kauppakartanonkatu 7 A22

Kauppakarianonkatu / SF-00930 Helsinki Finland Tel: (90) 33-80-33 Telex: 126116 Fax: (90) 33-81-30

National Semiconductor Postbus 90 1380 AB Weesp The Netherlands Tel: (0-29-40) 3-04-48 Telex: 10-956 Fax: (0-29-40) 3-04-30

National Semiconductor Japan

Ltd. Sanseido Bldg. 5F 4-15 Nishi Shinjuku Shinjuku-ku Tokyo 160 Japan Fel: 3-299-7001 Fax: 3-299-7000

National Semiconductor Hong Kong Ltd. Suite 513, 514 Floor, Chinachem Golden Plaza, 77 Mody Road, Tsimshatsui East, Kowloon, Hong Kong Tel: 3-7231290 Telex: 52996 NSSEA HX Fax: 3-3112536

National Semiconductor (Australia) PTY, Ltd. 1st Floor, 441 St. Kilda Rd. Melbourne, 3004

Victory, Australia Tel: (03) 267-5000 Fax: 61-3-2677458

National Semiconductor (PTE), Ltd.

200 Cantonment Road 13-01 Southpoint Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East) Ltd.

Taiwan Branch P.O. Box 68-332 Taipei

7.0. B0x 66-332 Taippi 7th Floor, Nan Shan Life Bldg. 302 Min Chuan East Road, Taipei, Taiwan R.O.C. Tel: (66) 02-501-7227 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor (Far East) Ltd.

Korea Branch 13th Floor, Dai Han Life Insurance 63 Bujiding, 60, Yoido-dong, Youngdeungpo-ku, Seoul, Korea 150-763 Tel: (02) 784-8051/3, 785-0696/8 Telex: 24942 NSPKLO Fax: (02) 784-8054